=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.00574 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003921/0 sec (0.001422/0 sec, 0.002499/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.00107/0 sec (0.000407/0.000407 sec, 0.000663/0.000663 sec )
[LOG] Total clause minimization time: 0.002401/0 sec (0.000754/0.000754 sec, 0.001647/0.001647 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Overall execution time: 0.00683 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.004936 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003296/0 sec (0.001201/0 sec, 0.002095/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000857/0 sec (0.000315/0.000315 sec, 0.000542/0.000542 sec )
[LOG] Total clause minimization time: 0.002039/0 sec (0.000673/0.000673 sec, 0.001366/0.001366 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Overall execution time: 0.005785 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.119679 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116662/0 sec (0.014915/0 sec, 0.014306/0 sec, 0.026562/0 sec, 0.060879/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.023976/0 sec (0.005806/0.005806 sec, 0.003632/0.003632 sec, 0.004592/0.004592 sec, 0.009946/0.009946 sec )
[LOG] Total clause minimization time: 0.090197/0 sec (0.008551/0.008551 sec, 0.010229/0.010229 sec, 0.021364/0.021364 sec, 0.050053/0.050053 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Overall execution time: 0.120802 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 152 8 2 1 140
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.103229 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.100266/0 sec (0.011984/0 sec, 0.011869/0 sec, 0.022055/0 sec, 0.054358/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.020092/0 sec (0.004576/0.004576 sec, 0.003144/0.003144 sec, 0.003683/0.003683 sec, 0.008689/0.008689 sec )
[LOG] Total clause minimization time: 0.078148/0 sec (0.006967/0.006967 sec, 0.008386/0.008386 sec, 0.017833/0.017833 sec, 0.044962/0.044962 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Overall execution time: 0.104299 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 151 8 2 1 139
=====================  add6n.aag =====================
[LOG] Relation determinization time: 3.31595 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 734 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 732 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.30578/3 sec (0.514187/0 sec, 0.242817/1 sec, 0.18818/0 sec, 0.250582/0 sec, 0.460696/0 sec, 1.64932/2 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.809076/1 sec (0.240013/0.240013 sec, 0.078415/0.078415 sec, 0.059761/0.059761 sec, 0.063521/0.063521 sec, 0.08642/0.08642 sec, 0.280946/0.280946 sec )
[LOG] Total clause minimization time: 2.48641/2 sec (0.273377/0.273377 sec, 0.163811/0.163811 sec, 0.127464/0.127464 sec, 0.185871/0.185871 sec, 0.372151/0.372151 sec, 1.36374/1.36374 sec )
[LOG] Total clause size reduction: 4088 --> 1812 (28 --> 4, 84 --> 20, 224 --> 68, 504 --> 184, 1064 --> 456, 2184 --> 1080 )
[LOG] Average clause size reduction: 13.7181 --> 6.08054 (9.33333 --> 1.33333, 12 --> 2.85714, 13.1765 --> 4, 13.6216 --> 4.97297, 13.8182 --> 5.92208, 13.9108 --> 6.87898 )
[LOG] Overall execution time: 3.31742 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.61 sec (Real time) / 3.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 851 12 2 1 833
=====================  add6y.aag =====================
[LOG] Relation determinization time: 3.11697 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 739 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 738 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.10807/3 sec (0.536106/0 sec, 0.214346/1 sec, 0.189107/0 sec, 0.213548/0 sec, 0.395088/0 sec, 1.55987/2 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.782875/0 sec (0.263655/0.263655 sec, 0.084338/0.084338 sec, 0.054893/0.054893 sec, 0.054853/0.054853 sec, 0.071452/0.071452 sec, 0.253684/0.253684 sec )
[LOG] Total clause minimization time: 2.31576/3 sec (0.2718/0.2718 sec, 0.129464/0.129464 sec, 0.133317/0.133317 sec, 0.157641/0.157641 sec, 0.321836/0.321836 sec, 1.3017/1.3017 sec )
[LOG] Total clause size reduction: 4088 --> 1812 (28 --> 4, 84 --> 20, 224 --> 68, 504 --> 184, 1064 --> 456, 2184 --> 1080 )
[LOG] Average clause size reduction: 13.7181 --> 6.08054 (9.33333 --> 1.33333, 12 --> 2.85714, 13.1765 --> 4, 13.6216 --> 4.97297, 13.8182 --> 5.92208, 13.9108 --> 6.87898 )
[LOG] Overall execution time: 3.11833 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.42 sec (Real time) / 3.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 831 12 2 1 812
=====================  add8n.aag =====================
[LOG] Relation determinization time: 242.029 sec CPU time.
[LOG] Relation determinization time: 243 sec real time.
[LOG] Final circuit size: 4009 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 4007 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 241.975/242 sec (45.4334/45 sec, 11.7654/12 sec, 4.91778/5 sec, 3.04485/3 sec, 3.42158/3 sec, 5.7676/6 sec, 16.4304/17 sec, 151.194/151 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 51.0846/51 sec (21.3307/21.3307 sec, 6.2183/6.2183 sec, 2.11491/2.11491 sec, 0.978477/0.978477 sec, 0.959461/0.959461 sec, 1.45355/1.45355 sec, 3.15627/3.15627 sec, 14.873/14.873 sec )
[LOG] Total clause minimization time: 190.844/191 sec (24.1017/24.1017 sec, 5.54623/5.54623 sec, 2.8018/2.8018 sec, 2.06475/2.06475 sec, 2.45964/2.45964 sec, 4.30935/4.30935 sec, 13.2642/13.2642 sec, 136.296/136.296 sec )
[LOG] Total clause size reduction: 22392 --> 9924 (36 --> 4, 108 --> 20, 288 --> 68, 648 --> 184, 1368 --> 456, 2808 --> 1080, 5688 --> 2488, 11448 --> 5624 )
[LOG] Average clause size reduction: 17.885 --> 7.92652 (12 --> 1.33333, 15.4286 --> 2.85714, 16.9412 --> 4, 17.5135 --> 4.97297, 17.7662 --> 5.92208, 17.8854 --> 6.87898, 17.9432 --> 7.84858, 17.9717 --> 8.82889 )
[LOG] Overall execution time: 242.031 sec CPU time.
[LOG] Overall execution time: 243 sec real time.
Synthesis time: 243.44 sec (Real time) / 242.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.99 sec (Real time) / 4.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 4170 16 2 1 4146
=====================  add8y.aag =====================
[LOG] Relation determinization time: 251.992 sec CPU time.
[LOG] Relation determinization time: 253 sec real time.
[LOG] Final circuit size: 3963 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3962 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 251.939/252 sec (48.7908/49 sec, 12.0126/12 sec, 5.13135/5 sec, 3.51256/4 sec, 4.6002/4 sec, 6.23335/6 sec, 20.2588/21 sec, 151.399/151 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 52.3181/52 sec (22.6687/22.6687 sec, 6.77457/6.77457 sec, 2.28941/2.28941 sec, 1.00525/1.00525 sec, 1.74911/1.74911 sec, 1.83216/1.83216 sec, 3.47646/3.47646 sec, 12.5225/12.5225 sec )
[LOG] Total clause minimization time: 199.569/200 sec (26.1213/26.1213 sec, 5.23723/5.23723 sec, 2.84082/2.84082 sec, 2.50543/2.50543 sec, 2.84804/2.84804 sec, 4.39518/4.39518 sec, 16.7702/16.7702 sec, 138.851/138.851 sec )
[LOG] Total clause size reduction: 22392 --> 9924 (36 --> 4, 108 --> 20, 288 --> 68, 648 --> 184, 1368 --> 456, 2808 --> 1080, 5688 --> 2488, 11448 --> 5624 )
[LOG] Average clause size reduction: 17.885 --> 7.92652 (12 --> 1.33333, 15.4286 --> 2.85714, 16.9412 --> 4, 17.5135 --> 4.97297, 17.7662 --> 5.92208, 17.8854 --> 6.87898, 17.9432 --> 7.84858, 17.9717 --> 8.82889 )
[LOG] Overall execution time: 251.993 sec CPU time.
[LOG] Overall execution time: 253 sec real time.
Synthesis time: 253.25 sec (Real time) / 252.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.36 sec (Real time) / 4.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 4089 16 2 1 4064
=====================  add10n.aag =====================
Synthesis time: 10000.39 sec (Real time) / 9977.02 sec (User CPU time)
Timeout: 1
=====================  add10y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9974.41 sec (User CPU time)
Timeout: 1
=====================  add12n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9980.51 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9977.08 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9977.40 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9976.88 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9981.12 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9978.58 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9980.29 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9991.64 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9989.12 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9990.50 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.0015 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000385/0 sec (0.000385/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000135/0 sec (0.000135/0.000135 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00228 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001254 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000219/0 sec (0.000219/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7e-05/0 sec (7e-05/7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.00161 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000515/0 sec (0.000515/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000193/0 sec (0.000193/0.000193 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002374 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001385 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000271/0 sec (0.000271/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.6e-05/0 sec (8.6e-05/8.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002078 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000684/0 sec (0.000684/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000246/0 sec (0.000246/0.000246 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002859 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000335/0 sec (0.000335/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000103/0 sec (0.000103/0.000103 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002169 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001988 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000772/0 sec (0.000772/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000277/0 sec (0.000277/0.000277 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002892 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001402 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000334/0 sec (0.000334/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00011/0 sec (0.00011/0.00011 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00218 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002229 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000871/0 sec (0.000871/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000328/0 sec (0.000328/0.000328 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003262 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001442 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000403/0 sec (0.000403/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000128/0 sec (0.000128/0.000128 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002239 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002434 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001043/0 sec (0.001043/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000391/0 sec (0.000391/0.000391 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003542 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.00159 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00046/0 sec (0.00046/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000141/0 sec (0.000141/0.000141 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002424 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002573 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001068/0 sec (0.001068/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00041/0 sec (0.00041/0.00041 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003761 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001662 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000525/0 sec (0.000525/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000176/0 sec (0.000176/0.000176 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003278 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001415/0 sec (0.001415/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000519/0 sec (0.000519/0.000519 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004796 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001967 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000663/0 sec (0.000663/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000195/0 sec (0.000195/0.000195 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003192 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001443/0 sec (0.001443/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000538/0 sec (0.000538/0.000538 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004739 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.95 sec (Real time) / 1.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002103 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000703/0 sec (0.000703/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00021/0 sec (0.00021/0.00021 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003168 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.46 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003721 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001762/0 sec (0.001762/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000643/0 sec (0.000643/0.000643 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005494 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.97 sec (Real time) / 5.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.00196 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00068/0 sec (0.00068/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000206/0 sec (0.000206/0.000206 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003022 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.54 sec (Real time) / 4.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004711 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002283/0 sec (0.002283/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000842/0 sec (0.000842/0.000842 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 770.45 sec (Real time) / 757.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002399 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000896/0 sec (0.000896/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000253/0 sec (0.000253/0.000253 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003706 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 491.29 sec (Real time) / 480.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.00538 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00274/0 sec (0.00274/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000979/0 sec (0.000979/0.000979 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008519 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.40 sec (Real time) / 9915.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.003236 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001319/0 sec (0.001319/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000384/0 sec (0.000384/0.000384 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004978 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.52 sec (Real time) / 9918.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.006647 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003448/0 sec (0.003448/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001318/0 sec (0.001318/0.001318 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.011011 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.62 sec (Real time) / 9907.73 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001481/0 sec (0.001481/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000426/0 sec (0.000426/0.000426 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005391 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.62 sec (Real time) / 9907.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.007132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003946/0 sec (0.003946/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001528/0 sec (0.001528/0.001528 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012248 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.41 sec (Real time) / 9912.86 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003922 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001715/0 sec (0.001715/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000518/0 sec (0.000518/0.000518 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006369 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.78 sec (Real time) / 9897.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001443 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000347/0 sec (0.000347/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000155/0 sec (0.000155/0.000155 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00221 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000308/0 sec (0.000308/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000133/0 sec (0.000133/0.000133 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002093 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000404/0 sec (0.000404/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000176/0 sec (0.000176/0.000176 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002245 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001302 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000274/0 sec (0.000274/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000112/0 sec (0.000112/0.000112 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001947 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003941 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002436/0 sec (0.001027/0 sec, 0.000785/0 sec, 0.000624/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.001358/0 sec (0.000583/0.000583 sec, 0.000482/0.000482 sec, 0.000293/0.000293 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002802 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001586/0 sec (0.000717/0 sec, 0.000476/0 sec, 0.000393/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.00084/0 sec (0.000407/0.000407 sec, 0.000259/0.000259 sec, 0.000174/0.000174 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003647 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.003153 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001798/0 sec (0.000781/0 sec, 0.000507/0 sec, 0.00051/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.000817/0 sec (0.00034/0.00034 sec, 0.000256/0.000256 sec, 0.000221/0.000221 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004041 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002285 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001085/0 sec (0.000472/0 sec, 0.000312/0 sec, 0.000301/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.00049/0 sec (0.000207/0.000207 sec, 0.000149/0.000149 sec, 0.000134/0.000134 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003072 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.01742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013518/0 sec (0.002491/0 sec, 0.002016/0 sec, 0.001949/0 sec, 0.001978/0 sec, 0.001967/0 sec, 0.001821/0 sec, 0.001296/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.008624/0 sec (0.001455/0.001455 sec, 0.001381/0.001381 sec, 0.001289/0.001289 sec, 0.001333/0.001333 sec, 0.001333/0.001333 sec, 0.001185/0.001185 sec, 0.000648/0.000648 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019028 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.011682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008937/0 sec (0.001732/0 sec, 0.001323/0 sec, 0.001316/0 sec, 0.001295/0 sec, 0.001286/0 sec, 0.001194/0 sec, 0.000791/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005778/0 sec (0.001055/0.001055 sec, 0.000914/0.000914 sec, 0.000912/0.000912 sec, 0.000885/0.000885 sec, 0.000867/0.000867 sec, 0.000773/0.000773 sec, 0.000372/0.000372 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.010198 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.007142/0 sec (0.001295/0 sec, 0.000988/0 sec, 0.000995/0 sec, 0.001017/0 sec, 0.000985/0 sec, 0.000959/0 sec, 0.000903/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003536/0 sec (0.000591/0.000591 sec, 0.000511/0.000511 sec, 0.000516/0.000516 sec, 0.000528/0.000528 sec, 0.000499/0.000499 sec, 0.000481/0.000481 sec, 0.00041/0.00041 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011538 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.0063 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004436/0 sec (0.000793/0 sec, 0.000612/0 sec, 0.000629/0 sec, 0.000605/0 sec, 0.000614/0 sec, 0.000605/0 sec, 0.000578/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002124/0 sec (0.000363/0.000363 sec, 0.000298/0.000298 sec, 0.000322/0.000322 sec, 0.000296/0.000296 sec, 0.000298/0.000298 sec, 0.000287/0.000287 sec, 0.00026/0.00026 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007294 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.039754 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03243/0 sec (0.003548/0 sec, 0.003023/0 sec, 0.002996/0 sec, 0.002927/0 sec, 0.002947/0 sec, 0.003006/0 sec, 0.002974/0 sec, 0.002962/0 sec, 0.002968/0 sec, 0.003029/0 sec, 0.00205/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.0205/0 sec (0.002051/0.002051 sec, 0.002008/0.002008 sec, 0.001951/0.001951 sec, 0.001914/0.001914 sec, 0.001918/0.001918 sec, 0.001962/0.001962 sec, 0.001918/0.001918 sec, 0.001901/0.001901 sec, 0.001901/0.001901 sec, 0.001971/0.001971 sec, 0.001005/0.001005 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.042192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.030221 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025129/0 sec (0.003236/0 sec, 0.002598/0 sec, 0.002461/0 sec, 0.002343/0 sec, 0.002297/0 sec, 0.002267/0 sec, 0.002279/0 sec, 0.002201/0 sec, 0.002207/0 sec, 0.002044/0 sec, 0.001196/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.017751/0 sec (0.002142/0.002142 sec, 0.001946/0.001946 sec, 0.001807/0.001807 sec, 0.001739/0.001739 sec, 0.00167/0.00167 sec, 0.00165/0.00165 sec, 0.001659/0.001659 sec, 0.001585/0.001585 sec, 0.001572/0.001572 sec, 0.001417/0.001417 sec, 0.000564/0.000564 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.032429 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.02239 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016688/0 sec (0.001988/0 sec, 0.001484/0 sec, 0.001543/0 sec, 0.001559/0 sec, 0.001498/0 sec, 0.001477/0 sec, 0.001454/0 sec, 0.001464/0 sec, 0.001452/0 sec, 0.001465/0 sec, 0.001304/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.008354/0 sec (0.000886/0.000886 sec, 0.000775/0.000775 sec, 0.000804/0.000804 sec, 0.000802/0.000802 sec, 0.000744/0.000744 sec, 0.000757/0.000757 sec, 0.000748/0.000748 sec, 0.000748/0.000748 sec, 0.000745/0.000745 sec, 0.000749/0.000749 sec, 0.000596/0.000596 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024248 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.013888 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010052/0 sec (0.001223/0 sec, 0.000878/0 sec, 0.00087/0 sec, 0.000884/0 sec, 0.000925/0 sec, 0.000927/0 sec, 0.000901/0 sec, 0.000888/0 sec, 0.000881/0 sec, 0.000868/0 sec, 0.000807/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005191/0 sec (0.000534/0.000534 sec, 0.000474/0.000474 sec, 0.000468/0.000468 sec, 0.000475/0.000475 sec, 0.000498/0.000498 sec, 0.000504/0.000504 sec, 0.00047/0.00047 sec, 0.000465/0.000465 sec, 0.000463/0.000463 sec, 0.000446/0.000446 sec, 0.000394/0.000394 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015316 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 0.074846 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061967/0 sec (0.00504/0 sec, 0.004214/0 sec, 0.004167/0 sec, 0.004118/0 sec, 0.004191/0 sec, 0.004169/0 sec, 0.004298/0 sec, 0.004072/0 sec, 0.004098/0 sec, 0.004151/0 sec, 0.004144/0 sec, 0.004147/0 sec, 0.004091/0 sec, 0.004275/0 sec, 0.002792/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.040415/0 sec (0.002986/0.002986 sec, 0.002824/0.002824 sec, 0.002793/0.002793 sec, 0.002753/0.002753 sec, 0.002801/0.002801 sec, 0.002749/0.002749 sec, 0.002917/0.002917 sec, 0.002724/0.002724 sec, 0.002726/0.002726 sec, 0.002721/0.002721 sec, 0.002718/0.002718 sec, 0.002745/0.002745 sec, 0.002697/0.002697 sec, 0.002876/0.002876 sec, 0.001385/0.001385 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.078425 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 0.058356 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050149/0 sec (0.004211/0 sec, 0.003549/0 sec, 0.003471/0 sec, 0.003499/0 sec, 0.003546/0 sec, 0.003413/0 sec, 0.003393/0 sec, 0.00336/0 sec, 0.003358/0 sec, 0.003365/0 sec, 0.003287/0 sec, 0.00334/0 sec, 0.003467/0 sec, 0.003215/0 sec, 0.001675/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.037182/0 sec (0.002956/0.002956 sec, 0.002734/0.002734 sec, 0.002664/0.002664 sec, 0.002691/0.002691 sec, 0.00272/0.00272 sec, 0.002595/0.002595 sec, 0.002563/0.002563 sec, 0.002519/0.002519 sec, 0.002528/0.002528 sec, 0.002533/0.002533 sec, 0.00245/0.00245 sec, 0.002504/0.002504 sec, 0.002599/0.002599 sec, 0.002316/0.002316 sec, 0.00081/0.00081 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.061228 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 0.040912 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.031512/0 sec (0.002645/0 sec, 0.002016/0 sec, 0.002028/0 sec, 0.002083/0 sec, 0.002086/0 sec, 0.002132/0 sec, 0.002117/0 sec, 0.002123/0 sec, 0.002104/0 sec, 0.002086/0 sec, 0.002044/0 sec, 0.002057/0 sec, 0.002039/0 sec, 0.002077/0 sec, 0.001875/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.0156/0 sec (0.001148/0.001148 sec, 0.001008/0.001008 sec, 0.001033/0.001033 sec, 0.001082/0.001082 sec, 0.001062/0.001062 sec, 0.001084/0.001084 sec, 0.001046/0.001046 sec, 0.001073/0.001073 sec, 0.001068/0.001068 sec, 0.001045/0.001045 sec, 0.001019/0.001019 sec, 0.001049/0.001049 sec, 0.001016/0.001016 sec, 0.001056/0.001056 sec, 0.000811/0.000811 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.043368 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 0.022806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017106/0 sec (0.001455/0 sec, 0.001106/0 sec, 0.001097/0 sec, 0.00111/0 sec, 0.001148/0 sec, 0.001115/0 sec, 0.001113/0 sec, 0.001114/0 sec, 0.001155/0 sec, 0.00113/0 sec, 0.001121/0 sec, 0.001144/0 sec, 0.001123/0 sec, 0.001105/0 sec, 0.00107/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.008777/0 sec (0.000657/0.000657 sec, 0.000595/0.000595 sec, 0.000582/0.000582 sec, 0.000593/0.000593 sec, 0.000618/0.000618 sec, 0.000581/0.000581 sec, 0.000584/0.000584 sec, 0.000581/0.000581 sec, 0.000607/0.000607 sec, 0.000584/0.000584 sec, 0.000586/0.000586 sec, 0.000584/0.000584 sec, 0.00058/0.00058 sec, 0.000564/0.000564 sec, 0.000481/0.000481 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024507 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 0.049471 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038135/0 sec (0.002876/0 sec, 0.002208/0 sec, 0.002231/0 sec, 0.002221/0 sec, 0.002207/0 sec, 0.002226/0 sec, 0.002194/0 sec, 0.002193/0 sec, 0.002219/0 sec, 0.002197/0 sec, 0.002177/0 sec, 0.002212/0 sec, 0.002218/0 sec, 0.002231/0 sec, 0.002216/0 sec, 0.002205/0 sec, 0.002104/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.019174/0 sec (0.001286/0.001286 sec, 0.001135/0.001135 sec, 0.001132/0.001132 sec, 0.001146/0.001146 sec, 0.001129/0.001129 sec, 0.001125/0.001125 sec, 0.001131/0.001131 sec, 0.001113/0.001113 sec, 0.001106/0.001106 sec, 0.001126/0.001126 sec, 0.00111/0.00111 sec, 0.001137/0.001137 sec, 0.001141/0.001141 sec, 0.001134/0.001134 sec, 0.001121/0.001121 sec, 0.001099/0.001099 sec, 0.001003/0.001003 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.052283 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 0.028942 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021913/0 sec (0.001703/0 sec, 0.001263/0 sec, 0.001254/0 sec, 0.001264/0 sec, 0.00127/0 sec, 0.001261/0 sec, 0.001242/0 sec, 0.001271/0 sec, 0.001264/0 sec, 0.001293/0 sec, 0.001274/0 sec, 0.00126/0 sec, 0.001286/0 sec, 0.001279/0 sec, 0.001303/0 sec, 0.001291/0 sec, 0.001135/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.0114/0 sec (0.000772/0.000772 sec, 0.000676/0.000676 sec, 0.000673/0.000673 sec, 0.00068/0.00068 sec, 0.000692/0.000692 sec, 0.000665/0.000665 sec, 0.00066/0.00066 sec, 0.000666/0.000666 sec, 0.000674/0.000674 sec, 0.000686/0.000686 sec, 0.000668/0.000668 sec, 0.000662/0.000662 sec, 0.000666/0.000666 sec, 0.000671/0.000671 sec, 0.000691/0.000691 sec, 0.000674/0.000674 sec, 0.000524/0.000524 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.030918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[LOG] Relation determinization time: 0.120354 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.101801/1 sec (0.006562/0 sec, 0.005587/0 sec, 0.005391/0 sec, 0.005337/0 sec, 0.005254/0 sec, 0.005414/0 sec, 0.005317/0 sec, 0.005361/0 sec, 0.005354/0 sec, 0.005301/0 sec, 0.005449/0 sec, 0.005282/0 sec, 0.00535/1 sec, 0.005236/0 sec, 0.005231/0 sec, 0.005327/0 sec, 0.005712/0 sec, 0.005713/0 sec, 0.003623/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.067288/0 sec (0.003978/0.003978 sec, 0.003718/0.003718 sec, 0.003644/0.003644 sec, 0.003579/0.003579 sec, 0.00352/0.00352 sec, 0.003695/0.003695 sec, 0.003587/0.003587 sec, 0.003624/0.003624 sec, 0.003568/0.003568 sec, 0.003545/0.003545 sec, 0.003643/0.003643 sec, 0.003537/0.003537 sec, 0.003539/0.003539 sec, 0.003487/0.003487 sec, 0.003436/0.003436 sec, 0.003561/0.003561 sec, 0.003875/0.003875 sec, 0.003955/0.003955 sec, 0.001797/0.001797 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.125312 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 0.105013 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09246/0 sec (0.006015/0 sec, 0.005005/0 sec, 0.005171/0 sec, 0.005286/0 sec, 0.005138/0 sec, 0.004924/0 sec, 0.004977/0 sec, 0.00552/0 sec, 0.00508/0 sec, 0.004844/0 sec, 0.00478/0 sec, 0.004793/0 sec, 0.004714/0 sec, 0.00465/0 sec, 0.00471/0 sec, 0.005203/0 sec, 0.005111/0 sec, 0.004448/0 sec, 0.002091/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.070501/0 sec (0.004328/0.004328 sec, 0.003934/0.003934 sec, 0.004037/0.004037 sec, 0.004219/0.004219 sec, 0.003973/0.003973 sec, 0.003828/0.003828 sec, 0.003876/0.003876 sec, 0.004383/0.004383 sec, 0.003883/0.003883 sec, 0.003735/0.003735 sec, 0.003684/0.003684 sec, 0.003696/0.003696 sec, 0.003606/0.003606 sec, 0.00355/0.00355 sec, 0.003612/0.003612 sec, 0.003989/0.003989 sec, 0.003923/0.003923 sec, 0.003247/0.003247 sec, 0.000998/0.000998 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.10889 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[LOG] Relation determinization time: 0.066758 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051032/0 sec (0.003206/0 sec, 0.002462/0 sec, 0.002477/0 sec, 0.00243/0 sec, 0.002465/0 sec, 0.0026/0 sec, 0.002998/0 sec, 0.003092/0 sec, 0.002999/0 sec, 0.00257/0 sec, 0.002659/0 sec, 0.002655/0 sec, 0.002666/0 sec, 0.002616/0 sec, 0.002721/0 sec, 0.002647/0 sec, 0.002638/0 sec, 0.002761/0 sec, 0.00237/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.025944/0 sec (0.001391/0.001391 sec, 0.001271/0.001271 sec, 0.001295/0.001295 sec, 0.001249/0.001249 sec, 0.001262/0.001262 sec, 0.001368/0.001368 sec, 0.001561/0.001561 sec, 0.001623/0.001623 sec, 0.001518/0.001518 sec, 0.001359/0.001359 sec, 0.001427/0.001427 sec, 0.001362/0.001362 sec, 0.001387/0.001387 sec, 0.001312/0.001312 sec, 0.001383/0.001383 sec, 0.001372/0.001372 sec, 0.001348/0.001348 sec, 0.001392/0.001392 sec, 0.001064/0.001064 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.069837 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[LOG] Relation determinization time: 0.035848 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.027407/0 sec (0.00186/0 sec, 0.001434/0 sec, 0.001421/0 sec, 0.001419/0 sec, 0.001403/0 sec, 0.001406/0 sec, 0.001419/0 sec, 0.001401/0 sec, 0.001417/0 sec, 0.001428/0 sec, 0.001437/0 sec, 0.001412/0 sec, 0.001426/0 sec, 0.001439/0 sec, 0.00143/0 sec, 0.00145/0 sec, 0.001446/0 sec, 0.001452/0 sec, 0.001307/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.014443/0 sec (0.000847/0.000847 sec, 0.000781/0.000781 sec, 0.000762/0.000762 sec, 0.000775/0.000775 sec, 0.000757/0.000757 sec, 0.000759/0.000759 sec, 0.00076/0.00076 sec, 0.000753/0.000753 sec, 0.000769/0.000769 sec, 0.000759/0.000759 sec, 0.000769/0.000769 sec, 0.000755/0.000755 sec, 0.000757/0.000757 sec, 0.000762/0.000762 sec, 0.00076/0.00076 sec, 0.000766/0.000766 sec, 0.000764/0.000764 sec, 0.000764/0.000764 sec, 0.000624/0.000624 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.038053 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
[LOG] Relation determinization time: 0.072771 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057141/0 sec (0.003501/0 sec, 0.002722/0 sec, 0.002699/0 sec, 0.002649/0 sec, 0.002649/0 sec, 0.002689/0 sec, 0.00268/0 sec, 0.00268/0 sec, 0.002697/0 sec, 0.002716/0 sec, 0.002705/0 sec, 0.00273/0 sec, 0.002708/0 sec, 0.002681/0 sec, 0.002696/0 sec, 0.00268/0 sec, 0.002636/0 sec, 0.002677/0 sec, 0.002655/0 sec, 0.002708/0 sec, 0.002583/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.028505/0 sec (0.001536/0.001536 sec, 0.001404/0.001404 sec, 0.001388/0.001388 sec, 0.001353/0.001353 sec, 0.001351/0.001351 sec, 0.001381/0.001381 sec, 0.001377/0.001377 sec, 0.001368/0.001368 sec, 0.001365/0.001365 sec, 0.001378/0.001378 sec, 0.001359/0.001359 sec, 0.001371/0.001371 sec, 0.001353/0.001353 sec, 0.001359/0.001359 sec, 0.001353/0.001353 sec, 0.001327/0.001327 sec, 0.0013/0.0013 sec, 0.001312/0.001312 sec, 0.001315/0.001315 sec, 0.001346/0.001346 sec, 0.001209/0.001209 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.076309 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 411 21 23 1 367
=====================  mvs22y.aag =====================
[LOG] Relation determinization time: 0.043863 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033879/0 sec (0.002024/0 sec, 0.001551/0 sec, 0.001544/0 sec, 0.001586/0 sec, 0.001544/0 sec, 0.001616/0 sec, 0.00161/0 sec, 0.001613/0 sec, 0.001682/0 sec, 0.001595/0 sec, 0.001615/0 sec, 0.001596/0 sec, 0.001644/0 sec, 0.001611/0 sec, 0.0016/0 sec, 0.0016/0 sec, 0.001588/0 sec, 0.001589/0 sec, 0.001679/0 sec, 0.00157/0 sec, 0.001422/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.017848/0 sec (0.000919/0.000919 sec, 0.000819/0.000819 sec, 0.000839/0.000839 sec, 0.000845/0.000845 sec, 0.000837/0.000837 sec, 0.000868/0.000868 sec, 0.000876/0.000876 sec, 0.000865/0.000865 sec, 0.00093/0.00093 sec, 0.000855/0.000855 sec, 0.000866/0.000866 sec, 0.000855/0.000855 sec, 0.000867/0.000867 sec, 0.00084/0.00084 sec, 0.000855/0.000855 sec, 0.000852/0.000852 sec, 0.000833/0.000833 sec, 0.000839/0.000839 sec, 0.000899/0.000899 sec, 0.000813/0.000813 sec, 0.000676/0.000676 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.046315 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 235 21 23 1 191
=====================  mvs24n.aag =====================
[LOG] Relation determinization time: 0.095284 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073794/0 sec (0.003859/0 sec, 0.002962/0 sec, 0.003073/0 sec, 0.003175/0 sec, 0.003026/0 sec, 0.003089/0 sec, 0.003024/0 sec, 0.003046/0 sec, 0.003016/0 sec, 0.003082/0 sec, 0.002979/0 sec, 0.003182/0 sec, 0.003111/0 sec, 0.003003/0 sec, 0.003058/0 sec, 0.003264/0 sec, 0.003861/0 sec, 0.003332/0 sec, 0.003312/0 sec, 0.0035/0 sec, 0.00332/0 sec, 0.003269/0 sec, 0.003251/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.037337/0 sec (0.001707/0.001707 sec, 0.001519/0.001519 sec, 0.001584/0.001584 sec, 0.001661/0.001661 sec, 0.001571/0.001571 sec, 0.001573/0.001573 sec, 0.001541/0.001541 sec, 0.001564/0.001564 sec, 0.001527/0.001527 sec, 0.001539/0.001539 sec, 0.001521/0.001521 sec, 0.00169/0.00169 sec, 0.001539/0.001539 sec, 0.001529/0.001529 sec, 0.001528/0.001528 sec, 0.001756/0.001756 sec, 0.001958/0.001958 sec, 0.001708/0.001708 sec, 0.001719/0.001719 sec, 0.001762/0.001762 sec, 0.001716/0.001716 sec, 0.001675/0.001675 sec, 0.00145/0.00145 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.099238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 449 23 25 1 401
=====================  mvs24y.aag =====================
[LOG] Relation determinization time: 0.053213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041278/0 sec (0.002343/0 sec, 0.001748/0 sec, 0.001729/0 sec, 0.001752/0 sec, 0.001726/0 sec, 0.001738/0 sec, 0.001719/0 sec, 0.001747/0 sec, 0.001708/0 sec, 0.001745/0 sec, 0.001731/0 sec, 0.001733/0 sec, 0.001718/0 sec, 0.001824/0 sec, 0.00192/0 sec, 0.001906/0 sec, 0.00192/0 sec, 0.001921/0 sec, 0.00192/0 sec, 0.001773/0 sec, 0.001717/0 sec, 0.001701/0 sec, 0.001539/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.021742/0 sec (0.001055/0.001055 sec, 0.000943/0.000943 sec, 0.000939/0.000939 sec, 0.000939/0.000939 sec, 0.000924/0.000924 sec, 0.000935/0.000935 sec, 0.000918/0.000918 sec, 0.000932/0.000932 sec, 0.000918/0.000918 sec, 0.000929/0.000929 sec, 0.000924/0.000924 sec, 0.000915/0.000915 sec, 0.000911/0.000911 sec, 0.000999/0.000999 sec, 0.001029/0.001029 sec, 0.00102/0.00102 sec, 0.001035/0.001035 sec, 0.001031/0.001031 sec, 0.001024/0.001024 sec, 0.000909/0.000909 sec, 0.000907/0.000907 sec, 0.000884/0.000884 sec, 0.000722/0.000722 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.055994 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 257 23 25 1 209
=====================  mvs28n.aag =====================
[LOG] Relation determinization time: 0.122922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.095439/0 sec (0.004599/0 sec, 0.003579/0 sec, 0.003513/0 sec, 0.003556/0 sec, 0.003509/0 sec, 0.003536/0 sec, 0.003549/0 sec, 0.003515/0 sec, 0.003469/0 sec, 0.003516/0 sec, 0.003492/0 sec, 0.003486/0 sec, 0.00352/0 sec, 0.003521/0 sec, 0.003561/0 sec, 0.003517/0 sec, 0.003481/0 sec, 0.003502/0 sec, 0.003519/0 sec, 0.003513/0 sec, 0.003505/0 sec, 0.003405/0 sec, 0.003423/0 sec, 0.003455/0 sec, 0.003431/0 sec, 0.003409/0 sec, 0.003358/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.048163/0 sec (0.00206/0.00206 sec, 0.001803/0.001803 sec, 0.001785/0.001785 sec, 0.001814/0.001814 sec, 0.001804/0.001804 sec, 0.001808/0.001808 sec, 0.001826/0.001826 sec, 0.0018/0.0018 sec, 0.001797/0.001797 sec, 0.001796/0.001796 sec, 0.001777/0.001777 sec, 0.001767/0.001767 sec, 0.001785/0.001785 sec, 0.001791/0.001791 sec, 0.001806/0.001806 sec, 0.001776/0.001776 sec, 0.001764/0.001764 sec, 0.001804/0.001804 sec, 0.001799/0.001799 sec, 0.001803/0.001803 sec, 0.001792/0.001792 sec, 0.001708/0.001708 sec, 0.001728/0.001728 sec, 0.001762/0.001762 sec, 0.001737/0.001737 sec, 0.001689/0.001689 sec, 0.001582/0.001582 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.127862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 525 54 29 1 442
Raw AIGER output size: aag 525 27 29 1 469
=====================  mvs28y.aag =====================
[LOG] Relation determinization time: 0.069342 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054651/0 sec (0.002552/0 sec, 0.00201/0 sec, 0.001972/0 sec, 0.001955/0 sec, 0.001995/0 sec, 0.002028/0 sec, 0.002021/0 sec, 0.002014/0 sec, 0.002/0 sec, 0.002104/0 sec, 0.002052/0 sec, 0.001979/0 sec, 0.001994/0 sec, 0.002001/0 sec, 0.001987/0 sec, 0.002051/0 sec, 0.00198/0 sec, 0.002006/0 sec, 0.002053/0 sec, 0.001998/0 sec, 0.001993/0 sec, 0.001968/0 sec, 0.002074/0 sec, 0.002058/0 sec, 0.00201/0 sec, 0.002002/0 sec, 0.001794/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.028492/0 sec (0.001161/0.001161 sec, 0.001077/0.001077 sec, 0.001037/0.001037 sec, 0.001039/0.001039 sec, 0.00107/0.00107 sec, 0.001075/0.001075 sec, 0.001061/0.001061 sec, 0.001049/0.001049 sec, 0.001034/0.001034 sec, 0.001141/0.001141 sec, 0.001069/0.001069 sec, 0.001047/0.001047 sec, 0.00105/0.00105 sec, 0.001044/0.001044 sec, 0.001033/0.001033 sec, 0.001087/0.001087 sec, 0.001041/0.001041 sec, 0.001062/0.001062 sec, 0.001084/0.001084 sec, 0.001047/0.001047 sec, 0.00105/0.00105 sec, 0.001045/0.001045 sec, 0.001081/0.001081 sec, 0.001082/0.001082 sec, 0.001054/0.001054 sec, 0.001041/0.001041 sec, 0.000831/0.000831 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.072478 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 301 54 29 1 218
Raw AIGER output size: aag 301 27 29 1 245
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.00764 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006327/1 sec (0.00145/0 sec, 0.001958/1 sec, 0.001435/0 sec, 0.001484/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.001802/0 sec (0.000513/0.000513 sec, 0.000559/0.000559 sec, 0.00036/0.00036 sec, 0.00037/0.00037 sec )
[LOG] Total clause minimization time: 0.003819/1 sec (0.00075/0.00075 sec, 0.001235/0.001235 sec, 0.000879/0.000879 sec, 0.000955/0.000955 sec )
[LOG] Total clause size reduction: 56 --> 22 (8 --> 2, 20 --> 12, 12 --> 4, 16 --> 4 )
[LOG] Average clause size reduction: 3.11111 --> 1.22222 (2.66667 --> 0.666667, 3.33333 --> 2, 3 --> 1, 3.2 --> 0.8 )
[LOG] Overall execution time: 0.008334 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 1.26309 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 414 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 413 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.2561/1 sec (0.157444/0 sec, 0.132293/0 sec, 0.111709/0 sec, 0.213357/0 sec, 0.210178/1 sec, 0.204167/0 sec, 0.139961/0 sec, 0.086988/0 sec )
[LOG] Nr of iterations: 186 (3, 6, 11, 39, 47, 43, 25, 12 )
[LOG] Total clause computation time: 0.253361/0 sec (0.046803/0.046803 sec, 0.043706/0.043706 sec, 0.028943/0.028943 sec, 0.030636/0.030636 sec, 0.03356/0.03356 sec, 0.033648/0.033648 sec, 0.023493/0.023493 sec, 0.012572/0.012572 sec )
[LOG] Total clause minimization time: 0.993414/1 sec (0.109904/0.109904 sec, 0.088073/0.088073 sec, 0.082132/0.082132 sec, 0.18186/0.18186 sec, 0.17541/0.17541 sec, 0.168804/0.168804 sec, 0.114693/0.114693 sec, 0.072538/0.072538 sec )
[LOG] Total clause size reduction: 1424 --> 868 (16 --> 2, 40 --> 12, 80 --> 36, 304 --> 208, 368 --> 256, 336 --> 216, 192 --> 108, 88 --> 30 )
[LOG] Average clause size reduction: 7.65591 --> 4.66667 (5.33333 --> 0.666667, 6.66667 --> 2, 7.27273 --> 3.27273, 7.79487 --> 5.33333, 7.82979 --> 5.44681, 7.81395 --> 5.02326, 7.68 --> 4.32, 7.33333 --> 2.5 )
[LOG] Overall execution time: 1.26434 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.47 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 557 8 0 1 542
=====================  mult5.aag =====================
[LOG] Relation determinization time: 30.2508 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 1878 new AND gates.
[LOG] Size before ABC: 4436 AND gates.
[LOG] Size after ABC: 1877 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.2184/30 sec (3.62166/3 sec, 2.38699/3 sec, 1.34728/1 sec, 1.55653/1 sec, 3.0681/4 sec, 3.50874/3 sec, 4.49501/5 sec, 4.68894/4 sec, 3.04425/3 sec, 2.50093/3 sec )
[LOG] Nr of iterations: 676 (3, 6, 11, 38, 130, 157, 148, 103, 51, 29 )
[LOG] Total clause computation time: 5.37417/6 sec (0.777122/0.777122 sec, 0.893619/0.893619 sec, 0.476638/0.476638 sec, 0.284078/0.284078 sec, 0.332312/0.332312 sec, 0.454838/0.454838 sec, 0.64219/0.64219 sec, 0.680597/0.680597 sec, 0.524655/0.524655 sec, 0.308119/0.308119 sec )
[LOG] Total clause minimization time: 24.8024/24 sec (2.84343/2.84343 sec, 1.49237/1.49237 sec, 0.869514/0.869514 sec, 1.27118/1.27118 sec, 2.73309/2.73309 sec, 3.04973/3.04973 sec, 3.8466/3.8466 sec, 4.001/4.001 sec, 2.51147/2.51147 sec, 2.18401/2.18401 sec )
[LOG] Total clause size reduction: 6660 --> 4436 (20 --> 2, 50 --> 12, 100 --> 36, 370 --> 204, 1290 --> 938, 1560 --> 1144, 1470 --> 1049, 1020 --> 657, 500 --> 288, 280 --> 106 )
[LOG] Average clause size reduction: 9.85207 --> 6.56213 (6.66667 --> 0.666667, 8.33333 --> 2, 9.09091 --> 3.27273, 9.73684 --> 5.36842, 9.92308 --> 7.21538, 9.93631 --> 7.28662, 9.93243 --> 7.08784, 9.90291 --> 6.37864, 9.80392 --> 5.64706, 9.65517 --> 3.65517 )
[LOG] Overall execution time: 30.2525 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.72 sec (Real time) / 30.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.47 sec (Real time) / 3.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2114 10 0 1 2095
=====================  mult6.aag =====================
[LOG] Relation determinization time: 2130.7 sec CPU time.
[LOG] Relation determinization time: 2137 sec real time.
[LOG] Final circuit size: 8174 new AND gates.
[LOG] Size before ABC: 23098 AND gates.
[LOG] Size after ABC: 8173 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2130.45/2135 sec (125.414/126 sec, 55.9418/56 sec, 32.513/33 sec, 19.2484/19 sec, 24.3936/24 sec, 68.7674/69 sec, 211.448/212 sec, 452.604/454 sec, 433.465/434 sec, 358.759/359 sec, 216.913/217 sec, 130.988/132 sec )
[LOG] Nr of iterations: 2708 (3, 6, 14, 36, 129, 479, 635, 589, 394, 258, 121, 44 )
[LOG] Total clause computation time: 253.827/252 sec (26.8601/26.8601 sec, 22.9095/22.9095 sec, 13.0241/13.0241 sec, 5.95988/5.95988 sec, 3.83507/3.83507 sec, 5.43823/5.43823 sec, 18.5323/18.5323 sec, 39.2441/39.2441 sec, 39.5608/39.5608 sec, 36.2594/36.2594 sec, 27.3334/27.3334 sec, 14.8698/14.8698 sec )
[LOG] Total clause minimization time: 1876.32/1882 sec (98.5523/98.5523 sec, 33.0305/33.0305 sec, 19.4869/19.4869 sec, 13.2862/13.2862 sec, 20.5542/20.5542 sec, 63.3154/63.3154 sec, 192.887/192.887 sec, 413.316/413.316 sec, 393.854/393.854 sec, 322.448/322.448 sec, 189.521/189.521 sec, 116.065/116.065 sec )
[LOG] Total clause size reduction: 32352 --> 23098 (24 --> 2, 60 --> 12, 156 --> 47, 420 --> 188, 1536 --> 935, 5736 --> 4333, 7608 --> 5908, 7056 --> 5366, 4716 --> 3307, 3084 --> 1983, 1440 --> 811, 516 --> 206 )
[LOG] Average clause size reduction: 11.9468 --> 8.52954 (8 --> 0.666667, 10 --> 2, 11.1429 --> 3.35714, 11.6667 --> 5.22222, 11.907 --> 7.24806, 11.9749 --> 9.04593, 11.9811 --> 9.30394, 11.9796 --> 9.11036, 11.9695 --> 8.3934, 11.9535 --> 7.68605, 11.9008 --> 6.70248, 11.7273 --> 4.68182 )
[LOG] Overall execution time: 2130.7 sec CPU time.
[LOG] Overall execution time: 2137 sec real time.
Synthesis time: 2137.09 sec (Real time) / 2131.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.99 sec (Real time) / 12.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.89 sec (Real time) / 4.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8519 12 0 1 8496
=====================  mult7.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9975.92 sec (User CPU time)
Timeout: 1
=====================  mult8.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9971.85 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9976.78 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9977.10 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9975.75 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9977.12 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9978.92 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9979.58 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9981.70 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9982.74 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002957 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001465/0 sec (0.001465/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000464/0 sec (0.000464/0.000464 sec )
[LOG] Total clause minimization time: 0.000438/0 sec (0.000438/0.000438 sec )
[LOG] Total clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (5.5 --> 0 )
[LOG] Overall execution time: 0.004114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.002629 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001278/0 sec (0.001278/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000441/0 sec (0.000441/0.000441 sec )
[LOG] Total clause minimization time: 0.000329/0 sec (0.000329/0.000329 sec )
[LOG] Total clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (5.5 --> 0 )
[LOG] Overall execution time: 0.003608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.005902 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003572/0 sec (0.003572/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001128/0 sec (0.001128/0.001128 sec )
[LOG] Total clause minimization time: 0.001068/0 sec (0.001068/0.001068 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Overall execution time: 0.008045 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.005858 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003455/0 sec (0.003455/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001204/0 sec (0.001204/0.001204 sec )
[LOG] Total clause minimization time: 0.000828/0 sec (0.000828/0.000828 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Overall execution time: 0.008127 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.013269 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008821/0 sec (0.008821/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002827/0 sec (0.002827/0.002827 sec )
[LOG] Total clause minimization time: 0.002542/0 sec (0.002542/0.002542 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Overall execution time: 0.01852 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.012732 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008116/0 sec (0.008116/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002839/0 sec (0.002839/0.002839 sec )
[LOG] Total clause minimization time: 0.00195/0 sec (0.00195/0.00195 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Overall execution time: 0.017934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.034164 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.022946/0 sec (0.022946/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.008123/0 sec (0.008123/0.008123 sec )
[LOG] Total clause minimization time: 0.00708/0 sec (0.00708/0.00708 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.049494 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.032432 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020637/0 sec (0.020637/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.008118/0 sec (0.008118/0.008118 sec )
[LOG] Total clause minimization time: 0.005427/0 sec (0.005427/0.005427 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.047534 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.088636 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062519/0 sec (0.062519/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.023109/0 sec (0.023109/0.023109 sec )
[LOG] Total clause minimization time: 0.021889/0 sec (0.021889/0.021889 sec )
[LOG] Total clause size reduction: 136 --> 0 (136 --> 0 )
[LOG] Average clause size reduction: 68 --> 0 (68 --> 0 )
[LOG] Overall execution time: 0.140661 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.080131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053396/0 sec (0.053396/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02176/0 sec (0.02176/0.02176 sec )
[LOG] Total clause minimization time: 0.01421/0 sec (0.01421/0.01421 sec )
[LOG] Total clause size reduction: 136 --> 0 (136 --> 0 )
[LOG] Average clause size reduction: 68 --> 0 (68 --> 0 )
[LOG] Overall execution time: 0.132399 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002326 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00115/0 sec (0.000398/0 sec, 0.000261/0 sec, 0.000491/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000392/0 sec (0.000126/0.000126 sec, 9.4e-05/9.4e-05 sec, 0.000172/0.000172 sec )
[LOG] Total clause minimization time: 0.000148/0 sec (0/0 sec, 0/0 sec, 0.000148/0.000148 sec )
[LOG] Total clause size reduction: 6 --> 0 (0 --> 0, 0 --> 0, 6 --> 0 )
[LOG] Average clause size reduction: 1.5 --> 0 (0 --> 0, 0 --> 0, 3 --> 0 )
[LOG] Overall execution time: 0.003073 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00081/0 sec (0.000278/0 sec, 0.000179/0 sec, 0.000353/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000292/0 sec (9.5e-05/9.5e-05 sec, 6.7e-05/6.7e-05 sec, 0.00013/0.00013 sec )
[LOG] Total clause minimization time: 0.000103/0 sec (0/0 sec, 0/0 sec, 0.000103/0.000103 sec )
[LOG] Total clause size reduction: 6 --> 0 (0 --> 0, 0 --> 0, 6 --> 0 )
[LOG] Average clause size reduction: 1.5 --> 0 (0 --> 0, 0 --> 0, 3 --> 0 )
[LOG] Overall execution time: 0.002612 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.005798 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003577/0 sec (0.000861/0 sec, 0.000547/0 sec, 0.00057/0 sec, 0.000547/0 sec, 0.001052/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001297/0 sec (0.00027/0.00027 sec, 0.000211/0.000211 sec, 0.000212/0.000212 sec, 0.000208/0.000208 sec, 0.000396/0.000396 sec )
[LOG] Total clause minimization time: 0.000312/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000312/0.000312 sec )
[LOG] Total clause size reduction: 10 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5 --> 0 )
[LOG] Overall execution time: 0.00688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.004387 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002731/0 sec (0.000577/0 sec, 0.000427/0 sec, 0.000468/0 sec, 0.000446/0 sec, 0.000813/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000949/0 sec (0.000178/0.000178 sec, 0.000149/0.000149 sec, 0.000166/0.000166 sec, 0.000158/0.000158 sec, 0.000298/0.000298 sec )
[LOG] Total clause minimization time: 0.000225/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000225/0.000225 sec )
[LOG] Total clause size reduction: 10 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5 --> 0 )
[LOG] Overall execution time: 0.005342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.013417 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009191/0 sec (0.001585/0 sec, 0.001079/0 sec, 0.001089/0 sec, 0.001095/0 sec, 0.001116/0 sec, 0.001076/0 sec, 0.002151/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003287/0 sec (0.000479/0.000479 sec, 0.000392/0.000392 sec, 0.000412/0.000412 sec, 0.000394/0.000394 sec, 0.000417/0.000417 sec, 0.000398/0.000398 sec, 0.000795/0.000795 sec )
[LOG] Total clause minimization time: 0.000629/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000629/0.000629 sec )
[LOG] Total clause size reduction: 14 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Overall execution time: 0.015203 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.009691 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006411/0 sec (0.001092/0 sec, 0.00073/0 sec, 0.000764/0 sec, 0.000751/0 sec, 0.000749/0 sec, 0.000742/0 sec, 0.001583/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002294/0 sec (0.000319/0.000319 sec, 0.000266/0.000266 sec, 0.000276/0.000276 sec, 0.000277/0.000277 sec, 0.000272/0.000272 sec, 0.000276/0.000276 sec, 0.000608/0.000608 sec )
[LOG] Total clause minimization time: 0.000476/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000476/0.000476 sec )
[LOG] Total clause size reduction: 14 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Overall execution time: 0.011155 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.029081 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021245/0 sec (0.002838/0 sec, 0.002015/0 sec, 0.002/0 sec, 0.002084/0 sec, 0.001998/0 sec, 0.002051/0 sec, 0.002038/0 sec, 0.002092/0 sec, 0.004129/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007567/0 sec (0.000811/0.000811 sec, 0.000734/0.000734 sec, 0.000721/0.000721 sec, 0.000751/0.000751 sec, 0.000726/0.000726 sec, 0.000723/0.000723 sec, 0.000738/0.000738 sec, 0.000804/0.000804 sec, 0.001559/0.001559 sec )
[LOG] Total clause minimization time: 0.001172/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001172/0.001172 sec )
[LOG] Total clause size reduction: 18 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9 --> 0 )
[LOG] Overall execution time: 0.031962 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.018953 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013493/0 sec (0.001829/0 sec, 0.001241/0 sec, 0.001317/0 sec, 0.001255/0 sec, 0.001314/0 sec, 0.001321/0 sec, 0.001288/0 sec, 0.001314/0 sec, 0.002614/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00478/0 sec (0.000532/0.000532 sec, 0.00045/0.00045 sec, 0.000461/0.000461 sec, 0.000455/0.000455 sec, 0.000473/0.000473 sec, 0.000471/0.000471 sec, 0.00046/0.00046 sec, 0.000488/0.000488 sec, 0.00099/0.00099 sec )
[LOG] Total clause minimization time: 0.000758/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000758/0.000758 sec )
[LOG] Total clause size reduction: 18 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9 --> 0 )
[LOG] Overall execution time: 0.020963 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.052923 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039164/0 sec (0.004568/0 sec, 0.003252/0 sec, 0.003214/0 sec, 0.003151/0 sec, 0.003102/0 sec, 0.003169/0 sec, 0.003086/0 sec, 0.003139/0 sec, 0.003183/0 sec, 0.003124/0 sec, 0.006176/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.013882/0 sec (0.001414/0.001414 sec, 0.001164/0.001164 sec, 0.001135/0.001135 sec, 0.001113/0.001113 sec, 0.001107/0.001107 sec, 0.001155/0.001155 sec, 0.001087/0.001087 sec, 0.001093/0.001093 sec, 0.001123/0.001123 sec, 0.001108/0.001108 sec, 0.002383/0.002383 sec )
[LOG] Total clause minimization time: 0.001725/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001725/0.001725 sec )
[LOG] Total clause size reduction: 22 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Overall execution time: 0.057309 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.034664 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025571/0 sec (0.002867/0 sec, 0.002088/0 sec, 0.002059/0 sec, 0.002029/0 sec, 0.002019/0 sec, 0.002103/0 sec, 0.002092/0 sec, 0.002117/0 sec, 0.002102/0 sec, 0.002099/0 sec, 0.003996/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00899/0 sec (0.000854/0.000854 sec, 0.000725/0.000725 sec, 0.000742/0.000742 sec, 0.000736/0.000736 sec, 0.000728/0.000728 sec, 0.000729/0.000729 sec, 0.000724/0.000724 sec, 0.000738/0.000738 sec, 0.000745/0.000745 sec, 0.000751/0.000751 sec, 0.001518/0.001518 sec )
[LOG] Total clause minimization time: 0.001121/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001121/0.001121 sec )
[LOG] Total clause size reduction: 22 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Overall execution time: 0.037749 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.103639 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076497/0 sec (0.007339/0 sec, 0.005375/0 sec, 0.005336/0 sec, 0.005439/0 sec, 0.005376/0 sec, 0.005496/0 sec, 0.005404/0 sec, 0.005355/0 sec, 0.00526/0 sec, 0.005513/0 sec, 0.005304/0 sec, 0.005216/0 sec, 0.010084/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.027366/0 sec (0.002178/0.002178 sec, 0.001934/0.001934 sec, 0.001994/0.001994 sec, 0.002032/0.002032 sec, 0.001954/0.001954 sec, 0.002025/0.002025 sec, 0.001822/0.001822 sec, 0.001944/0.001944 sec, 0.001889/0.001889 sec, 0.001997/0.001997 sec, 0.001893/0.001893 sec, 0.001882/0.001882 sec, 0.003822/0.003822 sec )
[LOG] Total clause minimization time: 0.00281/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00281/0.00281 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.110925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.0569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042327/0 sec (0.004069/0 sec, 0.002978/0 sec, 0.002896/0 sec, 0.003063/0 sec, 0.002932/0 sec, 0.003012/0 sec, 0.003012/0 sec, 0.002979/0 sec, 0.00294/0 sec, 0.002845/0 sec, 0.002986/0 sec, 0.002897/0 sec, 0.005718/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01467/0 sec (0.00119/0.00119 sec, 0.001031/0.001031 sec, 0.001035/0.001035 sec, 0.001111/0.001111 sec, 0.001037/0.001037 sec, 0.001028/0.001028 sec, 0.001039/0.001039 sec, 0.000993/0.000993 sec, 0.000993/0.000993 sec, 0.000993/0.000993 sec, 0.001018/0.001018 sec, 0.001008/0.001008 sec, 0.002194/0.002194 sec )
[LOG] Total clause minimization time: 0.001607/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001607/0.001607 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.061453 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.1766 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.130294/0 sec (0.009975/0 sec, 0.008241/0 sec, 0.008082/0 sec, 0.008074/0 sec, 0.008171/0 sec, 0.008308/0 sec, 0.008208/0 sec, 0.008068/0 sec, 0.007893/0 sec, 0.008135/0 sec, 0.008159/0 sec, 0.008101/0 sec, 0.00819/0 sec, 0.007683/0 sec, 0.015006/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.048293/0 sec (0.003158/0.003158 sec, 0.002975/0.002975 sec, 0.003139/0.003139 sec, 0.002947/0.002947 sec, 0.003073/0.003073 sec, 0.003144/0.003144 sec, 0.003076/0.003076 sec, 0.002936/0.002936 sec, 0.002998/0.002998 sec, 0.003124/0.003124 sec, 0.003001/0.003001 sec, 0.003086/0.003086 sec, 0.002868/0.002868 sec, 0.002818/0.002818 sec, 0.00595/0.00595 sec )
[LOG] Total clause minimization time: 0.004021/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004021/0.004021 sec )
[LOG] Total clause size reduction: 30 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Overall execution time: 0.187203 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.099281 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.073436/0 sec (0.005992/0 sec, 0.005097/0 sec, 0.004324/0 sec, 0.004951/0 sec, 0.004742/0 sec, 0.004299/0 sec, 0.00418/0 sec, 0.004234/0 sec, 0.003994/0 sec, 0.004015/0 sec, 0.004553/0 sec, 0.00501/0 sec, 0.004694/0 sec, 0.004595/0 sec, 0.008756/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.027086/0 sec (0.001775/0.001775 sec, 0.002021/0.002021 sec, 0.001542/0.001542 sec, 0.00182/0.00182 sec, 0.001698/0.001698 sec, 0.001474/0.001474 sec, 0.001541/0.001541 sec, 0.001616/0.001616 sec, 0.001369/0.001369 sec, 0.001443/0.001443 sec, 0.001914/0.001914 sec, 0.002014/0.002014 sec, 0.00169/0.00169 sec, 0.001719/0.001719 sec, 0.00345/0.00345 sec )
[LOG] Total clause minimization time: 0.002478/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002478/0.002478 sec )
[LOG] Total clause size reduction: 30 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Overall execution time: 0.106036 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.294435 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.210249/0 sec (0.013654/0 sec, 0.012165/0 sec, 0.012081/0 sec, 0.011408/0 sec, 0.011364/0 sec, 0.011727/0 sec, 0.011412/0 sec, 0.012064/0 sec, 0.01188/0 sec, 0.011682/0 sec, 0.011468/0 sec, 0.01147/0 sec, 0.011115/0 sec, 0.011205/0 sec, 0.011252/0 sec, 0.011567/0 sec, 0.022735/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.077481/0 sec (0.004522/0.004522 sec, 0.004264/0.004264 sec, 0.004567/0.004567 sec, 0.004171/0.004171 sec, 0.004092/0.004092 sec, 0.00437/0.00437 sec, 0.004117/0.004117 sec, 0.004582/0.004582 sec, 0.004307/0.004307 sec, 0.004247/0.004247 sec, 0.004059/0.004059 sec, 0.004249/0.004249 sec, 0.004137/0.004137 sec, 0.004101/0.004101 sec, 0.004125/0.004125 sec, 0.004128/0.004128 sec, 0.009443/0.009443 sec )
[LOG] Total clause minimization time: 0.006162/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006162/0.006162 sec )
[LOG] Total clause size reduction: 34 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 0 )
[LOG] Overall execution time: 0.309801 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.144521 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.108522/0 sec (0.008028/0 sec, 0.006038/0 sec, 0.005901/0 sec, 0.006116/0 sec, 0.006146/0 sec, 0.006082/0 sec, 0.005895/0 sec, 0.005777/0 sec, 0.00591/0 sec, 0.005621/0 sec, 0.005881/0 sec, 0.005786/0 sec, 0.005737/0 sec, 0.005866/0 sec, 0.006196/0 sec, 0.005804/0 sec, 0.011738/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03948/0 sec (0.002353/0.002353 sec, 0.002182/0.002182 sec, 0.002095/0.002095 sec, 0.002299/0.002299 sec, 0.002291/0.002291 sec, 0.002252/0.002252 sec, 0.002153/0.002153 sec, 0.002121/0.002121 sec, 0.002159/0.002159 sec, 0.001946/0.001946 sec, 0.002268/0.002268 sec, 0.002016/0.002016 sec, 0.002081/0.002081 sec, 0.002091/0.002091 sec, 0.00236/0.00236 sec, 0.002136/0.002136 sec, 0.004677/0.004677 sec )
[LOG] Total clause minimization time: 0.00334/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00334/0.00334 sec )
[LOG] Total clause size reduction: 34 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 0 )
[LOG] Overall execution time: 0.153827 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.477807 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.331992/0 sec (0.017192/0 sec, 0.016249/0 sec, 0.016681/0 sec, 0.017065/0 sec, 0.016918/0 sec, 0.017204/0 sec, 0.017063/0 sec, 0.016378/0 sec, 0.016031/0 sec, 0.016043/0 sec, 0.016622/0 sec, 0.0161/0 sec, 0.016726/0 sec, 0.016275/0 sec, 0.015889/0 sec, 0.01637/0 sec, 0.016793/0 sec, 0.017417/0 sec, 0.032976/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.12548/0 sec (0.00587/0.00587 sec, 0.006269/0.006269 sec, 0.006405/0.006405 sec, 0.006224/0.006224 sec, 0.006775/0.006775 sec, 0.00645/0.00645 sec, 0.006263/0.006263 sec, 0.006251/0.006251 sec, 0.005946/0.005946 sec, 0.00609/0.00609 sec, 0.006333/0.006333 sec, 0.006345/0.006345 sec, 0.006125/0.006125 sec, 0.005904/0.005904 sec, 0.006127/0.006127 sec, 0.005901/0.005901 sec, 0.006113/0.006113 sec, 0.006477/0.006477 sec, 0.013612/0.013612 sec )
[LOG] Total clause minimization time: 0.008683/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008683/0.008683 sec )
[LOG] Total clause size reduction: 38 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Overall execution time: 0.498123 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.227533 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168881/1 sec (0.010439/0 sec, 0.008478/0 sec, 0.008347/0 sec, 0.007845/0 sec, 0.008351/1 sec, 0.008327/0 sec, 0.008726/0 sec, 0.008358/0 sec, 0.00887/0 sec, 0.008471/0 sec, 0.008611/0 sec, 0.00831/0 sec, 0.008193/0 sec, 0.008345/0 sec, 0.008249/0 sec, 0.008412/0 sec, 0.008226/0 sec, 0.008346/0 sec, 0.015977/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.062226/1 sec (0.003495/0.003495 sec, 0.002923/0.002923 sec, 0.003096/0.003096 sec, 0.002778/0.002778 sec, 0.003233/0.003233 sec, 0.003104/0.003104 sec, 0.003126/0.003126 sec, 0.003176/0.003176 sec, 0.003316/0.003316 sec, 0.003125/0.003125 sec, 0.003131/0.003131 sec, 0.00298/0.00298 sec, 0.003014/0.003014 sec, 0.003018/0.003018 sec, 0.003049/0.003049 sec, 0.003072/0.003072 sec, 0.003096/0.003096 sec, 0.002987/0.002987 sec, 0.006507/0.006507 sec )
[LOG] Total clause minimization time: 0.004301/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004301/0.004301 sec )
[LOG] Total clause size reduction: 38 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Overall execution time: 0.240207 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.714758 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.477978/1 sec (0.02407/0 sec, 0.021682/0 sec, 0.021148/0 sec, 0.022984/0 sec, 0.021639/0 sec, 0.021828/0 sec, 0.021253/0 sec, 0.021055/0 sec, 0.022418/0 sec, 0.021611/0 sec, 0.020306/0 sec, 0.021504/0 sec, 0.021962/0 sec, 0.021171/0 sec, 0.021342/0 sec, 0.021485/0 sec, 0.021994/1 sec, 0.021375/0 sec, 0.021612/0 sec, 0.021495/0 sec, 0.044044/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.186384/0 sec (0.009029/0.009029 sec, 0.008375/0.008375 sec, 0.008107/0.008107 sec, 0.008775/0.008775 sec, 0.008471/0.008471 sec, 0.008607/0.008607 sec, 0.007815/0.007815 sec, 0.008134/0.008134 sec, 0.008628/0.008628 sec, 0.008241/0.008241 sec, 0.007891/0.007891 sec, 0.00876/0.00876 sec, 0.0082/0.0082 sec, 0.008256/0.008256 sec, 0.008107/0.008107 sec, 0.008371/0.008371 sec, 0.00842/0.00842 sec, 0.008026/0.008026 sec, 0.008669/0.008669 sec, 0.008369/0.008369 sec, 0.019133/0.019133 sec )
[LOG] Total clause minimization time: 0.011958/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.011958/0.011958 sec )
[LOG] Total clause size reduction: 42 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42 --> 0 )
[LOG] Average clause size reduction: 1.90909 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Overall execution time: 0.743103 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.345676 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.250156/0 sec (0.01308/0 sec, 0.011691/0 sec, 0.011288/0 sec, 0.011717/0 sec, 0.012077/0 sec, 0.011225/0 sec, 0.011216/0 sec, 0.011492/0 sec, 0.011233/0 sec, 0.011662/0 sec, 0.011429/0 sec, 0.011327/0 sec, 0.01065/0 sec, 0.010774/0 sec, 0.010651/0 sec, 0.011435/0 sec, 0.011263/0 sec, 0.011198/0 sec, 0.010865/0 sec, 0.01115/0 sec, 0.022733/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.095727/0 sec (0.004392/0.004392 sec, 0.004251/0.004251 sec, 0.004308/0.004308 sec, 0.004263/0.004263 sec, 0.004577/0.004577 sec, 0.004319/0.004319 sec, 0.00422/0.00422 sec, 0.004467/0.004467 sec, 0.004342/0.004342 sec, 0.004408/0.004408 sec, 0.004304/0.004304 sec, 0.004377/0.004377 sec, 0.004015/0.004015 sec, 0.00415/0.00415 sec, 0.004145/0.004145 sec, 0.004443/0.004443 sec, 0.004299/0.004299 sec, 0.004387/0.004387 sec, 0.004113/0.004113 sec, 0.004343/0.004343 sec, 0.009604/0.009604 sec )
[LOG] Total clause minimization time: 0.006296/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006296/0.006296 sec )
[LOG] Total clause size reduction: 42 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42 --> 0 )
[LOG] Average clause size reduction: 1.90909 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Overall execution time: 0.362108 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.978089 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.665061/1 sec (0.02884/0 sec, 0.031616/0 sec, 0.022359/0 sec, 0.022144/0 sec, 0.024182/0 sec, 0.022999/0 sec, 0.026974/0 sec, 0.025029/0 sec, 0.030811/0 sec, 0.027964/0 sec, 0.029615/0 sec, 0.029491/0 sec, 0.029342/0 sec, 0.028634/0 sec, 0.027367/0 sec, 0.02662/0 sec, 0.026285/0 sec, 0.027714/0 sec, 0.027818/0 sec, 0.029773/1 sec, 0.028481/0 sec, 0.028552/0 sec, 0.062451/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.257507/1 sec (0.010267/0.010267 sec, 0.012317/0.012317 sec, 0.008798/0.008798 sec, 0.008579/0.008579 sec, 0.010708/0.010708 sec, 0.008768/0.008768 sec, 0.010072/0.010072 sec, 0.009524/0.009524 sec, 0.011482/0.011482 sec, 0.011135/0.011135 sec, 0.010856/0.010856 sec, 0.011354/0.011354 sec, 0.011145/0.011145 sec, 0.010906/0.010906 sec, 0.010124/0.010124 sec, 0.010894/0.010894 sec, 0.010102/0.010102 sec, 0.010199/0.010199 sec, 0.011043/0.011043 sec, 0.01056/0.01056 sec, 0.011043/0.011043 sec, 0.011249/0.011249 sec, 0.026382/0.026382 sec )
[LOG] Total clause minimization time: 0.019344/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.019344/0.019344 sec )
[LOG] Total clause size reduction: 46 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Overall execution time: 1.01362 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.497571 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.350206/1 sec (0.016239/0 sec, 0.014612/0 sec, 0.014461/0 sec, 0.014226/0 sec, 0.014414/0 sec, 0.014968/0 sec, 0.014777/0 sec, 0.01412/0 sec, 0.014694/0 sec, 0.014542/0 sec, 0.014776/0 sec, 0.014007/0 sec, 0.014618/0 sec, 0.013901/0 sec, 0.01461/0 sec, 0.014584/0 sec, 0.014073/0 sec, 0.014035/0 sec, 0.014544/0 sec, 0.015058/0 sec, 0.014864/1 sec, 0.01476/0 sec, 0.029323/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.13328/0 sec (0.005332/0.005332 sec, 0.005586/0.005586 sec, 0.005733/0.005733 sec, 0.005382/0.005382 sec, 0.005535/0.005535 sec, 0.005761/0.005761 sec, 0.005622/0.005622 sec, 0.005265/0.005265 sec, 0.005787/0.005787 sec, 0.005374/0.005374 sec, 0.005841/0.005841 sec, 0.005268/0.005268 sec, 0.005451/0.005451 sec, 0.005154/0.005154 sec, 0.005407/0.005407 sec, 0.005544/0.005544 sec, 0.005286/0.005286 sec, 0.005295/0.005295 sec, 0.005545/0.005545 sec, 0.00561/0.00561 sec, 0.005706/0.005706 sec, 0.005565/0.005565 sec, 0.012231/0.012231 sec )
[LOG] Total clause minimization time: 0.007925/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007925/0.007925 sec )
[LOG] Total clause size reduction: 46 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Overall execution time: 0.519558 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.3618 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.936747/1 sec (0.037322/0 sec, 0.036424/0 sec, 0.036095/0 sec, 0.036703/0 sec, 0.036621/0 sec, 0.036547/0 sec, 0.037286/0 sec, 0.035467/0 sec, 0.036888/0 sec, 0.03452/0 sec, 0.03335/1 sec, 0.03407/0 sec, 0.035602/0 sec, 0.036054/0 sec, 0.036708/0 sec, 0.038124/0 sec, 0.036754/0 sec, 0.039465/0 sec, 0.035763/0 sec, 0.035825/0 sec, 0.035839/0 sec, 0.033736/0 sec, 0.035187/0 sec, 0.034829/0 sec, 0.071568/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.369113/1 sec (0.013699/0.013699 sec, 0.014315/0.014315 sec, 0.013827/0.013827 sec, 0.014748/0.014748 sec, 0.014181/0.014181 sec, 0.013449/0.013449 sec, 0.014731/0.014731 sec, 0.013762/0.013762 sec, 0.014185/0.014185 sec, 0.013203/0.013203 sec, 0.01282/0.01282 sec, 0.01338/0.01338 sec, 0.013909/0.013909 sec, 0.014007/0.014007 sec, 0.014703/0.014703 sec, 0.014543/0.014543 sec, 0.013816/0.013816 sec, 0.015187/0.015187 sec, 0.014/0.014 sec, 0.014359/0.014359 sec, 0.01468/0.01468 sec, 0.013169/0.013169 sec, 0.014318/0.014318 sec, 0.013876/0.013876 sec, 0.032246/0.032246 sec )
[LOG] Total clause minimization time: 0.020157/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.020157/0.020157 sec )
[LOG] Total clause size reduction: 50 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50 --> 0 )
[LOG] Average clause size reduction: 1.92308 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25 --> 0 )
[LOG] Overall execution time: 1.40913 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.56 sec (Real time) / 1.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.69039 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.479669/0 sec (0.019259/0 sec, 0.017978/0 sec, 0.018301/0 sec, 0.018986/0 sec, 0.018132/0 sec, 0.018365/0 sec, 0.018404/0 sec, 0.018631/0 sec, 0.019313/0 sec, 0.018419/0 sec, 0.019582/0 sec, 0.018322/0 sec, 0.018108/0 sec, 0.018233/0 sec, 0.018264/0 sec, 0.017188/0 sec, 0.018048/0 sec, 0.018473/0 sec, 0.018582/0 sec, 0.019137/0 sec, 0.01831/0 sec, 0.018775/0 sec, 0.018209/0 sec, 0.018665/0 sec, 0.035985/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.184457/0 sec (0.006754/0.006754 sec, 0.006938/0.006938 sec, 0.006948/0.006948 sec, 0.007448/0.007448 sec, 0.00705/0.00705 sec, 0.007135/0.007135 sec, 0.007145/0.007145 sec, 0.007122/0.007122 sec, 0.007051/0.007051 sec, 0.006912/0.006912 sec, 0.007159/0.007159 sec, 0.007225/0.007225 sec, 0.006794/0.006794 sec, 0.007071/0.007071 sec, 0.006923/0.006923 sec, 0.006587/0.006587 sec, 0.007109/0.007109 sec, 0.007169/0.007169 sec, 0.006996/0.006996 sec, 0.007382/0.007382 sec, 0.006429/0.006429 sec, 0.007448/0.007448 sec, 0.007241/0.007241 sec, 0.007019/0.007019 sec, 0.015402/0.015402 sec )
[LOG] Total clause minimization time: 0.009027/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009027/0.009027 sec )
[LOG] Total clause size reduction: 50 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50 --> 0 )
[LOG] Average clause size reduction: 1.92308 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25 --> 0 )
[LOG] Overall execution time: 0.717643 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 1.78855 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 131 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.76612/2 sec (0.379741/0 sec, 0.367986/0 sec, 0.278373/1 sec, 0.129165/0 sec, 0.316279/0 sec, 0.294576/1 sec )
[LOG] Nr of iterations: 61 (11, 12, 11, 2, 14, 11 )
[LOG] Total clause computation time: 0.232496/1 sec (0.06087/0.06087 sec, 0.052781/0.052781 sec, 0.045323/0.045323 sec, 0.030721/0.030721 sec, 0.023102/0.023102 sec, 0.019699/0.019699 sec )
[LOG] Total clause minimization time: 1.52281/1 sec (0.316778/0.316778 sec, 0.313549/0.313549 sec, 0.231198/0.231198 sec, 0.096826/0.096826 sec, 0.291458/0.291458 sec, 0.273005/0.273005 sec )
[LOG] Total clause size reduction: 1375 --> 130 (250 --> 18, 275 --> 25, 250 --> 33, 25 --> 0, 325 --> 35, 250 --> 19 )
[LOG] Average clause size reduction: 22.541 --> 2.13115 (22.7273 --> 1.63636, 22.9167 --> 2.08333, 22.7273 --> 3, 12.5 --> 0, 23.2143 --> 2.5, 22.7273 --> 1.72727 )
[LOG] Overall execution time: 1.79037 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.95 sec (Real time) / 1.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 260 5 21 1 229
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 22.9204 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 239 new AND gates.
[LOG] Size before ABC: 333 AND gates.
[LOG] Size after ABC: 239 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.8499/23 sec (5.11592/5 sec, 3.13471/3 sec, 3.43342/4 sec, 2.31293/2 sec, 2.90469/3 sec, 4.97961/5 sec, 0.96862/1 sec )
[LOG] Nr of iterations: 123 (23, 14, 18, 13, 17, 32, 6 )
[LOG] Total clause computation time: 1.96493/3 sec (0.563609/0.563609 sec, 0.45982/0.45982 sec, 0.291479/0.291479 sec, 0.176214/0.176214 sec, 0.117159/0.117159 sec, 0.240381/0.240381 sec, 0.11627/0.11627 sec )
[LOG] Total clause minimization time: 20.8567/20 sec (4.54817/4.54817 sec, 2.67079/2.67079 sec, 3.13807/3.13807 sec, 2.1329/2.1329 sec, 2.78357/2.78357 sec, 4.73477/4.73477 sec, 0.848402/0.848402 sec )
[LOG] Total clause size reduction: 3364 --> 333 (638 --> 63, 377 --> 34, 493 --> 53, 348 --> 37, 464 --> 38, 899 --> 99, 145 --> 9 )
[LOG] Average clause size reduction: 27.3496 --> 2.70732 (27.7391 --> 2.73913, 26.9286 --> 2.42857, 27.3889 --> 2.94444, 26.7692 --> 2.84615, 27.2941 --> 2.23529, 28.0938 --> 3.09375, 24.1667 --> 1.5 )
[LOG] Overall execution time: 22.923 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.16 sec (Real time) / 23.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.09 sec (Real time) / 1.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 445 6 24 1 408
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 299.596 sec CPU time.
[LOG] Relation determinization time: 301 sec real time.
[LOG] Final circuit size: 709 new AND gates.
[LOG] Size before ABC: 1147 AND gates.
[LOG] Size after ABC: 709 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 299.411/300 sec (56.5541/56 sec, 31.6057/32 sec, 27.3291/27 sec, 22.5494/23 sec, 15.6019/16 sec, 12.128/12 sec, 50.3434/50 sec, 75.9936/77 sec, 7.30614/7 sec )
[LOG] Nr of iterations: 285 (21, 17, 20, 20, 16, 6, 78, 101, 6 )
[LOG] Total clause computation time: 29.9801/32 sec (11.4724/11.4724 sec, 6.6736/6.6736 sec, 2.68487/2.68487 sec, 1.55916/1.55916 sec, 0.85037/0.85037 sec, 1.26087/1.26087 sec, 2.37936/2.37936 sec, 2.06098/2.06098 sec, 1.03854/1.03854 sec )
[LOG] Total clause minimization time: 269.36/268 sec (45.0746/45.0746 sec, 24.9256/24.9256 sec, 24.6369/24.6369 sec, 20.9825/20.9825 sec, 14.7445/14.7445 sec, 10.8599/10.8599 sec, 47.9555/47.9555 sec, 73.9221/73.9221 sec, 6.25816/6.25816 sec )
[LOG] Total clause size reduction: 8832 --> 1147 (640 --> 60, 512 --> 50, 608 --> 60, 608 --> 61, 480 --> 45, 160 --> 9, 2464 --> 402, 3200 --> 451, 160 --> 9 )
[LOG] Average clause size reduction: 30.9895 --> 4.02456 (30.4762 --> 2.85714, 30.1176 --> 2.94118, 30.4 --> 3, 30.4 --> 3.05, 30 --> 2.8125, 26.6667 --> 1.5, 31.5897 --> 5.15385, 31.6832 --> 4.46535, 26.6667 --> 1.5 )
[LOG] Overall execution time: 299.599 sec CPU time.
[LOG] Overall execution time: 301 sec real time.
Synthesis time: 300.64 sec (Real time) / 299.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.37 sec (Real time) / 3.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 954 7 27 1 911
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 2383.89 sec CPU time.
[LOG] Relation determinization time: 2389 sec real time.
[LOG] Final circuit size: 1023 new AND gates.
[LOG] Size before ABC: 1705 AND gates.
[LOG] Size after ABC: 1023 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2383.45/2389 sec (415.659/417 sec, 283.385/284 sec, 291.25/292 sec, 205.65/206 sec, 153.128/153 sec, 126.987/127 sec, 251.962/253 sec, 199.351/200 sec, 388.034/388 sec, 68.0414/69 sec )
[LOG] Nr of iterations: 430 (25, 18, 27, 33, 21, 31, 78, 61, 126, 10 )
[LOG] Total clause computation time: 198.5/208 sec (76.7805/76.7805 sec, 61.0306/61.0306 sec, 12.7569/12.7569 sec, 10.7621/10.7621 sec, 7.22782/7.22782 sec, 4.69283/4.69283 sec, 5.77759/5.77759 sec, 5.24923/5.24923 sec, 11.0177/11.0177 sec, 3.20426/3.20426 sec )
[LOG] Total clause minimization time: 2184.8/2180 sec (338.866/338.866 sec, 222.34/222.34 sec, 278.479/278.479 sec, 194.872/194.872 sec, 145.884/145.884 sec, 122.279/122.279 sec, 246.168/246.168 sec, 194.087/194.087 sec, 376.999/376.999 sec, 64.8215/64.8215 sec )
[LOG] Total clause size reduction: 15120 --> 1705 (864 --> 86, 612 --> 60, 936 --> 84, 1152 --> 108, 720 --> 64, 1080 --> 123, 2772 --> 300, 2160 --> 223, 4500 --> 637, 324 --> 20 )
[LOG] Average clause size reduction: 35.1628 --> 3.96512 (34.56 --> 3.44, 34 --> 3.33333, 34.6667 --> 3.11111, 34.9091 --> 3.27273, 34.2857 --> 3.04762, 34.8387 --> 3.96774, 35.5385 --> 3.84615, 35.4098 --> 3.65574, 35.7143 --> 5.05556, 32.4 --> 2 )
[LOG] Overall execution time: 2383.9 sec CPU time.
[LOG] Overall execution time: 2389 sec real time.
Synthesis time: 2389.19 sec (Real time) / 2383.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.19 sec (Real time) / 4.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 1313 8 30 1 1265
=====================  genbuf5c3y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9979.28 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9980.77 sec (User CPU time)
Timeout: 1
=====================  genbuf7c3y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9986.63 sec (User CPU time)
Timeout: 1
=====================  genbuf8c3y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9982.19 sec (User CPU time)
Timeout: 1
=====================  genbuf9c3y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9980.30 sec (User CPU time)
Timeout: 1
=====================  genbuf10c3y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9987.64 sec (User CPU time)
Timeout: 1
=====================  genbuf11c3y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9987.86 sec (User CPU time)
Timeout: 1
=====================  genbuf12c3y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9988.52 sec (User CPU time)
Timeout: 1
=====================  genbuf13c3y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9982.38 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9982.78 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9979.59 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9974.28 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 1.0493 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 69 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.03354/1 sec (0.255847/0 sec, 0.171505/0 sec, 0.22363/0 sec, 0.075151/0 sec, 0.187889/1 sec, 0.119517/0 sec )
[LOG] Nr of iterations: 53 (8, 7, 15, 2, 13, 8 )
[LOG] Total clause computation time: 0.129361/0 sec (0.041647/0.041647 sec, 0.031622/0.031622 sec, 0.027025/0.027025 sec, 0.002511/0.002511 sec, 0.014736/0.014736 sec, 0.01182/0.01182 sec )
[LOG] Total clause minimization time: 0.896055/1 sec (0.212534/0.212534 sec, 0.138723/0.138723 sec, 0.195368/0.195368 sec, 0.071257/0.071257 sec, 0.171824/0.171824 sec, 0.106349/0.106349 sec )
[LOG] Total clause size reduction: 1269 --> 103 (189 --> 12, 162 --> 9, 378 --> 44, 27 --> 0, 324 --> 27, 189 --> 11 )
[LOG] Average clause size reduction: 23.9434 --> 1.9434 (23.625 --> 1.5, 23.1429 --> 1.28571, 25.2 --> 2.93333, 13.5 --> 0, 24.9231 --> 2.07692, 23.625 --> 1.375 )
[LOG] Overall execution time: 1.05146 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 244 5 23 1 211
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 14.7674 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 399 new AND gates.
[LOG] Size before ABC: 650 AND gates.
[LOG] Size after ABC: 399 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.7336/15 sec (2.46095/2 sec, 2.83561/3 sec, 1.80969/2 sec, 1.80533/2 sec, 1.51548/1 sec, 3.80687/4 sec, 0.499639/1 sec )
[LOG] Nr of iterations: 187 (11, 21, 24, 26, 23, 77, 5 )
[LOG] Total clause computation time: 1.92219/2 sec (0.779038/0.779038 sec, 0.473694/0.473694 sec, 0.198969/0.198969 sec, 0.139814/0.139814 sec, 0.067886/0.067886 sec, 0.198192/0.198192 sec, 0.064596/0.064596 sec )
[LOG] Total clause minimization time: 12.7948/13 sec (1.67972/1.67972 sec, 2.3599/2.3599 sec, 1.60866/1.60866 sec, 1.66321/1.66321 sec, 1.44522/1.44522 sec, 3.60601/3.60601 sec, 0.432041/0.432041 sec )
[LOG] Total clause size reduction: 5580 --> 650 (310 --> 26, 620 --> 67, 713 --> 94, 775 --> 88, 682 --> 57, 2356 --> 311, 124 --> 7 )
[LOG] Average clause size reduction: 29.8396 --> 3.47594 (28.1818 --> 2.36364, 29.5238 --> 3.19048, 29.7083 --> 3.91667, 29.8077 --> 3.38462, 29.6522 --> 2.47826, 30.5974 --> 4.03896, 24.8 --> 1.4 )
[LOG] Overall execution time: 14.7695 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.97 sec (Real time) / 14.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.09 sec (Real time) / 1.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 612 6 26 1 573
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 234.97 sec CPU time.
[LOG] Relation determinization time: 236 sec real time.
[LOG] Final circuit size: 1639 new AND gates.
[LOG] Size before ABC: 2817 AND gates.
[LOG] Size after ABC: 1639 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 234.867/236 sec (41.2726/42 sec, 25.9836/26 sec, 15.8526/16 sec, 14.819/14 sec, 7.50265/8 sec, 8.77429/9 sec, 40.8618/41 sec, 71.3529/71 sec, 8.44772/9 sec )
[LOG] Nr of iterations: 547 (15, 16, 29, 23, 31, 15, 227, 185, 6 )
[LOG] Total clause computation time: 22.5825/22 sec (8.00129/8.00129 sec, 5.40198/5.40198 sec, 1.48358/1.48358 sec, 0.981911/0.981911 sec, 0.402488/0.402488 sec, 0.733052/0.733052 sec, 2.50768/2.50768 sec, 2.60097/2.60097 sec, 0.469571/0.469571 sec )
[LOG] Total clause minimization time: 212.237/214 sec (33.2677/33.2677 sec, 20.578/20.578 sec, 14.3655/14.3655 sec, 13.8333/13.8333 sec, 7.09627/7.09627 sec, 8.03717/8.03717 sec, 38.3466/38.3466 sec, 68.7426/68.7426 sec, 7.96992/7.96992 sec )
[LOG] Total clause size reduction: 18830 --> 2817 (490 --> 44, 525 --> 47, 980 --> 103, 770 --> 77, 1050 --> 109, 490 --> 41, 7910 --> 1448, 6440 --> 940, 175 --> 8 )
[LOG] Average clause size reduction: 34.4241 --> 5.14991 (32.6667 --> 2.93333, 32.8125 --> 2.9375, 33.7931 --> 3.55172, 33.4783 --> 3.34783, 33.871 --> 3.51613, 32.6667 --> 2.73333, 34.8458 --> 6.37885, 34.8108 --> 5.08108, 29.1667 --> 1.33333 )
[LOG] Overall execution time: 234.973 sec CPU time.
[LOG] Overall execution time: 236 sec real time.
Synthesis time: 235.80 sec (Real time) / 235.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.84 sec (Real time) / 4.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 1893 7 30 1 1847
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1094.96 sec CPU time.
[LOG] Relation determinization time: 1097 sec real time.
[LOG] Final circuit size: 1206 new AND gates.
[LOG] Size before ABC: 2099 AND gates.
[LOG] Size after ABC: 1206 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1094.8/1097 sec (442.313/443 sec, 130.885/131 sec, 150.87/151 sec, 83.4659/84 sec, 85.1771/85 sec, 32.7337/33 sec, 28.9891/29 sec, 17.2499/17 sec, 70.8139/71 sec, 52.3048/53 sec )
[LOG] Nr of iterations: 489 (7, 31, 39, 41, 88, 50, 20, 21, 71, 121 )
[LOG] Total clause computation time: 175.795/173 sec (122.928/122.928 sec, 27.2084/27.2084 sec, 4.49263/4.49263 sec, 4.10513/4.10513 sec, 3.28055/3.28055 sec, 1.57341/1.57341 sec, 6.94907/6.94907 sec, 2.81613/2.81613 sec, 1.39241/1.39241 sec, 1.04917/1.04917 sec )
[LOG] Total clause minimization time: 918.949/924 sec (319.38/319.38 sec, 103.673/103.673 sec, 146.372/146.372 sec, 79.3556/79.3556 sec, 81.8903/81.8903 sec, 31.1543/31.1543 sec, 22.0344/22.0344 sec, 14.4278/14.4278 sec, 69.4145/69.4145 sec, 51.2471/51.2471 sec )
[LOG] Total clause size reduction: 18681 --> 2099 (234 --> 10, 1170 --> 105, 1482 --> 151, 1560 --> 182, 3393 --> 403, 1911 --> 235, 741 --> 67, 780 --> 84, 2730 --> 321, 4680 --> 541 )
[LOG] Average clause size reduction: 38.2025 --> 4.29243 (33.4286 --> 1.42857, 37.7419 --> 3.3871, 38 --> 3.87179, 38.0488 --> 4.43902, 38.5568 --> 4.57955, 38.22 --> 4.7, 37.05 --> 3.35, 37.1429 --> 4, 38.4507 --> 4.52113, 38.6777 --> 4.47107 )
[LOG] Overall execution time: 1094.97 sec CPU time.
[LOG] Overall execution time: 1097 sec real time.
Synthesis time: 1097.46 sec (Real time) / 1095.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.49 sec (Real time) / 3.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 1502 8 33 1 1451
=====================  genbuf5b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9976.37 sec (User CPU time)
Timeout: 1
=====================  genbuf6b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9977.82 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9981.38 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9983.46 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9984.55 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9984.53 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9985.12 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9985.37 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9985.90 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9984.50 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9983.01 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9984.37 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 1.14833 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.13293/1 sec (0.313749/0 sec, 0.216091/1 sec, 0.157157/0 sec, 0.093326/0 sec, 0.183559/0 sec, 0.169047/0 sec )
[LOG] Nr of iterations: 55 (11, 10, 9, 2, 12, 11 )
[LOG] Total clause computation time: 0.145116/0 sec (0.047458/0.047458 sec, 0.038117/0.038117 sec, 0.02598/0.02598 sec, 0.002941/0.002941 sec, 0.017897/0.017897 sec, 0.012723/0.012723 sec )
[LOG] Total clause minimization time: 0.979725/1 sec (0.264639/0.264639 sec, 0.176702/0.176702 sec, 0.129944/0.129944 sec, 0.08905/0.08905 sec, 0.164386/0.164386 sec, 0.155004/0.155004 sec )
[LOG] Total clause size reduction: 1323 --> 105 (270 --> 20, 243 --> 16, 216 --> 24, 27 --> 0, 297 --> 25, 270 --> 20 )
[LOG] Average clause size reduction: 24.0545 --> 1.90909 (24.5455 --> 1.81818, 24.3 --> 1.6, 24 --> 2.66667, 13.5 --> 0, 24.75 --> 2.08333, 24.5455 --> 1.81818 )
[LOG] Overall execution time: 1.15013 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.29 sec (Real time) / 1.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 238 5 23 1 205
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 17.6777 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 301 new AND gates.
[LOG] Size before ABC: 487 AND gates.
[LOG] Size after ABC: 301 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.6404/17 sec (4.1/4 sec, 3.53719/3 sec, 3.2415/4 sec, 1.57515/1 sec, 1.7029/2 sec, 2.95112/3 sec, 0.532499/0 sec )
[LOG] Nr of iterations: 156 (24, 24, 18, 20, 21, 42, 7 )
[LOG] Total clause computation time: 2.23265/3 sec (0.866194/0.866194 sec, 0.586811/0.586811 sec, 0.288788/0.288788 sec, 0.146269/0.146269 sec, 0.07784/0.07784 sec, 0.187458/0.187458 sec, 0.079289/0.079289 sec )
[LOG] Total clause minimization time: 15.39/14 sec (3.23128/3.23128 sec, 2.94802/2.94802 sec, 2.9503/2.9503 sec, 1.42651/1.42651 sec, 1.62259/1.62259 sec, 2.76093/2.76093 sec, 0.450375/0.450375 sec )
[LOG] Total clause size reduction: 4619 --> 487 (713 --> 83, 713 --> 79, 527 --> 54, 589 --> 61, 620 --> 53, 1271 --> 146, 186 --> 11 )
[LOG] Average clause size reduction: 29.609 --> 3.12179 (29.7083 --> 3.45833, 29.7083 --> 3.29167, 29.2778 --> 3, 29.45 --> 3.05, 29.5238 --> 2.52381, 30.2619 --> 3.47619, 26.5714 --> 1.57143 )
[LOG] Overall execution time: 17.6798 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.87 sec (Real time) / 17.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 508 6 26 1 469
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 362.287 sec CPU time.
[LOG] Relation determinization time: 363 sec real time.
[LOG] Final circuit size: 1822 new AND gates.
[LOG] Size before ABC: 3140 AND gates.
[LOG] Size after ABC: 1822 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 362.168/363 sec (55.6959/56 sec, 54.7465/55 sec, 28.2525/28 sec, 23.6616/24 sec, 13.6032/13 sec, 11.8131/12 sec, 72.5464/73 sec, 88.2703/88 sec, 13.5789/14 sec )
[LOG] Nr of iterations: 594 (29, 40, 28, 23, 37, 16, 228, 186, 7 )
[LOG] Total clause computation time: 40.5495/45 sec (14.0315/14.0315 sec, 8.83173/8.83173 sec, 3.0784/3.0784 sec, 2.42658/2.42658 sec, 1.16368/1.16368 sec, 1.23656/1.23656 sec, 3.40565/3.40565 sec, 5.46837/5.46837 sec, 0.907102/0.907102 sec )
[LOG] Total clause minimization time: 321.565/318 sec (41.6602/41.6602 sec, 45.9105/45.9105 sec, 25.1697/25.1697 sec, 21.2307/21.2307 sec, 12.4348/12.4348 sec, 10.5719/10.5719 sec, 69.1322/69.1322 sec, 82.7915/82.7915 sec, 12.6631/12.6631 sec )
[LOG] Total clause size reduction: 20475 --> 3140 (980 --> 118, 1365 --> 171, 945 --> 93, 770 --> 77, 1260 --> 157, 525 --> 50, 7945 --> 1334, 6475 --> 1130, 210 --> 10 )
[LOG] Average clause size reduction: 34.4697 --> 5.2862 (33.7931 --> 4.06897, 34.125 --> 4.275, 33.75 --> 3.32143, 33.4783 --> 3.34783, 34.0541 --> 4.24324, 32.8125 --> 3.125, 34.8465 --> 5.85088, 34.8118 --> 6.07527, 30 --> 1.42857 )
[LOG] Overall execution time: 362.29 sec CPU time.
[LOG] Overall execution time: 363 sec real time.
Synthesis time: 363.28 sec (Real time) / 362.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.51 sec (Real time) / 8.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 2068 7 30 1 2022
=====================  genbuf4f4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9980.00 sec (User CPU time)
Timeout: 1
=====================  genbuf5f5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9980.99 sec (User CPU time)
Timeout: 1
=====================  genbuf6f6y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9982.47 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9983.34 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
Synthesis time: 10000.22 sec (Real time) / 9982.90 sec (User CPU time)
Timeout: 1
=====================  genbuf9f9y.aag =====================
Synthesis time: 1131.23 sec (Real time) / 1124.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf10f10y.aag =====================
Synthesis time: 232.33 sec (Real time) / 226.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 308.323 sec CPU time.
[LOG] Relation determinization time: 310 sec real time.
[LOG] Final circuit size: 2355 new AND gates.
[LOG] Size before ABC: 4235 AND gates.
[LOG] Size after ABC: 2354 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 308.239/308 sec (39.7969/39 sec, 24.7868/25 sec, 29.4963/30 sec, 8.02985/8 sec, 40.1612/40 sec, 13.1893/13 sec, 82.873/83 sec, 69.9056/70 sec )
[LOG] Nr of iterations: 628 (4, 23, 59, 5, 163, 9, 154, 211 )
[LOG] Total clause computation time: 87.0404/90 sec (29.1664/29.1664 sec, 20.4465/20.4465 sec, 5.24242/5.24242 sec, 3.67811/3.67811 sec, 6.5957/6.5957 sec, 6.03839/6.03839 sec, 10.8215/10.8215 sec, 5.0514/5.0514 sec )
[LOG] Total clause minimization time: 221.155/218 sec (10.6273/10.6273 sec, 4.33751/4.33751 sec, 24.25/24.25 sec, 4.34834/4.34834 sec, 33.5594/33.5594 sec, 7.14591/7.14591 sec, 72.0435/72.0435 sec, 64.8433/64.8433 sec )
[LOG] Total clause size reduction: 20460 --> 4235 (99 --> 5, 726 --> 190, 1914 --> 328, 132 --> 7, 5346 --> 1050, 264 --> 26, 5049 --> 1173, 6930 --> 1456 )
[LOG] Average clause size reduction: 32.5796 --> 6.74363 (24.75 --> 1.25, 31.5652 --> 8.26087, 32.4407 --> 5.55932, 26.4 --> 1.4, 32.7975 --> 6.44172, 29.3333 --> 2.88889, 32.7857 --> 7.61688, 32.8436 --> 6.90047 )
[LOG] Overall execution time: 308.326 sec CPU time.
[LOG] Overall execution time: 310 sec real time.
Synthesis time: 309.26 sec (Real time) / 308.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.96 sec (Real time) / 7.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 2574 7 28 1 2532
=====================  amba3c5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9981.09 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9981.63 sec (User CPU time)
Timeout: 1
=====================  amba5c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9983.98 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9982.72 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9982.63 sec (User CPU time)
Timeout: 1
=====================  amba8c7y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9986.50 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9981.02 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9985.24 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 936.226 sec CPU time.
[LOG] Relation determinization time: 939 sec real time.
[LOG] Final circuit size: 3687 new AND gates.
[LOG] Size before ABC: 6736 AND gates.
[LOG] Size after ABC: 3687 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 936.101/938 sec (127.908/129 sec, 78.5912/78 sec, 53.1008/53 sec, 17.0959/18 sec, 89.6529/89 sec, 34.8076/35 sec, 277.786/278 sec, 257.159/258 sec )
[LOG] Nr of iterations: 940 (7, 41, 63, 5, 211, 9, 301, 303 )
[LOG] Total clause computation time: 236.629/233 sec (92.737/92.737 sec, 68.016/68.016 sec, 9.80084/9.80084 sec, 9.24983/9.24983 sec, 8.18584/8.18584 sec, 12.2205/12.2205 sec, 22.4224/22.4224 sec, 13.9971/13.9971 sec )
[LOG] Total clause minimization time: 699.411/705 sec (35.1675/35.1675 sec, 10.5714/10.5714 sec, 43.2949/43.2949 sec, 7.84167/7.84167 sec, 81.4591/81.4591 sec, 22.5806/22.5806 sec, 255.35/255.35 sec, 243.145/243.145 sec )
[LOG] Total clause size reduction: 33552 --> 6736 (216 --> 11, 1440 --> 364, 2232 --> 336, 144 --> 7, 7560 --> 1412, 288 --> 27, 10800 --> 2382, 10872 --> 2197 )
[LOG] Average clause size reduction: 35.6936 --> 7.16596 (30.8571 --> 1.57143, 35.122 --> 8.87805, 35.4286 --> 5.33333, 28.8 --> 1.4, 35.8294 --> 6.69194, 32 --> 3, 35.8804 --> 7.91362, 35.8812 --> 7.25083 )
[LOG] Overall execution time: 936.229 sec CPU time.
[LOG] Overall execution time: 939 sec real time.
Synthesis time: 938.30 sec (Real time) / 936.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.89 sec (Real time) / 2.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.13 sec (Real time) / 16.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 3922 7 31 1 3876
=====================  amba3b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9982.96 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9980.52 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9980.90 sec (User CPU time)
Timeout: 1
=====================  amba6b5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9981.91 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9982.34 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9982.81 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9982.70 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 826.162 sec CPU time.
[LOG] Relation determinization time: 828 sec real time.
[LOG] Final circuit size: 3026 new AND gates.
[LOG] Size before ABC: 5418 AND gates.
[LOG] Size after ABC: 3025 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 826.047/828 sec (110.255/111 sec, 82.8812/83 sec, 75.1847/75 sec, 30.3893/30 sec, 85.6311/86 sec, 39.6136/40 sec, 249.638/250 sec, 152.454/153 sec )
[LOG] Nr of iterations: 793 (8, 34, 76, 6, 162, 13, 278, 216 )
[LOG] Total clause computation time: 243.215/239 sec (73.2385/73.2385 sec, 74.3773/74.3773 sec, 9.88906/9.88906 sec, 9.17306/9.17306 sec, 11.486/11.486 sec, 23.6006/23.6006 sec, 31.1517/31.1517 sec, 10.2984/10.2984 sec )
[LOG] Total clause minimization time: 582.776/589 sec (37.0132/37.0132 sec, 8.50022/8.50022 sec, 65.2905/65.2905 sec, 21.2119/21.2119 sec, 74.1381/74.1381 sec, 16.007/16.007 sec, 218.474/218.474 sec, 142.141/142.141 sec )
[LOG] Total clause size reduction: 28260 --> 5418 (252 --> 17, 1188 --> 309, 2700 --> 403, 180 --> 9, 5796 --> 1039, 432 --> 40, 9972 --> 2095, 7740 --> 1506 )
[LOG] Average clause size reduction: 35.6368 --> 6.83228 (31.5 --> 2.125, 34.9412 --> 9.08824, 35.5263 --> 5.30263, 30 --> 1.5, 35.7778 --> 6.41358, 33.2308 --> 3.07692, 35.8705 --> 7.53597, 35.8333 --> 6.97222 )
[LOG] Overall execution time: 826.165 sec CPU time.
[LOG] Overall execution time: 828 sec real time.
Synthesis time: 828.26 sec (Real time) / 826.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.91 sec (Real time) / 1.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.73 sec (Real time) / 10.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 3252 7 31 1 3207
=====================  amba3f9y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9981.51 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9981.83 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9985.89 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.28 sec (Real time) / 9983.78 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 263.93 sec (Real time) / 257.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040062 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035241/0 sec (0.035241/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.00218/0 sec (0.00218/0.00218 sec )
[LOG] Total clause minimization time: 0.031244/0 sec (0.031244/0.031244 sec )
[LOG] Total clause size reduction: 102 --> 3 (102 --> 3 )
[LOG] Average clause size reduction: 34 --> 1 (34 --> 1 )
[LOG] Overall execution time: 0.042479 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.236089 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.205897/0 sec (0.205897/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.022257/0 sec (0.022257/0.022257 sec )
[LOG] Total clause minimization time: 0.180158/0 sec (0.180158/0.180158 sec )
[LOG] Total clause size reduction: 174 --> 12 (174 --> 12 )
[LOG] Average clause size reduction: 58 --> 4 (58 --> 4 )
[LOG] Overall execution time: 0.240005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 477
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.974606 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.912846/0 sec (0.912846/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.060651/0 sec (0.060651/0.060651 sec )
[LOG] Total clause minimization time: 0.846743/0 sec (0.846743/0.846743 sec )
[LOG] Total clause size reduction: 408 --> 23 (408 --> 23 )
[LOG] Average clause size reduction: 102 --> 5.75 (102 --> 5.75 )
[LOG] Overall execution time: 0.981597 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.12 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 887 3 133 1 750
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.084479 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076132/0 sec (0.076132/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.004189/0 sec (0.004189/0.004189 sec )
[LOG] Total clause minimization time: 0.06986/0 sec (0.06986/0.06986 sec )
[LOG] Total clause size reduction: 201 --> 7 (201 --> 7 )
[LOG] Average clause size reduction: 50.25 --> 1.75 (50.25 --> 1.75 )
[LOG] Overall execution time: 0.087297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 1.10224 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1.03907/1 sec (1.03907/1 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.078627/0 sec (0.078627/0.078627 sec )
[LOG] Total clause minimization time: 0.95547/1 sec (0.95547/0.95547 sec )
[LOG] Total clause size reduction: 460 --> 12 (460 --> 12 )
[LOG] Average clause size reduction: 92 --> 2.4 (92 --> 2.4 )
[LOG] Overall execution time: 1.10779 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.83 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 725 3 112 1 609
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 1.68451 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.59636/2 sec (1.59636/2 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.07572/0 sec (0.07572/0.07572 sec )
[LOG] Total clause minimization time: 1.51423/2 sec (1.51423/1.51423 sec )
[LOG] Total clause size reduction: 492 --> 12 (492 --> 12 )
[LOG] Average clause size reduction: 123 --> 3 (123 --> 3 )
[LOG] Overall execution time: 1.69345 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.83 sec (Real time) / 1.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 972 3 161 1 807
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.080619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071779/1 sec (0.071779/1 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.004773/1 sec (0.004773/0.004773 sec )
[LOG] Total clause minimization time: 0.06504/0 sec (0.06504/0.06504 sec )
[LOG] Total clause size reduction: 177 --> 7 (177 --> 7 )
[LOG] Average clause size reduction: 44.25 --> 1.75 (44.25 --> 1.75 )
[LOG] Overall execution time: 0.083136 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.801612 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.753725/1 sec (0.753725/1 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.054294/0 sec (0.054294/0.054294 sec )
[LOG] Total clause minimization time: 0.69514/1 sec (0.69514/0.69514 sec )
[LOG] Total clause size reduction: 404 --> 14 (404 --> 14 )
[LOG] Average clause size reduction: 80.8 --> 2.8 (80.8 --> 2.8 )
[LOG] Overall execution time: 0.806526 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 648 3 98 1 546
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001542 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000491/0 sec (0.000491/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000166/0 sec (0.000166/0.000166 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002318 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00203 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000765/0 sec (0.000765/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000236/0 sec (0.000236/0.000236 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002986 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013039 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010438/0 sec (0.010438/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.001258/0 sec (0.001258/0.001258 sec )
[LOG] Total clause minimization time: 0.008239/0 sec (0.008239/0.008239 sec )
[LOG] Total clause size reduction: 66 --> 2 (66 --> 2 )
[LOG] Average clause size reduction: 22 --> 0.666667 (22 --> 0.666667 )
[LOG] Overall execution time: 0.0144 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.051834 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044502/0 sec (0.044502/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002746/0 sec (0.002746/0.002746 sec )
[LOG] Total clause minimization time: 0.039999/0 sec (0.039999/0.039999 sec )
[LOG] Total clause size reduction: 114 --> 2 (114 --> 2 )
[LOG] Average clause size reduction: 38 --> 0.666667 (38 --> 0.666667 )
[LOG] Overall execution time: 0.054045 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010865 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005718/0 sec (0.003202/0 sec, 0.002516/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.002111/0 sec (0.001039/0.001039 sec, 0.001072/0.001072 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013582 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.020363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009622/0 sec (0.005398/0 sec, 0.004224/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.003257/0 sec (0.001576/0.001576 sec, 0.001681/0.001681 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025321 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005071 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002558/0 sec (0.001468/0 sec, 0.00109/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000869/0 sec (0.00047/0.00047 sec, 0.000399/0.000399 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00657 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.007536 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004276/0 sec (0.002435/0 sec, 0.001841/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.001366/0 sec (0.000722/0.000722 sec, 0.000644/0.000644 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009914 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002301 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00115/0 sec (0.00115/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000355/0 sec (0.000355/0.000355 sec )
[LOG] Total clause minimization time: 0.000476/0 sec (0.000476/0.000476 sec )
[LOG] Total clause size reduction: 13 --> 1 (13 --> 1 )
[LOG] Average clause size reduction: 6.5 --> 0.5 (6.5 --> 0.5 )
[LOG] Overall execution time: 0.003074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00326 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001754/0 sec (0.001754/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000503/0 sec (0.000503/0.000503 sec )
[LOG] Total clause minimization time: 0.000737/0 sec (0.000737/0.000737 sec )
[LOG] Total clause size reduction: 22 --> 1 (22 --> 1 )
[LOG] Average clause size reduction: 11 --> 0.5 (11 --> 0.5 )
[LOG] Overall execution time: 0.004229 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.060145 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055811/0 sec (0.016986/0 sec, 0.038825/0 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.005494/0 sec (0.002826/0.002826 sec, 0.002668/0.002668 sec )
[LOG] Total clause minimization time: 0.048415/0 sec (0.01304/0.01304 sec, 0.035375/0.035375 sec )
[LOG] Total clause size reduction: 190 --> 15 (38 --> 2, 152 --> 13 )
[LOG] Average clause size reduction: 27.1429 --> 2.14286 (19 --> 1, 30.4 --> 2.6 )
[LOG] Overall execution time: 0.061662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 207 2 36 1 169
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.20245 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.19123/0 sec (0.123576/0 sec, 0.067654/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.034034/0 sec (0.03018/0.03018 sec, 0.003854/0.003854 sec )
[LOG] Total clause minimization time: 0.153832/0 sec (0.091399/0.091399 sec, 0.062433/0.062433 sec )
[LOG] Total clause size reduction: 195 --> 8 (65 --> 2, 130 --> 6 )
[LOG] Average clause size reduction: 39 --> 1.6 (32.5 --> 1, 43.3333 --> 2 )
[LOG] Overall execution time: 0.204886 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 338 2 63 1 273
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032925 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029643/0 sec (0.010106/0 sec, 0.019537/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0.003546/0 sec (0.001561/0.001561 sec, 0.001985/0.001985 sec )
[LOG] Total clause minimization time: 0.024485/0 sec (0.007604/0.007604 sec, 0.016881/0.016881 sec )
[LOG] Total clause size reduction: 120 --> 9 (30 --> 1, 90 --> 8 )
[LOG] Average clause size reduction: 20 --> 1.5 (15 --> 0.5, 22.5 --> 2 )
[LOG] Overall execution time: 0.034265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 185 2 28 1 155
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.140917 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131569/0 sec (0.04299/0 sec, 0.088579/0 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.010709/0 sec (0.004066/0.004066 sec, 0.006643/0.006643 sec )
[LOG] Total clause minimization time: 0.117883/0 sec (0.037169/0.037169 sec, 0.080714/0.080714 sec )
[LOG] Total clause size reduction: 255 --> 12 (51 --> 1, 204 --> 11 )
[LOG] Average clause size reduction: 36.4286 --> 1.71429 (25.5 --> 0.5, 40.8 --> 2.2 )
[LOG] Overall execution time: 0.142974 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 303 2 49 1 252
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.170919 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.164886/0 sec (0.02745/0 sec, 0.066155/0 sec, 0.071281/0 sec )
[LOG] Nr of iterations: 13 (2, 5, 6 )
[LOG] Total clause computation time: 0.012976/0 sec (0.003362/0.003362 sec, 0.004402/0.004402 sec, 0.005212/0.005212 sec )
[LOG] Total clause minimization time: 0.148623/0 sec (0.02275/0.02275 sec, 0.060787/0.060787 sec, 0.065086/0.065086 sec )
[LOG] Total clause size reduction: 390 --> 21 (39 --> 1, 156 --> 8, 195 --> 12 )
[LOG] Average clause size reduction: 30 --> 1.61538 (19.5 --> 0.5, 31.2 --> 1.6, 32.5 --> 2 )
[LOG] Overall execution time: 0.172631 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 263 3 36 1 223
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 1.8035 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.78155/1 sec (0.584991/0 sec, 0.840238/1 sec, 0.356325/0 sec )
[LOG] Nr of iterations: 14 (2, 5, 7 )
[LOG] Total clause computation time: 0.089404/0 sec (0.031112/0.031112 sec, 0.036923/0.036923 sec, 0.021369/0.021369 sec )
[LOG] Total clause minimization time: 1.68568/1 sec (0.55126/0.55126 sec, 0.801326/0.801326 sec, 0.333095/0.333095 sec )
[LOG] Total clause size reduction: 726 --> 27 (66 --> 1, 264 --> 8, 396 --> 18 )
[LOG] Average clause size reduction: 51.8571 --> 1.92857 (33 --> 0.5, 52.8 --> 1.6, 56.5714 --> 2.57143 )
[LOG] Overall execution time: 1.80627 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.94 sec (Real time) / 1.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 424 3 63 1 356
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 3667.67 sec CPU time.
[LOG] Relation determinization time: 3673 sec real time.
[LOG] Final circuit size: 1041 new AND gates.
[LOG] Size before ABC: 2047 AND gates.
[LOG] Size after ABC: 1041 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3667.3/3673 sec (172.119/172 sec, 331.044/332 sec, 3164.13/3169 sec )
[LOG] Nr of iterations: 321 (11, 26, 284 )
[LOG] Total clause computation time: 119.732/122 sec (14.7933/14.7933 sec, 20.4063/20.4063 sec, 84.5319/84.5319 sec )
[LOG] Total clause minimization time: 3547.52/3551 sec (157.31/157.31 sec, 310.624/310.624 sec, 3079.58/3079.58 sec )
[LOG] Total clause size reduction: 17172 --> 2047 (540 --> 54, 1350 --> 117, 15282 --> 1876 )
[LOG] Average clause size reduction: 53.4953 --> 6.37695 (49.0909 --> 4.90909, 51.9231 --> 4.5, 53.8099 --> 6.60563 )
[LOG] Overall execution time: 3667.68 sec CPU time.
[LOG] Overall execution time: 3673 sec real time.
Synthesis time: 3673.28 sec (Real time) / 3667.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 1332 2 52 1 1275
=====================  demo-v17_5_REAL.aag =====================
Synthesis time: 231.77 sec (Real time) / 225.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 4532.19 sec CPU time.
[LOG] Relation determinization time: 4539 sec real time.
[LOG] Final circuit size: 1480 new AND gates.
[LOG] Size before ABC: 2709 AND gates.
[LOG] Size after ABC: 1480 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4531.37/4538 sec (444.367/445 sec, 926.79/928 sec, 803.331/805 sec, 2356.88/2360 sec )
[LOG] Nr of iterations: 379 (45, 89, 71, 174 )
[LOG] Total clause computation time: 58.278/49 sec (7.25181/7.25181 sec, 12.1329/12.1329 sec, 10.6431/10.6431 sec, 28.2501/28.2501 sec )
[LOG] Total clause minimization time: 4473/4489 sec (437.095/437.095 sec, 914.637/914.637 sec, 792.667/792.667 sec, 2328.61/2328.61 sec )
[LOG] Total clause size reduction: 51000 --> 2709 (5984 --> 317, 11968 --> 713, 9520 --> 479, 23528 --> 1200 )
[LOG] Average clause size reduction: 134.565 --> 7.14776 (132.978 --> 7.04444, 134.472 --> 8.01124, 134.085 --> 6.74648, 135.218 --> 6.89655 )
[LOG] Overall execution time: 4532.2 sec CPU time.
[LOG] Overall execution time: 4539 sec real time.
Synthesis time: 4538.99 sec (Real time) / 4532.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.34 sec (Real time) / 1.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2207 3 133 1 2067
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.20314 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.196496/1 sec (0.061785/1 sec, 0.134711/0 sec )
[LOG] Nr of iterations: 17 (5, 12 )
[LOG] Total clause computation time: 0.015151/0 sec (0.007071/0.007071 sec, 0.00808/0.00808 sec )
[LOG] Total clause minimization time: 0.178864/1 sec (0.053271/0.053271 sec, 0.125593/0.125593 sec )
[LOG] Total clause size reduction: 570 --> 49 (152 --> 13, 418 --> 36 )
[LOG] Average clause size reduction: 33.5294 --> 2.88235 (30.4 --> 2.6, 34.8333 --> 3 )
[LOG] Overall execution time: 0.204844 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 264 2 36 1 225
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 4.69063 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 139 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.65423/5 sec (2.17181/2 sec, 2.48243/3 sec )
[LOG] Nr of iterations: 30 (8, 22 )
[LOG] Total clause computation time: 0.341339/0 sec (0.255618/0.255618 sec, 0.085721/0.085721 sec )
[LOG] Total clause minimization time: 4.307/5 sec (1.91291/1.91291 sec, 2.39409/2.39409 sec )
[LOG] Total clause size reduction: 1820 --> 139 (455 --> 27, 1365 --> 112 )
[LOG] Average clause size reduction: 60.6667 --> 4.63333 (56.875 --> 3.375, 62.0455 --> 5.09091 )
[LOG] Overall execution time: 4.69353 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.84 sec (Real time) / 4.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 459 2 63 1 392
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.288732 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.241275/0 sec (0.018131/0 sec, 0.117505/0 sec, 0.105639/0 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.027596/0 sec (0.012176/0.012176 sec, 0.008541/0.008541 sec, 0.006879/0.006879 sec )
[LOG] Total clause minimization time: 0.199628/0 sec (0/0 sec, 0.104931/0.104931 sec, 0.094697/0.094697 sec )
[LOG] Total clause size reduction: 196 --> 6 (0 --> 0, 98 --> 3, 98 --> 3 )
[LOG] Average clause size reduction: 39.2 --> 1.2 (0 --> 0, 49 --> 1.5, 49 --> 1.5 )
[LOG] Overall execution time: 0.29522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1110 2 96 1 1012
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 1.08656 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.90174/1 sec (0.055909/0 sec, 0.398586/0 sec, 0.447245/1 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.092581/1 sec (0.045187/0.045187 sec, 0.026275/0.026275 sec, 0.021119/0.021119 sec )
[LOG] Total clause minimization time: 0.782074/0 sec (0/0 sec, 0.364136/0.364136 sec, 0.417938/0.417938 sec )
[LOG] Total clause size reduction: 340 --> 6 (0 --> 0, 170 --> 3, 170 --> 3 )
[LOG] Average clause size reduction: 68 --> 1.2 (0 --> 0, 85 --> 1.5, 85 --> 1.5 )
[LOG] Overall execution time: 1.09974 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1869 2 168 1 1699
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.394709 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.382369/0 sec (0.066656/0 sec, 0.109569/0 sec, 0.063649/0 sec, 0.142495/0 sec )
[LOG] Nr of iterations: 11 (2, 3, 2, 4 )
[LOG] Total clause computation time: 0.025387/0 sec (0.006257/0.006257 sec, 0.006427/0.006427 sec, 0.004976/0.004976 sec, 0.007727/0.007727 sec )
[LOG] Total clause minimization time: 0.350626/0 sec (0.058439/0.058439 sec, 0.101686/0.101686 sec, 0.05722/0.05722 sec, 0.133281/0.133281 sec )
[LOG] Total clause size reduction: 420 --> 17 (60 --> 2, 120 --> 5, 60 --> 2, 180 --> 8 )
[LOG] Average clause size reduction: 38.1818 --> 1.54545 (30 --> 1, 40 --> 1.66667, 30 --> 1, 45 --> 2 )
[LOG] Overall execution time: 0.397511 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.52 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 403 4 56 1 343
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 149.315 sec CPU time.
[LOG] Relation determinization time: 150 sec real time.
[LOG] Final circuit size: 161 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 161 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 149.209/149 sec (31.4637/31 sec, 41.1555/41 sec, 34.6276/35 sec, 41.962/42 sec )
[LOG] Nr of iterations: 75 (13, 19, 14, 29 )
[LOG] Total clause computation time: 3.51897/7 sec (1.05312/1.05312 sec, 0.998766/0.998766 sec, 0.739123/0.739123 sec, 0.727964/0.727964 sec )
[LOG] Total clause minimization time: 145.67/142 sec (30.4051/30.4051 sec, 40.1517/40.1517 sec, 33.8838/33.8838 sec, 41.229/41.229 sec )
[LOG] Total clause size reduction: 7242 --> 243 (1224 --> 57, 1836 --> 72, 1326 --> 39, 2856 --> 75 )
[LOG] Average clause size reduction: 96.56 --> 3.24 (94.1538 --> 4.38462, 96.6316 --> 3.78947, 94.7143 --> 2.78571, 98.4828 --> 2.58621 )
[LOG] Overall execution time: 149.321 sec CPU time.
[LOG] Overall execution time: 150 sec real time.
Synthesis time: 149.74 sec (Real time) / 149.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 759 4 98 1 653
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 5.53463 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.44111/5 sec (5.44111/5 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.091979/0 sec (0.091979/0.091979 sec )
[LOG] Total clause minimization time: 5.3417/5 sec (5.3417/5.3417 sec )
[LOG] Total clause size reduction: 1617 --> 40 (1617 --> 40 )
[LOG] Average clause size reduction: 134.75 --> 3.33333 (134.75 --> 3.33333 )
[LOG] Overall execution time: 5.5438 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.69 sec (Real time) / 5.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1256 3 144 1 1108
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 52.8237 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 52.42/52 sec (52.42/52 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.482038/0 sec (0.482038/0.482038 sec )
[LOG] Total clause minimization time: 51.9237/52 sec (51.9237/51.9237 sec )
[LOG] Total clause size reduction: 2040 --> 35 (2040 --> 35 )
[LOG] Average clause size reduction: 226.667 --> 3.88889 (226.667 --> 3.88889 )
[LOG] Overall execution time: 52.8446 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 53.07 sec (Real time) / 52.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2118 3 252 1 1862
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022796/0 sec (0.022796/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002001/0 sec (0.002001/0.002001 sec )
[LOG] Total clause minimization time: 0.019475/0 sec (0.019475/0.019475 sec )
[LOG] Total clause size reduction: 74 --> 2 (74 --> 2 )
[LOG] Average clause size reduction: 24.6667 --> 0.666667 (24.6667 --> 0.666667 )
[LOG] Overall execution time: 0.028679 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.154037 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.138752/0 sec (0.138752/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.006197/0 sec (0.006197/0.006197 sec )
[LOG] Total clause minimization time: 0.130009/0 sec (0.130009/0.130009 sec )
[LOG] Total clause size reduction: 192 --> 10 (192 --> 10 )
[LOG] Average clause size reduction: 48 --> 2.5 (48 --> 2.5 )
[LOG] Overall execution time: 0.156867 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 441 1 63 1 376
=====================  demo-v24_2_REAL.aag =====================
Synthesis time: 6.87 sec (Real time) / 6.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  demo-v24_5_REAL.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9985.37 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 3.92021 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 172 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.88554/4 sec (1.1256/1 sec, 0.705291/1 sec, 0.771096/1 sec, 0.13181/0 sec, 0.273485/0 sec, 0.485385/1 sec, 0.149867/0 sec, 0.243012/0 sec )
[LOG] Nr of iterations: 64 (14, 12, 15, 1, 5, 11, 2, 4 )
[LOG] Total clause computation time: 0.838069/2 sec (0.20636/0.20636 sec, 0.107035/0.107035 sec, 0.202924/0.202924 sec, 0.12994/0.12994 sec, 0.02911/0.02911 sec, 0.077784/0.077784 sec, 0.042786/0.042786 sec, 0.04213/0.04213 sec )
[LOG] Total clause minimization time: 3.03116/2 sec (0.916763/0.916763 sec, 0.59639/0.59639 sec, 0.566231/0.566231 sec, 0/0 sec, 0.242425/0.242425 sec, 0.405616/0.405616 sec, 0.104851/0.104851 sec, 0.198883/0.198883 sec )
[LOG] Total clause size reduction: 2016 --> 171 (468 --> 37, 396 --> 34, 504 --> 60, 0 --> 0, 144 --> 6, 360 --> 29, 36 --> 1, 108 --> 4 )
[LOG] Average clause size reduction: 31.5 --> 2.67188 (33.4286 --> 2.64286, 33 --> 2.83333, 33.6 --> 4, 0 --> 0, 28.8 --> 1.2, 32.7273 --> 2.63636, 18 --> 0.5, 27 --> 1 )
[LOG] Overall execution time: 3.92218 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.08 sec (Real time) / 4.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 284 13 23 1 242
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 24.277 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 286 new AND gates.
[LOG] Size before ABC: 540 AND gates.
[LOG] Size after ABC: 284 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.1721/24 sec (6.90102/7 sec, 1.87178/1 sec, 1.26688/2 sec, 4.15235/4 sec, 6.22685/6 sec, 1.87736/2 sec, 0.320794/0 sec, 0.312148/1 sec, 0.570166/0 sec, 0.672777/1 sec )
[LOG] Nr of iterations: 131 (4, 3, 2, 31, 57, 18, 2, 3, 5, 6 )
[LOG] Total clause computation time: 6.42982/5 sec (4.4399/4.4399 sec, 0.726805/0.726805 sec, 0.019234/0.019234 sec, 0.425333/0.425333 sec, 0.466744/0.466744 sec, 0.177722/0.177722 sec, 0.017436/0.017436 sec, 0.046332/0.046332 sec, 0.054326/0.054326 sec, 0.055988/0.055988 sec )
[LOG] Total clause minimization time: 17.7061/19 sec (2.45737/2.45737 sec, 1.14178/1.14178 sec, 1.24471/1.24471 sec, 3.72373/3.72373 sec, 5.75629/5.75629 sec, 1.69559/1.69559 sec, 0.299567/0.299567 sec, 0.262065/0.262065 sec, 0.51204/0.51204 sec, 0.612967/0.612967 sec )
[LOG] Total clause size reduction: 5082 --> 538 (126 --> 5, 84 --> 3, 42 --> 0, 1260 --> 124, 2352 --> 317, 714 --> 74, 42 --> 0, 84 --> 2, 168 --> 6, 210 --> 7 )
[LOG] Average clause size reduction: 38.7939 --> 4.10687 (31.5 --> 1.25, 28 --> 1, 21 --> 0, 40.6452 --> 4, 41.2632 --> 5.5614, 39.6667 --> 4.11111, 21 --> 0, 28 --> 0.666667, 33.6 --> 1.2, 35 --> 1.16667 )
[LOG] Overall execution time: 24.2796 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.48 sec (Real time) / 24.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 571 15 27 1 521
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 8747.45 sec CPU time.
[LOG] Relation determinization time: 8762 sec real time.
[LOG] Final circuit size: 3972 new AND gates.
[LOG] Size before ABC: 7013 AND gates.
[LOG] Size after ABC: 3971 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8746.63/8760 sec (465.096/466 sec, 568.47/570 sec, 203.503/203 sec, 577.076/578 sec, 1244.03/1246 sec, 2295.66/2299 sec, 641.044/642 sec, 1174.13/1176 sec, 459.561/460 sec, 1118.06/1120 sec )
[LOG] Nr of iterations: 1017 (28, 56, 2, 76, 212, 393, 40, 106, 28, 76 )
[LOG] Total clause computation time: 762.7/761 sec (148.442/148.442 sec, 107.434/107.434 sec, 0.283798/0.283798 sec, 46.9181/46.9181 sec, 63.2298/63.2298 sec, 130.829/130.829 sec, 27.2407/27.2407 sec, 100.339/100.339 sec, 74.8821/74.8821 sec, 63.1012/63.1012 sec )
[LOG] Total clause minimization time: 7983.65/7998 sec (316.636/316.636 sec, 461.019/461.019 sec, 203.202/203.202 sec, 530.14/530.14 sec, 1180.78/1180.78 sec, 2164.79/2164.79 sec, 613.77/613.77 sec, 1073.76/1073.76 sec, 384.642/384.642 sec, 1054.92/1054.92 sec )
[LOG] Total clause size reduction: 48336 --> 7012 (1296 --> 128, 2640 --> 354, 48 --> 0, 3600 --> 482, 10128 --> 1693, 18816 --> 3134, 1872 --> 124, 5040 --> 590, 1296 --> 99, 3600 --> 408 )
[LOG] Average clause size reduction: 47.528 --> 6.89479 (46.2857 --> 4.57143, 47.1429 --> 6.32143, 24 --> 0, 47.3684 --> 6.34211, 47.7736 --> 7.98585, 47.8779 --> 7.97455, 46.8 --> 3.1, 47.5472 --> 5.56604, 46.2857 --> 3.53571, 47.3684 --> 5.36842 )
[LOG] Overall execution time: 8747.45 sec CPU time.
[LOG] Overall execution time: 8762 sec real time.
Synthesis time: 8762.56 sec (Real time) / 8747.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.08 sec (Real time) / 3.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.90 sec (Real time) / 49.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 4283 18 30 1 4226
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.642503 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.602873/1 sec (0.260301/1 sec, 0.342572/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.020971/0 sec (0.010081/0.010081 sec, 0.01089/0.01089 sec )
[LOG] Total clause minimization time: 0.571513/1 sec (0.244058/0.244058 sec, 0.327455/0.327455 sec )
[LOG] Total clause size reduction: 495 --> 5 (198 --> 2, 297 --> 3 )
[LOG] Average clause size reduction: 70.7143 --> 0.714286 (66 --> 0.666667, 74.25 --> 0.75 )
[LOG] Overall execution time: 0.650325 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 86.5692 sec CPU time.
[LOG] Relation determinization time: 87 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 70 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 86.2737/87 sec (27.2546/28 sec, 26.1878/26 sec, 32.8313/33 sec )
[LOG] Nr of iterations: 29 (3, 10, 16 )
[LOG] Total clause computation time: 1.15139/1 sec (0.320993/0.320993 sec, 0.506171/0.506171 sec, 0.324224/0.324224 sec )
[LOG] Total clause minimization time: 85.089/86 sec (26.9211/26.9211 sec, 25.6712/25.6712 sec, 32.4966/32.4966 sec )
[LOG] Total clause size reduction: 3744 --> 70 (288 --> 2, 1296 --> 32, 2160 --> 36 )
[LOG] Average clause size reduction: 129.103 --> 2.41379 (96 --> 0.666667, 129.6 --> 3.2, 135 --> 2.25 )
[LOG] Overall execution time: 86.5836 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 86.89 sec (Real time) / 86.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2107 4 140 1 1960
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 7.43578 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.29077/7 sec (2.27089/2 sec, 5.01987/5 sec )
[LOG] Nr of iterations: 14 (4, 10 )
[LOG] Total clause computation time: 0.19168/0 sec (0.07423/0.07423 sec, 0.11745/0.11745 sec )
[LOG] Total clause minimization time: 7.08186/7 sec (2.18705/2.18705 sec, 4.89481/4.89481 sec )
[LOG] Total clause size reduction: 1860 --> 38 (465 --> 10, 1395 --> 28 )
[LOG] Average clause size reduction: 132.857 --> 2.71429 (116.25 --> 2.5, 139.5 --> 2.8 )
[LOG] Overall execution time: 7.44924 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.60 sec (Real time) / 7.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1687 3 152 1 1531
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 461.913 sec CPU time.
[LOG] Relation determinization time: 463 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 123 AND gates.
[LOG] Size after ABC: 103 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 461.217/462 sec (113.265/113 sec, 178.788/179 sec, 169.165/170 sec )
[LOG] Nr of iterations: 46 (10, 18, 18 )
[LOG] Total clause computation time: 3.36155/4 sec (0.800461/0.800461 sec, 1.49785/1.49785 sec, 1.06324/1.06324 sec )
[LOG] Total clause minimization time: 457.798/458 sec (112.443/112.443 sec, 177.272/177.272 sec, 168.083/168.083 sec )
[LOG] Total clause size reduction: 12900 --> 123 (2700 --> 27, 5100 --> 52, 5100 --> 44 )
[LOG] Average clause size reduction: 280.435 --> 2.67391 (270 --> 2.7, 283.333 --> 2.88889, 283.333 --> 2.44444 )
[LOG] Overall execution time: 461.953 sec CPU time.
[LOG] Overall execution time: 463 sec real time.
Synthesis time: 462.88 sec (Real time) / 461.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.59 sec (Real time) / 1.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3562 4 296 1 3259
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.073699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06165/0 sec (0.06165/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.005329/0 sec (0.005329/0.005329 sec )
[LOG] Total clause minimization time: 0.053983/0 sec (0.053983/0.053983 sec )
[LOG] Total clause size reduction: 108 --> 8 (108 --> 8 )
[LOG] Average clause size reduction: 36 --> 2.66667 (36 --> 2.66667 )
[LOG] Overall execution time: 0.076348 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 351
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.304981 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.275208/0 sec (0.275208/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.017804/0 sec (0.017804/0.017804 sec )
[LOG] Total clause minimization time: 0.253972/0 sec (0.253972/0.253972 sec )
[LOG] Total clause size reduction: 213 --> 13 (213 --> 13 )
[LOG] Average clause size reduction: 53.25 --> 3.25 (53.25 --> 3.25 )
[LOG] Overall execution time: 0.308344 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 528 3 68 1 457
=====================  ltl2dba_02_1_REAL.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9983.34 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_02_2_REAL.aag =====================
Synthesis time: 10000.26 sec (Real time) / 9978.12 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.664849 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.640334/1 sec (0.640334/1 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.025116/0 sec (0.025116/0.025116 sec )
[LOG] Total clause minimization time: 0.611769/1 sec (0.611769/0.611769 sec )
[LOG] Total clause size reduction: 630 --> 27 (630 --> 27 )
[LOG] Average clause size reduction: 78.75 --> 3.375 (78.75 --> 3.375 )
[LOG] Overall execution time: 0.669177 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 582 3 87 1 491
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 1.82734 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.75744/2 sec (1.75744/2 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.096799/0 sec (0.096799/0.096799 sec )
[LOG] Total clause minimization time: 1.65538/2 sec (1.65538/1.65538 sec )
[LOG] Total clause size reduction: 595 --> 11 (595 --> 11 )
[LOG] Average clause size reduction: 99.1667 --> 1.83333 (99.1667 --> 1.83333 )
[LOG] Overall execution time: 1.83318 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.97 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 758 3 116 1 638
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.429909 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.410041/1 sec (0.410041/1 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.023531/0 sec (0.023531/0.023531 sec )
[LOG] Total clause minimization time: 0.383872/1 sec (0.383872/0.383872 sec )
[LOG] Total clause size reduction: 504 --> 23 (504 --> 23 )
[LOG] Average clause size reduction: 56 --> 2.55556 (56 --> 2.55556 )
[LOG] Overall execution time: 0.432687 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 458 3 60 1 394
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 1.06547 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.972653/1 sec (0.972653/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.154645/0 sec (0.154645/0.154645 sec )
[LOG] Total clause minimization time: 0.812376/1 sec (0.812376/0.812376 sec )
[LOG] Total clause size reduction: 184 --> 8 (184 --> 8 )
[LOG] Average clause size reduction: 61.3333 --> 2.66667 (61.3333 --> 2.66667 )
[LOG] Overall execution time: 1.07061 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.20 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 781 4 88 1 689
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 15.7169 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.5476/15 sec (15.5476/15 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.524702/0 sec (0.524702/0.524702 sec )
[LOG] Total clause minimization time: 15.0156/15 sec (15.0156/15.0156 sec )
[LOG] Total clause size reduction: 924 --> 12 (924 --> 12 )
[LOG] Average clause size reduction: 115.5 --> 1.5 (115.5 --> 1.5 )
[LOG] Overall execution time: 15.7238 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.88 sec (Real time) / 15.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 866 4 128 1 733
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 8516.66 sec CPU time.
[LOG] Relation determinization time: 8528 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8509.73/8521 sec (8509.73/8521 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 275.999/276 sec (275.999/275.999 sec )
[LOG] Total clause minimization time: 8233.68/8245 sec (8233.68/8233.68 sec )
[LOG] Total clause size reduction: 4665 --> 40 (4665 --> 40 )
[LOG] Average clause size reduction: 291.562 --> 2.5 (291.562 --> 2.5 )
[LOG] Overall execution time: 8516.7 sec CPU time.
[LOG] Overall execution time: 8528 sec real time.
Synthesis time: 8528.57 sec (Real time) / 8516.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.68 sec (Real time) / 2.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2840 7 304 1 2528
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 2.9382 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.85795/3 sec (2.85795/3 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.107835/0 sec (0.107835/0.107835 sec )
[LOG] Total clause minimization time: 2.74439/3 sec (2.74439/2.74439 sec )
[LOG] Total clause size reduction: 1356 --> 39 (1356 --> 39 )
[LOG] Average clause size reduction: 104.308 --> 3 (104.308 --> 3 )
[LOG] Overall execution time: 2.9443 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.09 sec (Real time) / 3.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 833 5 108 1 719
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013394 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009927/0 sec (0.009927/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001251/0 sec (0.001251/0.001251 sec )
[LOG] Total clause minimization time: 0.007525/0 sec (0.007525/0.007525 sec )
[LOG] Total clause size reduction: 47 --> 3 (47 --> 3 )
[LOG] Average clause size reduction: 23.5 --> 1.5 (23.5 --> 1.5 )
[LOG] Overall execution time: 0.015138 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.038806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029827/0 sec (0.029827/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003348/0 sec (0.003348/0.003348 sec )
[LOG] Total clause minimization time: 0.02452/0 sec (0.02452/0.02452 sec )
[LOG] Total clause size reduction: 54 --> 3 (54 --> 3 )
[LOG] Average clause size reduction: 27 --> 1.5 (27 --> 1.5 )
[LOG] Overall execution time: 0.041066 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 343 2 52 1 289
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 20.1513 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.9206/20 sec (19.9206/20 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.442268/1 sec (0.442268/0.442268 sec )
[LOG] Total clause minimization time: 19.4691/19 sec (19.4691/19.4691 sec )
[LOG] Total clause size reduction: 826 --> 64 (826 --> 64 )
[LOG] Average clause size reduction: 103.25 --> 8 (103.25 --> 8 )
[LOG] Overall execution time: 20.159 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.33 sec (Real time) / 20.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1088 2 116 1 969
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.53915 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.48397/2 sec (1.48397/2 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.064028/0 sec (0.064028/0.064028 sec )
[LOG] Total clause minimization time: 1.41577/2 sec (1.41577/1.41577 sec )
[LOG] Total clause size reduction: 490 --> 36 (490 --> 36 )
[LOG] Average clause size reduction: 61.25 --> 4.5 (61.25 --> 4.5 )
[LOG] Overall execution time: 1.54297 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.68 sec (Real time) / 1.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 541 2 68 1 470
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.416193 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.352336/1 sec (0.352336/1 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.030337/0 sec (0.030337/0.030337 sec )
[LOG] Total clause minimization time: 0.316395/1 sec (0.316395/0.316395 sec )
[LOG] Total clause size reduction: 333 --> 4 (333 --> 4 )
[LOG] Average clause size reduction: 83.25 --> 1 (83.25 --> 1 )
[LOG] Overall execution time: 0.422365 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 917 3 108 1 805
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.206286 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.185888/0 sec (0.185888/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.014139/0 sec (0.014139/0.014139 sec )
[LOG] Total clause minimization time: 0.169115/0 sec (0.169115/0.169115 sec )
[LOG] Total clause size reduction: 189 --> 7 (189 --> 7 )
[LOG] Average clause size reduction: 47.25 --> 1.75 (47.25 --> 1.75 )
[LOG] Overall execution time: 0.20915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 433 3 60 1 369
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 1.77891 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.71249/1 sec (1.71249/1 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.064008/0 sec (0.064008/0.064008 sec )
[LOG] Total clause minimization time: 1.64245/1 sec (1.64245/1.64245 sec )
[LOG] Total clause size reduction: 980 --> 56 (980 --> 56 )
[LOG] Average clause size reduction: 89.0909 --> 5.09091 (89.0909 --> 5.09091 )
[LOG] Overall execution time: 1.7849 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.92 sec (Real time) / 1.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 981 2 96 1 882
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 105.032 sec CPU time.
[LOG] Relation determinization time: 105 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 104.422/105 sec (104.422/105 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 3.12609/4 sec (3.12609/3.12609 sec )
[LOG] Total clause minimization time: 101.281/101 sec (101.281/101.281 sec )
[LOG] Total clause size reduction: 1140 --> 49 (1140 --> 49 )
[LOG] Average clause size reduction: 162.857 --> 7 (162.857 --> 7 )
[LOG] Overall execution time: 105.047 sec CPU time.
[LOG] Overall execution time: 105 sec real time.
Synthesis time: 105.32 sec (Real time) / 105.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1689 2 188 1 1498
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 2.5865 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.48326/2 sec (2.48326/2 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.100278/0 sec (0.100278/0.100278 sec )
[LOG] Total clause minimization time: 2.37624/2 sec (2.37624/2.37624 sec )
[LOG] Total clause size reduction: 749 --> 39 (749 --> 39 )
[LOG] Average clause size reduction: 93.625 --> 4.875 (93.625 --> 4.875 )
[LOG] Overall execution time: 2.59347 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.73 sec (Real time) / 2.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1094 3 104 1 986
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 10.6786 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.5142/11 sec (10.5142/11 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.551885/1 sec (0.551885/0.551885 sec )
[LOG] Total clause minimization time: 9.95492/10 sec (9.95492/9.95492 sec )
[LOG] Total clause size reduction: 536 --> 10 (536 --> 10 )
[LOG] Average clause size reduction: 107.2 --> 2 (107.2 --> 2 )
[LOG] Overall execution time: 10.6858 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.84 sec (Real time) / 10.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 804 2 132 1 669
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 9.42344 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.27384/9 sec (9.27384/9 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.296257/1 sec (0.296257/0.296257 sec )
[LOG] Total clause minimization time: 8.9693/8 sec (8.9693/8.9693 sec )
[LOG] Total clause size reduction: 1680 --> 100 (1680 --> 100 )
[LOG] Average clause size reduction: 105 --> 6.25 (105 --> 6.25 )
[LOG] Overall execution time: 9.43096 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.59 sec (Real time) / 9.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1248 4 108 1 1135
=====================  ltl2dpa_01_2_REAL.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9979.35 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.481116 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.467458/1 sec (0.219361/0 sec, 0.248097/1 sec )
[LOG] Nr of iterations: 13 (5, 8 )
[LOG] Total clause computation time: 0.026119/0 sec (0.012795/0.012795 sec, 0.013324/0.013324 sec )
[LOG] Total clause minimization time: 0.437064/1 sec (0.204009/0.204009 sec, 0.233055/0.233055 sec )
[LOG] Total clause size reduction: 682 --> 28 (248 --> 10, 434 --> 18 )
[LOG] Average clause size reduction: 52.4615 --> 2.15385 (49.6 --> 2, 54.25 --> 2.25 )
[LOG] Overall execution time: 0.48397 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 400 2 60 1 338
=====================  ltl2dpa_03_2_REAL.aag =====================
Synthesis time: 10000.24 sec (Real time) / 9989.11 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.181415 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.173555/0 sec (0.057717/0 sec, 0.115838/0 sec )
[LOG] Nr of iterations: 13 (4, 9 )
[LOG] Total clause computation time: 0.014368/0 sec (0.007408/0.007408 sec, 0.00696/0.00696 sec )
[LOG] Total clause minimization time: 0.156139/0 sec (0.048455/0.048455 sec, 0.107684/0.107684 sec )
[LOG] Total clause size reduction: 550 --> 25 (150 --> 10, 400 --> 15 )
[LOG] Average clause size reduction: 42.3077 --> 1.92308 (37.5 --> 2.5, 44.4444 --> 1.66667 )
[LOG] Overall execution time: 0.183728 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 298 2 48 1 247
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040731 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035971/0 sec (0.014749/0 sec, 0.021222/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.004517/0 sec (0.002327/0.002327 sec, 0.00219/0.00219 sec )
[LOG] Total clause minimization time: 0.029094/0 sec (0.011059/0.011059 sec, 0.018035/0.018035 sec )
[LOG] Total clause size reduction: 162 --> 4 (54 --> 2, 108 --> 2 )
[LOG] Average clause size reduction: 32.4 --> 0.8 (27 --> 1, 36 --> 0.666667 )
[LOG] Overall execution time: 0.04278 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.125383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.118945/0 sec (0.032806/0 sec, 0.086139/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.00984/0 sec (0.003549/0.003549 sec, 0.006291/0.006291 sec )
[LOG] Total clause minimization time: 0.106689/0 sec (0.027853/0.027853 sec, 0.078836/0.078836 sec )
[LOG] Total clause size reduction: 376 --> 17 (94 --> 5, 282 --> 12 )
[LOG] Average clause size reduction: 37.6 --> 1.7 (31.3333 --> 1.66667, 40.2857 --> 1.71429 )
[LOG] Overall execution time: 0.127229 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 196
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.272801 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.259643/1 sec (0.10679/0 sec, 0.152853/1 sec )
[LOG] Nr of iterations: 8 (3, 5 )
[LOG] Total clause computation time: 0.019694/0 sec (0.010812/0.010812 sec, 0.008882/0.008882 sec )
[LOG] Total clause minimization time: 0.236123/1 sec (0.093718/0.093718 sec, 0.142405/0.142405 sec )
[LOG] Total clause size reduction: 378 --> 13 (126 --> 7, 252 --> 6 )
[LOG] Average clause size reduction: 47.25 --> 1.625 (42 --> 2.33333, 50.4 --> 1.2 )
[LOG] Overall execution time: 0.275458 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 395 3 60 1 331
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 1.34228 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 80 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.3225/1 sec (0.798008/1 sec, 0.524496/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.054435/0 sec (0.028346/0.028346 sec, 0.026089/0.026089 sec )
[LOG] Total clause minimization time: 1.26339/1 sec (0.766956/0.766956 sec, 0.496439/0.496439 sec )
[LOG] Total clause size reduction: 1470 --> 80 (770 --> 59, 700 --> 21 )
[LOG] Average clause size reduction: 63.913 --> 3.47826 (64.1667 --> 4.91667, 63.6364 --> 1.90909 )
[LOG] Overall execution time: 1.34513 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.48 sec (Real time) / 1.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 451 2 68 1 380
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.495528 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.480726/1 sec (0.310413/1 sec, 0.170313/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.032934/0 sec (0.022592/0.022592 sec, 0.010342/0.010342 sec )
[LOG] Total clause minimization time: 0.443753/1 sec (0.285465/0.285465 sec, 0.158288/0.158288 sec )
[LOG] Total clause size reduction: 630 --> 27 (378 --> 17, 252 --> 10 )
[LOG] Average clause size reduction: 52.5 --> 2.25 (54 --> 2.42857, 50.4 --> 2 )
[LOG] Overall execution time: 0.498168 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 409 3 60 1 344
=====================  ltl2dpa_10_2_REAL.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9979.12 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 1.1616 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.14397/1 sec (0.353325/1 sec, 0.79064/0 sec )
[LOG] Nr of iterations: 28 (5, 23 )
[LOG] Total clause computation time: 0.050387/0 sec (0.017939/0.017939 sec, 0.032448/0.032448 sec )
[LOG] Total clause minimization time: 1.08897/1 sec (0.33273/0.33273 sec, 0.756239/0.756239 sec )
[LOG] Total clause size reduction: 1846 --> 74 (284 --> 23, 1562 --> 51 )
[LOG] Average clause size reduction: 65.9286 --> 2.64286 (56.8 --> 4.6, 67.913 --> 2.21739 )
[LOG] Overall execution time: 1.16469 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.30 sec (Real time) / 1.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 435 3 68 1 362
=====================  ltl2dpa_12_2_REAL.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9982.06 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 2602.48 sec CPU time.
[LOG] Relation determinization time: 2609 sec real time.
[LOG] Final circuit size: 579 new AND gates.
[LOG] Size before ABC: 1205 AND gates.
[LOG] Size after ABC: 579 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2601.42/2608 sec (200.792/201 sec, 196.037/197 sec, 2204.59/2210 sec )
[LOG] Nr of iterations: 221 (11, 12, 198 )
[LOG] Total clause computation time: 23.7867/23 sec (1.01621/1.01621 sec, 1.72437/1.72437 sec, 21.0461/21.0461 sec )
[LOG] Total clause minimization time: 2577.56/2585 sec (199.752/199.752 sec, 194.29/194.29 sec, 2183.51/2183.51 sec )
[LOG] Total clause size reduction: 82404 --> 1205 (3780 --> 29, 4158 --> 58, 74466 --> 1118 )
[LOG] Average clause size reduction: 372.869 --> 5.45249 (343.636 --> 2.63636, 346.5 --> 4.83333, 376.091 --> 5.64646 )
[LOG] Overall execution time: 2602.52 sec CPU time.
[LOG] Overall execution time: 2609 sec real time.
Synthesis time: 2609.86 sec (Real time) / 2602.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.18 sec (Real time) / 2.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3430 2 376 1 3049
=====================  ltl2dpa_14_2_REAL.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9972.06 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.780276 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.762403/0 sec (0.386718/0 sec, 0.375685/0 sec )
[LOG] Nr of iterations: 17 (6, 11 )
[LOG] Total clause computation time: 0.044019/0 sec (0.01901/0.01901 sec, 0.025009/0.025009 sec )
[LOG] Total clause minimization time: 0.71351/0 sec (0.364897/0.364897 sec, 0.348613/0.348613 sec )
[LOG] Total clause size reduction: 1050 --> 43 (350 --> 18, 700 --> 25 )
[LOG] Average clause size reduction: 61.7647 --> 2.52941 (58.3333 --> 3, 63.6364 --> 2.27273 )
[LOG] Overall execution time: 0.783781 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 419 2 68 1 348
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 6.14272 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.0927/6 sec (4.46763/4 sec, 1.62507/2 sec )
[LOG] Nr of iterations: 16 (8, 8 )
[LOG] Total clause computation time: 0.15916/0 sec (0.080388/0.080388 sec, 0.078772/0.078772 sec )
[LOG] Total clause minimization time: 5.92514/6 sec (4.38265/4.38265 sec, 1.54249/1.54249 sec )
[LOG] Total clause size reduction: 1204 --> 44 (602 --> 32, 602 --> 12 )
[LOG] Average clause size reduction: 75.25 --> 2.75 (75.25 --> 4, 75.25 --> 1.5 )
[LOG] Overall execution time: 6.14744 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.31 sec (Real time) / 6.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 628 3 84 1 540
=====================  ltl2dpa_17_2_REAL.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9970.40 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_18_2_REAL.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9971.97 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 1053.09 sec CPU time.
[LOG] Relation determinization time: 1056 sec real time.
[LOG] Final circuit size: 212 new AND gates.
[LOG] Size before ABC: 291 AND gates.
[LOG] Size after ABC: 210 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1052.02/1055 sec (207.661/209 sec, 303.579/304 sec, 129.309/130 sec, 260.139/260 sec, 151.329/152 sec )
[LOG] Nr of iterations: 79 (2, 31, 2, 34, 10 )
[LOG] Total clause computation time: 120.545/128 sec (1.52823/1.52823 sec, 60.5779/60.5779 sec, 1.45242/1.45242 sec, 33.1494/33.1494 sec, 23.8369/23.8369 sec )
[LOG] Total clause minimization time: 931.326/926 sec (206.101/206.101 sec, 242.972/242.972 sec, 127.829/127.829 sec, 226.961/226.961 sec, 127.463/127.463 sec )
[LOG] Total clause size reduction: 2294 --> 289 (31 --> 0, 930 --> 127, 31 --> 0, 1023 --> 145, 279 --> 17 )
[LOG] Average clause size reduction: 29.038 --> 3.65823 (15.5 --> 0, 30 --> 4.09677, 15.5 --> 0, 30.0882 --> 4.26471, 27.9 --> 1.7 )
[LOG] Overall execution time: 1053.1 sec CPU time.
[LOG] Overall execution time: 1056 sec real time.
Synthesis time: 1055.96 sec (Real time) / 1052.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.14 sec (Real time) / 4.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 552 12 19 1 518
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 378.32 sec (Real time) / 371.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_a8y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9975.16 sec (User CPU time)
Timeout: 1
=====================  driver_b8y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9971.82 sec (User CPU time)
Timeout: 1
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 15.613 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.544/16 sec (2.79219/3 sec, 6.99038/7 sec, 3.38198/3 sec, 1.08861/1 sec, 0.419193/1 sec, 0.209216/0 sec, 0.112414/0 sec, 0.063301/0 sec, 0.064537/0 sec, 0.062713/0 sec, 0.062831/0 sec, 0.038797/1 sec, 0.028445/0 sec, 0.018177/0 sec, 0.017482/0 sec, 0.016339/0 sec, 0.018267/0 sec, 0.016517/0 sec, 0.015944/0 sec, 0.029031/0 sec, 0.024603/0 sec, 0.012996/0 sec, 0.03852/0 sec, 0.021516/0 sec )
[LOG] Nr of iterations: 34 (1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 4, 2 )
[LOG] Total clause computation time: 7.37501/9 sec (2.78847/2.78847 sec, 2.07483/2.07483 sec, 1.00777/1.00777 sec, 0.350012/0.350012 sec, 0.416386/0.416386 sec, 0.206431/0.206431 sec, 0.109615/0.109615 sec, 0.060598/0.060598 sec, 0.061758/0.061758 sec, 0.060078/0.060078 sec, 0.060078/0.060078 sec, 0.036093/0.036093 sec, 0.025482/0.025482 sec, 0.015428/0.015428 sec, 0.014664/0.014664 sec, 0.013474/0.013474 sec, 0.015442/0.015442 sec, 0.013704/0.013704 sec, 0.013267/0.013267 sec, 0.008987/0.008987 sec, 0.0046/0.0046 sec, 0.003772/0.003772 sec, 0.008813/0.008813 sec, 0.005268/0.005268 sec )
[LOG] Total clause minimization time: 8.10066/7 sec (0/0 sec, 4.91249/4.91249 sec, 2.3712/2.3712 sec, 0.73574/0.73574 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017229/0.017229 sec, 0.017329/0.017329 sec, 0.006367/0.006367 sec, 0.02687/0.02687 sec, 0.01344/0.01344 sec )
[LOG] Total clause size reduction: 1080 --> 13 (0 --> 0, 108 --> 0, 108 --> 0, 108 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 108 --> 3, 108 --> 1, 108 --> 0, 324 --> 7, 108 --> 1 )
[LOG] Average clause size reduction: 31.7647 --> 0.382353 (0 --> 0, 54 --> 0, 54 --> 0, 54 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 54 --> 1.5, 54 --> 0.5, 54 --> 0, 81 --> 1.75, 54 --> 0.5 )
[LOG] Overall execution time: 15.6186 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.81 sec (Real time) / 15.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 728 28 80 1 619
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 11.1287 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.0794/11 sec (1.09946/1 sec, 5.38621/6 sec, 2.6338/2 sec, 0.967826/1 sec, 0.324141/1 sec, 0.161754/0 sec, 0.085495/0 sec, 0.049114/0 sec, 0.049225/0 sec, 0.048603/0 sec, 0.047694/0 sec, 0.03005/0 sec, 0.021297/0 sec, 0.01355/0 sec, 0.013003/0 sec, 0.011963/0 sec, 0.013513/0 sec, 0.012504/0 sec, 0.012311/0 sec, 0.022427/0 sec, 0.018573/0 sec, 0.009926/0 sec, 0.029797/0 sec, 0.017149/0 sec )
[LOG] Nr of iterations: 34 (1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 4, 2 )
[LOG] Total clause computation time: 4.66924/5 sec (1.0966/1.0966 sec, 1.62328/1.62328 sec, 0.791018/0.791018 sec, 0.271119/0.271119 sec, 0.322079/0.322079 sec, 0.159705/0.159705 sec, 0.083461/0.083461 sec, 0.047079/0.047079 sec, 0.047182/0.047182 sec, 0.046512/0.046512 sec, 0.045679/0.045679 sec, 0.028012/0.028012 sec, 0.019207/0.019207 sec, 0.011498/0.011498 sec, 0.010905/0.010905 sec, 0.009913/0.009913 sec, 0.011399/0.011399 sec, 0.010435/0.010435 sec, 0.010218/0.010218 sec, 0.006962/0.006962 sec, 0.003451/0.003451 sec, 0.002828/0.002828 sec, 0.006788/0.006788 sec, 0.003908/0.003908 sec )
[LOG] Total clause minimization time: 6.35906/6 sec (0/0 sec, 3.76064/3.76064 sec, 1.8406/1.8406 sec, 0.694596/0.694596 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01331/0.01331 sec, 0.012985/0.012985 sec, 0.005012/0.005012 sec, 0.020912/0.020912 sec, 0.011006/0.011006 sec )
[LOG] Total clause size reduction: 720 --> 13 (0 --> 0, 72 --> 0, 72 --> 0, 72 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 3, 72 --> 1, 72 --> 0, 216 --> 7, 72 --> 1 )
[LOG] Average clause size reduction: 21.1765 --> 0.382353 (0 --> 0, 36 --> 0, 36 --> 0, 36 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 1.5, 36 --> 0.5, 36 --> 0, 54 --> 1.75, 36 --> 0.5 )
[LOG] Overall execution time: 11.1329 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.31 sec (Real time) / 11.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 544 16 56 1 471
