Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr 27 18:01:52 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mainBus_timing_summary_routed.rpt -rpx mainBus_timing_summary_routed.rpx
| Design       : mainBus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: startProc (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MasterInterfaceSwitch/htrans_reg/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ProcessorMaster/haddr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: flagStart_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.665     -374.695                     33                 1953        0.121        0.000                      0                 1953        4.500        0.000                       0                   903  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.665     -374.695                     33                 1953        0.121        0.000                      0                 1953        4.500        0.000                       0                   903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -11.665ns,  Total Violation     -374.695ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.665ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.177ns  (logic 10.544ns (49.790%)  route 10.633ns (50.210%))
  Logic Levels:           33  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  counter_reg[5]/Q
                         net (fo=14, routed)          0.920     6.523    counter_reg[5]
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  counter[0]_i_248/O
                         net (fo=1, routed)           0.000     6.647    counter[0]_i_248_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.045 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.045    counter_reg[0]_i_198_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.159    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.273    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.479    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.603 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.705    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.829 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.829    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.379 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.379    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.493    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.806 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.442    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.748 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.280    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.830 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.830    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.069 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.722    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.023 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.347    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.745 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.745    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.984 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.492    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.794 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.794    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.344 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.344    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.566 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.108    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.407 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.407    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.957 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.957    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.291 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.092    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.395 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.395    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.908 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.908    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.127 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.612    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.364 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.051    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.380 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.380    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.930 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.930    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.044 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.044    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.357 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.937    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.243 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.394    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.518 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.296    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.420 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.843    26.262    tmpDispClk
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -26.262    
  -------------------------------------------------------------------
                         slack                                -11.665    

Slack (VIOLATED) :        -11.665ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.177ns  (logic 10.544ns (49.790%)  route 10.633ns (50.210%))
  Logic Levels:           33  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  counter_reg[5]/Q
                         net (fo=14, routed)          0.920     6.523    counter_reg[5]
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  counter[0]_i_248/O
                         net (fo=1, routed)           0.000     6.647    counter[0]_i_248_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.045 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.045    counter_reg[0]_i_198_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.159    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.273    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.479    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.603 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.705    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.829 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.829    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.379 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.379    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.493    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.806 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.442    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.748 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.280    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.830 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.830    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.069 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.722    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.023 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.347    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.745 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.745    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.984 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.492    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.794 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.794    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.344 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.344    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.566 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.108    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.407 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.407    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.957 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.957    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.291 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.092    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.395 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.395    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.908 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.908    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.127 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.612    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.364 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.051    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.380 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.380    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.930 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.930    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.044 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.044    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.357 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.937    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.243 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.394    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.518 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.296    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.420 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.843    26.262    tmpDispClk
    SLICE_X37Y43         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -26.262    
  -------------------------------------------------------------------
                         slack                                -11.665    

Slack (VIOLATED) :        -11.585ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.094ns  (logic 10.520ns (49.872%)  route 10.574ns (50.128%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.745    26.180    tmpDispClk
    SLICE_X37Y40         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -26.180    
  -------------------------------------------------------------------
                         slack                                -11.585    

Slack (VIOLATED) :        -11.585ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.094ns  (logic 10.520ns (49.872%)  route 10.574ns (50.128%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.745    26.180    tmpDispClk
    SLICE_X37Y40         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -26.180    
  -------------------------------------------------------------------
                         slack                                -11.585    

Slack (VIOLATED) :        -11.549ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.058ns  (logic 10.520ns (49.957%)  route 10.538ns (50.043%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.709    26.145    tmpDispClk
    SLICE_X36Y42         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -26.145    
  -------------------------------------------------------------------
                         slack                                -11.549    

Slack (VIOLATED) :        -11.549ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.058ns  (logic 10.520ns (49.957%)  route 10.538ns (50.043%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.709    26.145    tmpDispClk
    SLICE_X36Y42         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -26.145    
  -------------------------------------------------------------------
                         slack                                -11.549    

Slack (VIOLATED) :        -11.549ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.058ns  (logic 10.520ns (49.957%)  route 10.538ns (50.043%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.709    26.145    tmpDispClk
    SLICE_X36Y42         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -26.145    
  -------------------------------------------------------------------
                         slack                                -11.549    

Slack (VIOLATED) :        -11.544ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.054ns  (logic 10.520ns (49.967%)  route 10.534ns (50.033%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.704    26.140    tmpDispClk
    SLICE_X37Y42         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -26.140    
  -------------------------------------------------------------------
                         slack                                -11.544    

Slack (VIOLATED) :        -11.527ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.036ns  (logic 10.520ns (50.009%)  route 10.516ns (49.991%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.687    26.122    tmpDispClk
    SLICE_X39Y40         FDSE                                         r  counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X39Y40         FDSE                                         r  counter_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y40         FDSE (Setup_fdse_C_S)       -0.429    14.595    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -26.122    
  -------------------------------------------------------------------
                         slack                                -11.527    

Slack (VIOLATED) :        -11.433ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.943ns  (logic 10.520ns (50.232%)  route 10.423ns (49.768%))
  Logic Levels:           32  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[11]/Q
                         net (fo=14, routed)          0.959     6.501    counter_reg[11]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  counter[0]_i_205/O
                         net (fo=1, routed)           0.000     6.625    counter[0]_i_205_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.175    counter_reg[0]_i_163_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.289    counter_reg[0]_i_115_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  counter_reg[0]_i_103/CO[3]
                         net (fo=223, routed)         1.092     8.495    tmpDispClk7
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.619 r  counter[0]_i_560/O
                         net (fo=15, routed)          1.102     9.721    tmpDispClk5[4]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  counter[0]_i_578/O
                         net (fo=1, routed)           0.000     9.845    counter[0]_i_578_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.395    counter_reg[0]_i_535_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.509    counter_reg[0]_i_562_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  counter_reg[0]_i_520/O[3]
                         net (fo=3, routed)           0.637    11.459    counter_reg[0]_i_520_n_4
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  counter[0]_i_460/O
                         net (fo=1, routed)           0.531    12.296    counter[0]_i_460_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.846 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.846    counter_reg[0]_i_387_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  counter_reg[0]_i_313/O[2]
                         net (fo=3, routed)           0.653    13.738    counter_reg[0]_i_313_n_5
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.301    14.039 r  counter[0]_i_233/O
                         net (fo=1, routed)           0.324    14.363    counter[0]_i_233_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.761 r  counter_reg[0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.761    counter_reg[0]_i_185_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.000 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.508    15.508    counter_reg[0]_i_153_n_5
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.302    15.810 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    15.810    counter[0]_i_160_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.360 r  counter_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.360    counter_reg[0]_i_111_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.582 r  counter_reg[0]_i_184/O[0]
                         net (fo=1, routed)           0.542    17.124    counter_reg[0]_i_184_n_7
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.299    17.423 r  counter[0]_i_156/O
                         net (fo=1, routed)           0.000    17.423    counter[0]_i_156_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.973 r  counter_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.973    counter_reg[0]_i_110_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.307 r  counter_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.801    19.108    counter_reg[0]_i_107_n_6
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.303    19.411 r  counter[0]_i_64/O
                         net (fo=1, routed)           0.000    19.411    counter[0]_i_64_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.924 r  counter_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.924    counter_reg[0]_i_30_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.143 r  counter_reg[0]_i_102/O[0]
                         net (fo=4, routed)           0.485    20.628    counter_reg[0]_i_102_n_7
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.752    21.380 r  counter_reg[0]_i_32/CO[1]
                         net (fo=27, routed)          0.686    22.067    counter_reg[0]_i_32_n_2
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.329    22.396 r  counter[0]_i_25/O
                         net (fo=1, routed)           0.000    22.396    counter[0]_i_25_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.946 r  counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.946    counter_reg[0]_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.060    counter_reg[0]_i_28_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.373 f  counter_reg[0]_i_18/O[3]
                         net (fo=1, routed)           0.580    23.953    data0[16]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.306    24.259 f  counter[0]_i_29/O
                         net (fo=1, routed)           0.151    24.410    counter[0]_i_29_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    24.534 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.778    25.312    counter[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.436 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.593    26.029    tmpDispClk
    SLICE_X39Y41         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -26.029    
  -------------------------------------------------------------------
                         slack                                -11.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.649%)  route 0.179ns (58.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.450    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  MemorySlave/MemInputAd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  MemorySlave/MemInputAd_reg[3]/Q
                         net (fo=2, routed)           0.179     1.757    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.637    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.459%)  route 0.226ns (61.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  MemorySlave/MemInputAd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[4]/Q
                         net (fo=2, routed)           0.226     1.816    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.691    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.460%)  route 0.226ns (61.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.450    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  MemorySlave/MemInputAd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  MemorySlave/MemInputAd_reg[2]/Q
                         net (fo=2, routed)           0.226     1.817    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.691    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.155%)  route 0.229ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  MemorySlave/MemInputAd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[12]/Q
                         net (fo=2, routed)           0.229     1.819    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.691    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.104%)  route 0.229ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y4          FDSE                                         r  MemorySlave/MemInputAd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDSE (Prop_fdse_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[5]/Q
                         net (fo=2, routed)           0.229     1.819    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.949%)  route 0.231ns (62.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y4          FDSE                                         r  MemorySlave/MemInputAd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDSE (Prop_fdse_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[11]/Q
                         net (fo=2, routed)           0.231     1.821    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.691    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.728%)  route 0.233ns (62.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.450    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y2          FDSE                                         r  MemorySlave/MemInputAd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDSE (Prop_fdse_C_Q)         0.141     1.591 r  MemorySlave/MemInputAd_reg[10]/Q
                         net (fo=2, routed)           0.233     1.824    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.691    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MemorySlave/dataToReturn_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/dataout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.164ns (9.983%)  route 1.479ns (90.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  MemorySlave/dataToReturn_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  MemorySlave/dataToReturn_reg[30]/Q
                         net (fo=1, routed)           1.479     3.092    ProcessorMaster/hrdata[30]
    SLICE_X49Y11         FDRE                                         r  ProcessorMaster/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.341     1.755    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.811 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     2.111    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     2.224 r  procClk_BUFG_inst/O
                         net (fo=87, routed)          0.834     3.057    ProcessorMaster/procClk_BUFG
    SLICE_X49Y11         FDRE                                         r  ProcessorMaster/dataout_reg[30]/C
                         clock pessimism             -0.188     2.870    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.070     2.940    ProcessorMaster/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.751%)  route 0.230ns (64.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y4          FDSE                                         r  MemorySlave/MemInputAd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDSE (Prop_fdse_C_Q)         0.128     1.577 r  MemorySlave/MemInputAd_reg[7]/Q
                         net (fo=2, routed)           0.230     1.807    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.637    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.157%)  route 0.236ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.450    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y2          FDSE                                         r  MemorySlave/MemInputAd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDSE (Prop_fdse_C_Q)         0.128     1.578 r  MemorySlave/MemInputAd_reg[9]/Q
                         net (fo=2, routed)           0.236     1.814    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     1.638    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clockDisp_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  procClk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  registers_reg[15][31]_i_4/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y16   MasterInterfaceSwitch/htrans_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y11   MasterInterfaceSwitch/hwdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16   MasterInterfaceSwitch/htrans_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y22   MasterInterfaceSwitch/hwdata_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16   MasterInterfaceSwitch/hwrite_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16   MasterInterfaceSwitch/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16   MasterInterfaceSwitch/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y11   MemorySlave/MR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y11   MemorySlave/MR_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y11   MemorySlave/MW_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y11   MemorySlave/MW_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4    MemorySlave/MemInputAd_reg[11]/C



