\hypertarget{sys__core_8h}{}\section{generated\+\_\+launchpad/include/sys\+\_\+core.h File Reference}
\label{sys__core_8h}\index{generated\+\_\+launchpad/include/sys\+\_\+core.\+h@{generated\+\_\+launchpad/include/sys\+\_\+core.\+h}}


System Core Header File.  


{\ttfamily \#include \char`\"{}sys\+\_\+common.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sys__core_8h_ad7459d992fb4a93e1a27b32efa0a3ae9}{U\+S\+E\+R\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}~0x00000300U
\begin{DoxyCompactList}\small\item\em U\+S\+ER Mode Stack length (in bytes) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sys__core_8h_af7f8b8522d66ed4c88bea8794b7c4722}{S\+V\+C\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}~0x00000100U
\begin{DoxyCompactList}\small\item\em S\+VC Mode Stack length (in bytes) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sys__core_8h_aeaba33fdbc02c73828ea33ac17045e91}{F\+I\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}~0x00000100U
\begin{DoxyCompactList}\small\item\em F\+IQ Mode Stack length (in bytes) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sys__core_8h_a550815ce1edcfbf841a47cfee2dccf42}{I\+R\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}~0x00000100U
\begin{DoxyCompactList}\small\item\em I\+RQ Mode Stack length (in bytes) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sys__core_8h_ab23f4a0885c00185030f6c71460249c1}{A\+B\+O\+R\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}~0x00000100U
\begin{DoxyCompactList}\small\item\em A\+B\+O\+RT Mode Stack length (in bytes) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sys__core_8h_afa8492366c021ada12ea09f5ce86f831}{U\+N\+D\+E\+F\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}~0x00000100U
\begin{DoxyCompactList}\small\item\em U\+N\+D\+EF Mode Stack length (in bytes) \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{sys__core_8h_ace84e011af7f2ca1ec1b090daf07ff80}\label{sys__core_8h_ace84e011af7f2ca1ec1b090daf07ff80}} 
void \mbox{\hyperlink{sys__core_8h_ace84e011af7f2ca1ec1b090daf07ff80}{\+\_\+core\+Init\+Registers\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Initialize Core register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a0d1ff5263e206536a363a3aa822629dc}\label{sys__core_8h_a0d1ff5263e206536a363a3aa822629dc}} 
void \mbox{\hyperlink{sys__core_8h_a0d1ff5263e206536a363a3aa822629dc}{\+\_\+core\+Init\+Stack\+Pointer\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Initialize Core stack pointer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a279a170e08931509b2d62848fda3eacd}\label{sys__core_8h_a279a170e08931509b2d62848fda3eacd}} 
uint32 \mbox{\hyperlink{sys__core_8h_a279a170e08931509b2d62848fda3eacd}{\+\_\+get\+C\+P\+S\+R\+Value\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Get C\+P\+SR Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a9ac3ba78e1c8af4d0b6a5381b11858b2}\label{sys__core_8h_a9ac3ba78e1c8af4d0b6a5381b11858b2}} 
void \mbox{\hyperlink{sys__core_8h_a9ac3ba78e1c8af4d0b6a5381b11858b2}{\+\_\+goto\+C\+P\+U\+Idle\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Take C\+PU to Idle state. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_acb52868522528dab172c3c1e3286fbc3}\label{sys__core_8h_acb52868522528dab172c3c1e3286fbc3}} 
void \mbox{\hyperlink{sys__core_8h_acb52868522528dab172c3c1e3286fbc3}{\+\_\+core\+Enable\+Irq\+Vic\+Offset\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Enable Irq offset propagation via Vic controller. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_ae13f9a9ccf77dd1cecc67f03d271a537}\label{sys__core_8h_ae13f9a9ccf77dd1cecc67f03d271a537}} 
void \mbox{\hyperlink{sys__core_8h_ae13f9a9ccf77dd1cecc67f03d271a537}{\+\_\+core\+Enable\+Vfp\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Enable vector floating point unit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_a1e087d887d4b7158cac63c2b7e3b2c7d}{\+\_\+core\+Enable\+Event\+Bus\+Export\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Enable event bus export for external monitoring modules. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_aefcf37b494b9f7dad1937e1291ce91e3}{\+\_\+core\+Disable\+Event\+Bus\+Export\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Disable event bus export for external monitoring modules. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_a058f0ace94e7ff9afbd9590568a3da99}{\+\_\+core\+Enable\+Ram\+Ecc\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Enable external ecc error for R\+AM odd and even bank. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a099bf5e5169755b08ae68126dec3172e}\label{sys__core_8h_a099bf5e5169755b08ae68126dec3172e}} 
void \mbox{\hyperlink{sys__core_8h_a099bf5e5169755b08ae68126dec3172e}{\+\_\+core\+Disable\+Ram\+Ecc\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Disable external ecc error for R\+AM odd and even bank. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_af15d067f037762a1689da3e8c852ded8}{\+\_\+core\+Enable\+Flash\+Ecc\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Enable external ecc error for the Flash. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_aa45114f6b771649caedd4468733fd903}\label{sys__core_8h_aa45114f6b771649caedd4468733fd903}} 
void \mbox{\hyperlink{sys__core_8h_aa45114f6b771649caedd4468733fd903}{\+\_\+core\+Disable\+Flash\+Ecc\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Disable external ecc error for the Flash. \end{DoxyCompactList}\item 
uint32 \mbox{\hyperlink{sys__core_8h_a381fac5107244ffabc8cd922573f40a9}{\+\_\+core\+Get\+Data\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Get core data fault status register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a9bac9616a47752dccbbd20ffabd567a2}\label{sys__core_8h_a9bac9616a47752dccbbd20ffabd567a2}} 
void \mbox{\hyperlink{sys__core_8h_a9bac9616a47752dccbbd20ffabd567a2}{\+\_\+core\+Clear\+Data\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Clear core data fault status register. \end{DoxyCompactList}\item 
uint32 \mbox{\hyperlink{sys__core_8h_a91724fbfd4f462ddfd13b4e06bfd30f1}{\+\_\+core\+Get\+Instruction\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Get core instruction fault status register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a156b5a1caa835901b7f14fa3ed578f19}\label{sys__core_8h_a156b5a1caa835901b7f14fa3ed578f19}} 
void \mbox{\hyperlink{sys__core_8h_a156b5a1caa835901b7f14fa3ed578f19}{\+\_\+core\+Clear\+Instruction\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Clear core instruction fault status register. \end{DoxyCompactList}\item 
uint32 \mbox{\hyperlink{sys__core_8h_ac1c18a027ee5d18323f1aa190a1cbc6c}{\+\_\+core\+Get\+Data\+Fault\+Address\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Get core data fault address register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a121f0f2c2b54c8765c3bafcf983a9158}\label{sys__core_8h_a121f0f2c2b54c8765c3bafcf983a9158}} 
void \mbox{\hyperlink{sys__core_8h_a121f0f2c2b54c8765c3bafcf983a9158}{\+\_\+core\+Clear\+Data\+Fault\+Address\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Clear core data fault address register. \end{DoxyCompactList}\item 
uint32 \mbox{\hyperlink{sys__core_8h_a78caf621393ff723bd7bd14ce35a4fd3}{\+\_\+core\+Get\+Instruction\+Fault\+Address\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Get core instruction fault address register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a4ebc29b8391806a992f045d112f93c09}\label{sys__core_8h_a4ebc29b8391806a992f045d112f93c09}} 
void \mbox{\hyperlink{sys__core_8h_a4ebc29b8391806a992f045d112f93c09}{\+\_\+core\+Clear\+Instruction\+Fault\+Address\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Clear core instruction fault address register. \end{DoxyCompactList}\item 
uint32 \mbox{\hyperlink{sys__core_8h_ac66bf5ebd2ec779e781603e9c93d8ac1}{\+\_\+core\+Get\+Auxiliary\+Data\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Get core auxiliary data fault status register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a55eda7cacbe4d0b34134d648266bde59}\label{sys__core_8h_a55eda7cacbe4d0b34134d648266bde59}} 
void \mbox{\hyperlink{sys__core_8h_a55eda7cacbe4d0b34134d648266bde59}{\+\_\+core\+Clear\+Auxiliary\+Data\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Clear core auxiliary data fault status register. \end{DoxyCompactList}\item 
uint32 \mbox{\hyperlink{sys__core_8h_a512bb945804e5388297b952423abbe27}{\+\_\+core\+Get\+Auxiliary\+Instruction\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Get core auxiliary instruction fault status register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{sys__core_8h_a95d9d6f4bcc67021dae06384792a8332}\label{sys__core_8h_a95d9d6f4bcc67021dae06384792a8332}} 
void \mbox{\hyperlink{sys__core_8h_a95d9d6f4bcc67021dae06384792a8332}{\+\_\+core\+Clear\+Auxiliary\+Instruction\+Fault\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Clear core auxiliary instruction fault status register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_acac495075d094804ae0e691ee8045785}{\+\_\+disable\+\_\+interrupt\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Disable I\+RQ and F\+IQ Interrupt mode in C\+P\+SR register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_a091b86fe6f21080606847cc482817dd6}{\+\_\+disable\+\_\+\+I\+R\+Q\+\_\+interrupt\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Disable I\+RQ Interrupt mode in C\+P\+SR register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_a4c2fd615301237797f5bba9fb8ee68a7}{\+\_\+disable\+\_\+\+F\+I\+Q\+\_\+interrupt\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Disable F\+IQ Interrupt mode in C\+P\+SR register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_ac6bb41a73c651e85ebb47f15e7acf33e}{\+\_\+enable\+\_\+interrupt\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Enable I\+RQ and F\+IQ Interrupt mode in C\+P\+SR register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_a41e8e4dc7ef2ed7eaf51e5db53a39697}{\+\_\+esm\+Ccm\+Errors\+Clear\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Clears E\+SM Error caused due to C\+CM Errata in RevA Silicon. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_a6677e111798acb3b452b56c197e5b881}{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+66\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Work Around for Errata C\+O\+R\+T\+E\+X-\/\+R4\#66. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{sys__core_8h_a4061392dca6693f25e76131c6081c99a}{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+57\+\_\+}} (void)
\begin{DoxyCompactList}\small\item\em Work Around for Errata C\+O\+R\+T\+E\+X-\/\+R4\#57. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
System Core Header File. 

\begin{DoxyDate}{Date}
07-\/\+July-\/2017 
\end{DoxyDate}
\begin{DoxyVersion}{Version}
04.\+07.\+00
\end{DoxyVersion}
This file contains\+:
\begin{DoxyItemize}
\item Core Interface Functions
\end{DoxyItemize}which are relevant for the System driver. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{sys__core_8h_ab23f4a0885c00185030f6c71460249c1}\label{sys__core_8h_ab23f4a0885c00185030f6c71460249c1}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!A\+B\+O\+R\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{A\+B\+O\+R\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}
\index{A\+B\+O\+R\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{A\+B\+O\+R\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{A\+B\+O\+R\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}{ABORT\_STACK\_LENGTH}}
{\footnotesize\ttfamily \#define A\+B\+O\+R\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH~0x00000100U}



A\+B\+O\+RT Mode Stack length (in bytes) 

Alias for A\+B\+O\+RT Mode Stack length (in bytes)

\begin{DoxyNote}{Note}
\+: Use this macro for A\+B\+O\+RT Mode Stack length (in bytes) 
\end{DoxyNote}


Definition at line 102 of file sys\+\_\+core.\+h.

\mbox{\Hypertarget{sys__core_8h_aeaba33fdbc02c73828ea33ac17045e91}\label{sys__core_8h_aeaba33fdbc02c73828ea33ac17045e91}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!F\+I\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{F\+I\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}
\index{F\+I\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{F\+I\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{F\+I\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}{FIQ\_STACK\_LENGTH}}
{\footnotesize\ttfamily \#define F\+I\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH~0x00000100U}



F\+IQ Mode Stack length (in bytes) 

Alias for F\+IQ Mode Stack length (in bytes)

\begin{DoxyNote}{Note}
\+: Use this macro for F\+IQ Mode Stack length (in bytes) 
\end{DoxyNote}


Definition at line 84 of file sys\+\_\+core.\+h.

\mbox{\Hypertarget{sys__core_8h_a550815ce1edcfbf841a47cfee2dccf42}\label{sys__core_8h_a550815ce1edcfbf841a47cfee2dccf42}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!I\+R\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{I\+R\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}
\index{I\+R\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{I\+R\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}{IRQ\_STACK\_LENGTH}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH~0x00000100U}



I\+RQ Mode Stack length (in bytes) 

Alias for I\+RQ Mode Stack length (in bytes)

\begin{DoxyNote}{Note}
\+: Use this macro for I\+RQ Mode Stack length (in bytes) 
\end{DoxyNote}


Definition at line 93 of file sys\+\_\+core.\+h.

\mbox{\Hypertarget{sys__core_8h_af7f8b8522d66ed4c88bea8794b7c4722}\label{sys__core_8h_af7f8b8522d66ed4c88bea8794b7c4722}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!S\+V\+C\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{S\+V\+C\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}
\index{S\+V\+C\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{S\+V\+C\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{S\+V\+C\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}{SVC\_STACK\_LENGTH}}
{\footnotesize\ttfamily \#define S\+V\+C\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH~0x00000100U}



S\+VC Mode Stack length (in bytes) 

Alias for S\+VC Mode Stack length (in bytes)

\begin{DoxyNote}{Note}
\+: Use this macro for S\+VC Mode Stack length (in bytes) 
\end{DoxyNote}


Definition at line 75 of file sys\+\_\+core.\+h.

\mbox{\Hypertarget{sys__core_8h_afa8492366c021ada12ea09f5ce86f831}\label{sys__core_8h_afa8492366c021ada12ea09f5ce86f831}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!U\+N\+D\+E\+F\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{U\+N\+D\+E\+F\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}
\index{U\+N\+D\+E\+F\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{U\+N\+D\+E\+F\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{U\+N\+D\+E\+F\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}{UNDEF\_STACK\_LENGTH}}
{\footnotesize\ttfamily \#define U\+N\+D\+E\+F\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH~0x00000100U}



U\+N\+D\+EF Mode Stack length (in bytes) 

Alias for U\+N\+D\+EF Mode Stack length (in bytes)

\begin{DoxyNote}{Note}
\+: Use this macro for U\+N\+D\+EF Mode Stack length (in bytes) 
\end{DoxyNote}


Definition at line 111 of file sys\+\_\+core.\+h.

\mbox{\Hypertarget{sys__core_8h_ad7459d992fb4a93e1a27b32efa0a3ae9}\label{sys__core_8h_ad7459d992fb4a93e1a27b32efa0a3ae9}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!U\+S\+E\+R\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{U\+S\+E\+R\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}}
\index{U\+S\+E\+R\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH@{U\+S\+E\+R\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+R\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH}{USER\_STACK\_LENGTH}}
{\footnotesize\ttfamily \#define U\+S\+E\+R\+\_\+\+S\+T\+A\+C\+K\+\_\+\+L\+E\+N\+G\+TH~0x00000300U}



U\+S\+ER Mode Stack length (in bytes) 

Alias for U\+S\+ER Mode Stack length (in bytes)

\begin{DoxyNote}{Note}
\+: Use this macro for U\+S\+ER Mode Stack length (in bytes) 
\end{DoxyNote}


Definition at line 66 of file sys\+\_\+core.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{sys__core_8h_aefcf37b494b9f7dad1937e1291ce91e3}\label{sys__core_8h_aefcf37b494b9f7dad1937e1291ce91e3}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Disable\+Event\+Bus\+Export\+\_\+@{\+\_\+core\+Disable\+Event\+Bus\+Export\+\_\+}}
\index{\+\_\+core\+Disable\+Event\+Bus\+Export\+\_\+@{\+\_\+core\+Disable\+Event\+Bus\+Export\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Disable\+Event\+Bus\+Export\+\_\+()}{\_coreDisableEventBusExport\_()}}
{\footnotesize\ttfamily void \+\_\+core\+Disable\+Event\+Bus\+Export\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable event bus export for external monitoring modules. 

This function disables event bus exports to external monitoring modules like tightly coupled R\+AM wrapper, Flash wrapper and error signaling module. \mbox{\Hypertarget{sys__core_8h_a1e087d887d4b7158cac63c2b7e3b2c7d}\label{sys__core_8h_a1e087d887d4b7158cac63c2b7e3b2c7d}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Enable\+Event\+Bus\+Export\+\_\+@{\+\_\+core\+Enable\+Event\+Bus\+Export\+\_\+}}
\index{\+\_\+core\+Enable\+Event\+Bus\+Export\+\_\+@{\+\_\+core\+Enable\+Event\+Bus\+Export\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Enable\+Event\+Bus\+Export\+\_\+()}{\_coreEnableEventBusExport\_()}}
{\footnotesize\ttfamily void \+\_\+core\+Enable\+Event\+Bus\+Export\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable event bus export for external monitoring modules. 

\begin{DoxyNote}{Note}
It is required to enable event bus export to process ecc issues.
\end{DoxyNote}
This function enables event bus exports to external monitoring modules like tightly coupled R\+AM wrapper, Flash wrapper and error signaling module. \mbox{\Hypertarget{sys__core_8h_af15d067f037762a1689da3e8c852ded8}\label{sys__core_8h_af15d067f037762a1689da3e8c852ded8}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Enable\+Flash\+Ecc\+\_\+@{\+\_\+core\+Enable\+Flash\+Ecc\+\_\+}}
\index{\+\_\+core\+Enable\+Flash\+Ecc\+\_\+@{\+\_\+core\+Enable\+Flash\+Ecc\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Enable\+Flash\+Ecc\+\_\+()}{\_coreEnableFlashEcc\_()}}
{\footnotesize\ttfamily void \+\_\+core\+Enable\+Flash\+Ecc\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable external ecc error for the Flash. 

\begin{DoxyNote}{Note}
It is required to enable event bus export to process ecc issues. 
\end{DoxyNote}
\mbox{\Hypertarget{sys__core_8h_a058f0ace94e7ff9afbd9590568a3da99}\label{sys__core_8h_a058f0ace94e7ff9afbd9590568a3da99}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Enable\+Ram\+Ecc\+\_\+@{\+\_\+core\+Enable\+Ram\+Ecc\+\_\+}}
\index{\+\_\+core\+Enable\+Ram\+Ecc\+\_\+@{\+\_\+core\+Enable\+Ram\+Ecc\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Enable\+Ram\+Ecc\+\_\+()}{\_coreEnableRamEcc\_()}}
{\footnotesize\ttfamily void \+\_\+core\+Enable\+Ram\+Ecc\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable external ecc error for R\+AM odd and even bank. 

\begin{DoxyNote}{Note}
It is required to enable event bus export to process ecc issues. 
\end{DoxyNote}
\mbox{\Hypertarget{sys__core_8h_ac66bf5ebd2ec779e781603e9c93d8ac1}\label{sys__core_8h_ac66bf5ebd2ec779e781603e9c93d8ac1}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Get\+Auxiliary\+Data\+Fault\+\_\+@{\+\_\+core\+Get\+Auxiliary\+Data\+Fault\+\_\+}}
\index{\+\_\+core\+Get\+Auxiliary\+Data\+Fault\+\_\+@{\+\_\+core\+Get\+Auxiliary\+Data\+Fault\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Get\+Auxiliary\+Data\+Fault\+\_\+()}{\_coreGetAuxiliaryDataFault\_()}}
{\footnotesize\ttfamily uint32 \+\_\+core\+Get\+Auxiliary\+Data\+Fault\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get core auxiliary data fault status register. 

\begin{DoxyReturn}{Returns}
The function will return the auxiliary data fault status register value\+:
\begin{DoxyItemize}
\item bit \mbox{[}13..5\mbox{]}\+:
\begin{DoxyItemize}
\item Index value for access giving error
\end{DoxyItemize}
\item bit \mbox{[}21\mbox{]}\+:
\begin{DoxyItemize}
\item 0\+: Unrecoverable error
\item 1\+: Recoverable error
\end{DoxyItemize}
\item bit \mbox{[}23..22\mbox{]}\+:
\begin{DoxyItemize}
\item 0\+: Side cache
\item 1\+: Side A\+T\+CM (Flash)
\item 2\+: Side B\+T\+CM (R\+AM)
\item 3\+: Reserved
\end{DoxyItemize}
\item bit \mbox{[}27..24\mbox{]}\+:
\begin{DoxyItemize}
\item Cache way or way in which error occurred 
\end{DoxyItemize}
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{sys__core_8h_a512bb945804e5388297b952423abbe27}\label{sys__core_8h_a512bb945804e5388297b952423abbe27}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Get\+Auxiliary\+Instruction\+Fault\+\_\+@{\+\_\+core\+Get\+Auxiliary\+Instruction\+Fault\+\_\+}}
\index{\+\_\+core\+Get\+Auxiliary\+Instruction\+Fault\+\_\+@{\+\_\+core\+Get\+Auxiliary\+Instruction\+Fault\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Get\+Auxiliary\+Instruction\+Fault\+\_\+()}{\_coreGetAuxiliaryInstructionFault\_()}}
{\footnotesize\ttfamily uint32 \+\_\+core\+Get\+Auxiliary\+Instruction\+Fault\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get core auxiliary instruction fault status register. 

\begin{DoxyReturn}{Returns}
The function will return the auxiliary instruction fault status register value\+:
\begin{DoxyItemize}
\item bit \mbox{[}13..5\mbox{]}\+:
\begin{DoxyItemize}
\item Index value for access giving error
\end{DoxyItemize}
\item bit \mbox{[}21\mbox{]}\+:
\begin{DoxyItemize}
\item 0\+: Unrecoverable error
\item 1\+: Recoverable error
\end{DoxyItemize}
\item bit \mbox{[}23..22\mbox{]}\+:
\begin{DoxyItemize}
\item 0\+: Side cache
\item 1\+: Side A\+T\+CM (Flash)
\item 2\+: Side B\+T\+CM (R\+AM)
\item 3\+: Reserved
\end{DoxyItemize}
\item bit \mbox{[}27..24\mbox{]}\+:
\begin{DoxyItemize}
\item Cache way or way in which error occurred 
\end{DoxyItemize}
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{sys__core_8h_a381fac5107244ffabc8cd922573f40a9}\label{sys__core_8h_a381fac5107244ffabc8cd922573f40a9}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Get\+Data\+Fault\+\_\+@{\+\_\+core\+Get\+Data\+Fault\+\_\+}}
\index{\+\_\+core\+Get\+Data\+Fault\+\_\+@{\+\_\+core\+Get\+Data\+Fault\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Get\+Data\+Fault\+\_\+()}{\_coreGetDataFault\_()}}
{\footnotesize\ttfamily uint32 \+\_\+core\+Get\+Data\+Fault\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get core data fault status register. 

\begin{DoxyReturn}{Returns}
The function will return the data fault status register value\+:
\begin{DoxyItemize}
\item bit \mbox{[}10,3..0\mbox{]}\+:
\begin{DoxyItemize}
\item 0b00001\+: Alignment -\/$>$ address is valid
\item 0b00000\+: Background -\/$>$ address is valid
\item 0b01101\+: Permission -\/$>$ address is valid
\item 0b01000\+: Precise External Abort -\/$>$ address is valid
\item 0b10110\+: Imprecise External Abort -\/$>$ address is unpredictable
\item 0b11001\+: Precise E\+CC Error -\/$>$ address is valid
\item 0b11000\+: Imprecise E\+CC Error -\/$>$ address is unpredictable
\item 0b00010\+: Debug -\/$>$ address is unchanged
\end{DoxyItemize}
\item bit \mbox{[}11\mbox{]}\+:
\begin{DoxyItemize}
\item 0\+: Read
\item 1\+: Write
\end{DoxyItemize}
\item bit \mbox{[}12\mbox{]}\+:
\begin{DoxyItemize}
\item 0\+: A\+XI Decode Error (D\+E\+C\+E\+RR)
\item 1\+: A\+XI Slave Error (S\+L\+V\+E\+RR) 
\end{DoxyItemize}
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{sys__core_8h_ac1c18a027ee5d18323f1aa190a1cbc6c}\label{sys__core_8h_ac1c18a027ee5d18323f1aa190a1cbc6c}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Get\+Data\+Fault\+Address\+\_\+@{\+\_\+core\+Get\+Data\+Fault\+Address\+\_\+}}
\index{\+\_\+core\+Get\+Data\+Fault\+Address\+\_\+@{\+\_\+core\+Get\+Data\+Fault\+Address\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Get\+Data\+Fault\+Address\+\_\+()}{\_coreGetDataFaultAddress\_()}}
{\footnotesize\ttfamily uint32 \+\_\+core\+Get\+Data\+Fault\+Address\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get core data fault address register. 

\begin{DoxyReturn}{Returns}
The function will return the data fault address\+: 
\end{DoxyReturn}
\mbox{\Hypertarget{sys__core_8h_a91724fbfd4f462ddfd13b4e06bfd30f1}\label{sys__core_8h_a91724fbfd4f462ddfd13b4e06bfd30f1}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Get\+Instruction\+Fault\+\_\+@{\+\_\+core\+Get\+Instruction\+Fault\+\_\+}}
\index{\+\_\+core\+Get\+Instruction\+Fault\+\_\+@{\+\_\+core\+Get\+Instruction\+Fault\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Get\+Instruction\+Fault\+\_\+()}{\_coreGetInstructionFault\_()}}
{\footnotesize\ttfamily uint32 \+\_\+core\+Get\+Instruction\+Fault\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get core instruction fault status register. 

\begin{DoxyReturn}{Returns}
The function will return the instruction fault status register value\+:
\begin{DoxyItemize}
\item bit \mbox{[}10,3..0\mbox{]}\+:
\begin{DoxyItemize}
\item 0b00001\+: Alignment -\/$>$ address is valid
\item 0b00000\+: Background -\/$>$ address is valid
\item 0b01101\+: Permission -\/$>$ address is valid
\item 0b01000\+: Precise External Abort -\/$>$ address is valid
\item 0b10110\+: Imprecise External Abort -\/$>$ address is unpredictable
\item 0b11001\+: Precise E\+CC Error -\/$>$ address is valid
\item 0b11000\+: Imprecise E\+CC Error -\/$>$ address is unpredictable
\item 0b00010\+: Debug -\/$>$ address is unchanged
\end{DoxyItemize}
\item bit \mbox{[}12\mbox{]}\+:
\begin{DoxyItemize}
\item 0\+: A\+XI Decode Error (D\+E\+C\+E\+RR)
\item 1\+: A\+XI Slave Error (S\+L\+V\+E\+RR) 
\end{DoxyItemize}
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{sys__core_8h_a78caf621393ff723bd7bd14ce35a4fd3}\label{sys__core_8h_a78caf621393ff723bd7bd14ce35a4fd3}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+core\+Get\+Instruction\+Fault\+Address\+\_\+@{\+\_\+core\+Get\+Instruction\+Fault\+Address\+\_\+}}
\index{\+\_\+core\+Get\+Instruction\+Fault\+Address\+\_\+@{\+\_\+core\+Get\+Instruction\+Fault\+Address\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+core\+Get\+Instruction\+Fault\+Address\+\_\+()}{\_coreGetInstructionFaultAddress\_()}}
{\footnotesize\ttfamily uint32 \+\_\+core\+Get\+Instruction\+Fault\+Address\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get core instruction fault address register. 

\begin{DoxyReturn}{Returns}
The function will return the instruction fault address\+: 
\end{DoxyReturn}
\mbox{\Hypertarget{sys__core_8h_a4c2fd615301237797f5bba9fb8ee68a7}\label{sys__core_8h_a4c2fd615301237797f5bba9fb8ee68a7}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+disable\+\_\+\+F\+I\+Q\+\_\+interrupt\+\_\+@{\+\_\+disable\+\_\+\+F\+I\+Q\+\_\+interrupt\+\_\+}}
\index{\+\_\+disable\+\_\+\+F\+I\+Q\+\_\+interrupt\+\_\+@{\+\_\+disable\+\_\+\+F\+I\+Q\+\_\+interrupt\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+disable\+\_\+\+F\+I\+Q\+\_\+interrupt\+\_\+()}{\_disable\_FIQ\_interrupt\_()}}
{\footnotesize\ttfamily void \+\_\+disable\+\_\+\+F\+I\+Q\+\_\+interrupt\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable F\+IQ Interrupt mode in C\+P\+SR register. 

This function disables I\+RQ Interrupt mode in C\+P\+SR register. \mbox{\Hypertarget{sys__core_8h_acac495075d094804ae0e691ee8045785}\label{sys__core_8h_acac495075d094804ae0e691ee8045785}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+disable\+\_\+interrupt\+\_\+@{\+\_\+disable\+\_\+interrupt\+\_\+}}
\index{\+\_\+disable\+\_\+interrupt\+\_\+@{\+\_\+disable\+\_\+interrupt\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+disable\+\_\+interrupt\+\_\+()}{\_disable\_interrupt\_()}}
{\footnotesize\ttfamily void \+\_\+disable\+\_\+interrupt\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable I\+RQ and F\+IQ Interrupt mode in C\+P\+SR register. 

This function disables I\+RQ and F\+IQ Interrupt mode in C\+P\+SR register. \mbox{\Hypertarget{sys__core_8h_a091b86fe6f21080606847cc482817dd6}\label{sys__core_8h_a091b86fe6f21080606847cc482817dd6}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+disable\+\_\+\+I\+R\+Q\+\_\+interrupt\+\_\+@{\+\_\+disable\+\_\+\+I\+R\+Q\+\_\+interrupt\+\_\+}}
\index{\+\_\+disable\+\_\+\+I\+R\+Q\+\_\+interrupt\+\_\+@{\+\_\+disable\+\_\+\+I\+R\+Q\+\_\+interrupt\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+disable\+\_\+\+I\+R\+Q\+\_\+interrupt\+\_\+()}{\_disable\_IRQ\_interrupt\_()}}
{\footnotesize\ttfamily void \+\_\+disable\+\_\+\+I\+R\+Q\+\_\+interrupt\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable I\+RQ Interrupt mode in C\+P\+SR register. 

This function disables I\+RQ Interrupt mode in C\+P\+SR register. \mbox{\Hypertarget{sys__core_8h_ac6bb41a73c651e85ebb47f15e7acf33e}\label{sys__core_8h_ac6bb41a73c651e85ebb47f15e7acf33e}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+enable\+\_\+interrupt\+\_\+@{\+\_\+enable\+\_\+interrupt\+\_\+}}
\index{\+\_\+enable\+\_\+interrupt\+\_\+@{\+\_\+enable\+\_\+interrupt\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+enable\+\_\+interrupt\+\_\+()}{\_enable\_interrupt\_()}}
{\footnotesize\ttfamily void \+\_\+enable\+\_\+interrupt\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable I\+RQ and F\+IQ Interrupt mode in C\+P\+SR register. 

This function Enables I\+RQ and F\+IQ Interrupt mode in C\+P\+SR register. User must call this function to enable Interrupts in non-\/\+OS environments. \mbox{\Hypertarget{sys__core_8h_a4061392dca6693f25e76131c6081c99a}\label{sys__core_8h_a4061392dca6693f25e76131c6081c99a}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+57\+\_\+@{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+57\+\_\+}}
\index{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+57\+\_\+@{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+57\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+57\+\_\+()}{\_errata\_CORTEXR4\_57\_()}}
{\footnotesize\ttfamily void \+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+57\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Work Around for Errata C\+O\+R\+T\+E\+X-\/\+R4\#57. 

Disable out-\/of-\/order single-\/precision floating point ~\newline
multiply-\/accumulate instruction completion. \mbox{\Hypertarget{sys__core_8h_a6677e111798acb3b452b56c197e5b881}\label{sys__core_8h_a6677e111798acb3b452b56c197e5b881}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+66\+\_\+@{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+66\+\_\+}}
\index{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+66\+\_\+@{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+66\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+66\+\_\+()}{\_errata\_CORTEXR4\_66\_()}}
{\footnotesize\ttfamily void \+\_\+errata\+\_\+\+C\+O\+R\+T\+E\+X\+R4\+\_\+66\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Work Around for Errata C\+O\+R\+T\+E\+X-\/\+R4\#66. 

This function Disable out-\/of-\/order completion for divide instructions in Auxiliary Control register. \mbox{\Hypertarget{sys__core_8h_a41e8e4dc7ef2ed7eaf51e5db53a39697}\label{sys__core_8h_a41e8e4dc7ef2ed7eaf51e5db53a39697}} 
\index{sys\+\_\+core.\+h@{sys\+\_\+core.\+h}!\+\_\+esm\+Ccm\+Errors\+Clear\+\_\+@{\+\_\+esm\+Ccm\+Errors\+Clear\+\_\+}}
\index{\+\_\+esm\+Ccm\+Errors\+Clear\+\_\+@{\+\_\+esm\+Ccm\+Errors\+Clear\+\_\+}!sys\+\_\+core.\+h@{sys\+\_\+core.\+h}}
\subsubsection{\texorpdfstring{\+\_\+esm\+Ccm\+Errors\+Clear\+\_\+()}{\_esmCcmErrorsClear\_()}}
{\footnotesize\ttfamily void \+\_\+esm\+Ccm\+Errors\+Clear\+\_\+ (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Clears E\+SM Error caused due to C\+CM Errata in RevA Silicon. 

This function Clears E\+SM Error caused due to C\+CM Errata in RevA Silicon immediately after powerup. 