{"position": "Senior Manufacturing Engineer", "company": "Intel Corporation", "profiles": ["Summary Results\u2013driven career reflecting record of achievement in attaining corporate objectives via organizational, productivity and business process improvements. Seasoned executive in wafer fab manufacturing, software development and supply chain operations. Accomplished leader of lead-time reduction, customer delivery performance improvement and accelerating new product introduction. Visionary and creative approach with a mature attitude and steadfast commitment to excellence. Prudent manager of time and resources. Compassionate developer of people and talent to effectuate outstanding results. \n \n Summary Results\u2013driven career reflecting record of achievement in attaining corporate objectives via organizational, productivity and business process improvements. Seasoned executive in wafer fab manufacturing, software development and supply chain operations. Accomplished leader of lead-time reduction, customer delivery performance improvement and accelerating new product introduction. Visionary and creative approach with a mature attitude and steadfast commitment to excellence. Prudent manager of time and resources. Compassionate developer of people and talent to effectuate outstanding results. \n \n Results\u2013driven career reflecting record of achievement in attaining corporate objectives via organizational, productivity and business process improvements. Seasoned executive in wafer fab manufacturing, software development and supply chain operations. Accomplished leader of lead-time reduction, customer delivery performance improvement and accelerating new product introduction. Visionary and creative approach with a mature attitude and steadfast commitment to excellence. Prudent manager of time and resources. Compassionate developer of people and talent to effectuate outstanding results. \n \n Results\u2013driven career reflecting record of achievement in attaining corporate objectives via organizational, productivity and business process improvements. Seasoned executive in wafer fab manufacturing, software development and supply chain operations. Accomplished leader of lead-time reduction, customer delivery performance improvement and accelerating new product introduction. Visionary and creative approach with a mature attitude and steadfast commitment to excellence. Prudent manager of time and resources. Compassionate developer of people and talent to effectuate outstanding results. \n \n Experience Managing Director, Supply Chain Management Maxim Integrated October 2013  \u2013 Present (1 year 11 months) San Jose, CA Leader of global supply chain planning and execution including supply planning, new product planning, inventory optimization, supply chain systems, fulfillment, logistics, and customer focus teams. \n \n\u2714 Improved company-wide delivery performance eight percentage points by systemically improving planning methodologies and driving execution improvements. \n\u2714 Raised automotive delivery performance ten percentage points through predictive issue resolution. \n\u2714 Increased number of products deliverable in six weeks or less fifteen percentage points by optimizing WIP positioning and reducing cycle time. Photographer Paul Sura Photography April 2009  \u2013 Present (6 years 5 months) Morgan Hill, CA Currently rebuilding my website to share my photographs. Vice President, Manufacturing MiaSol\u00e9 April 2013  \u2013  September 2013  (6 months) Santa Clara, CA Responsible for setting direction, communicating strategy and leading execution of manufacturing operations in line with corporate objectives and market conditions. \n \n\u2714 Completed manufacturing due diligence for acquisition by new parent company. Sr. Director, Production Planning and Logistics MiaSol\u00e9 August 2011  \u2013  March 2013  (1 year 8 months) Santa Clara, CA Head of worldwide logistics, materials planning, and production scheduling. \n \n\u2714 Reduced shipping costs 30% by optimizing shipping container load patterns. \n\u2714 Lowered product shipping damage from 0.3% to 0.1% through a low cost shipping crate redesign. \n\u2714 Cut shipping duration three weeks by implementing logistics hubs in India and Europe. Director, Business Process Engineering Intel Corporation January 2011  \u2013  July 2011  (7 months) Santa Clara,CA Led a group of certified Lean Six Sigma practitioners to achieve efficiency improvements in IT, manufacturing and design. \n \n\u2714 Accelerated time to market 40% by reducing product tape-out cycle time. \n\u2714 Saved $M in equipment capital expenses by shortening payment delivery time to take advantage of prompt payment discounts. Strategic Programs Manager Intel Corporation January 2008  \u2013  January 2011  (3 years 1 month) Santa Clara,CA Proactively managing strategic initiatives to define and implement manufacturing capacity and productivity improvements including extraction of benchmarking data, strategic gaming, and demand and capacity analyses. Cycle Time Reduction Program Manager Intel Corporation October 2005  \u2013  January 2008  (2 years 4 months) Santa Clara,CA Accountable for reducing cycle time for all manufacturing facilities (fabs) in Intel\u2019s network.  \n \n\u2714 Cut manufacturing cycle time 50% across all fabs by implementing techniques taken from Lean Manufacturing, Total Productive Maintenance and Factory Physics. \n\u2714 Reduced equipment maintenance green-to-green time 17% by implementing NASCAR pit crew culture and methods. Capital Systems Development Manager Intel Corporation October 1998  \u2013  October 2005  (7 years 1 month) Santa Clara,CA Built an organization to develop algorithms and databases to manage capital and capacity of entire fab network. \n \n\u2714 Minimized annual fab equipment capital ($B) forecast error rate from 10% to 2% by integrating capacity and capital decision support systems across Intel\u2019s fab network. \n\u2714 Enabled equipment capital reuse $300 million per annum through optimization across factory network.  \n\u2714 Reduced required labor by more than 80 heads and cut equipment requirements planning cycle time 50% by implementing 27 applications and data systems. Senior Manufacturing Engineer Intel Corporation January 1994  \u2013  October 1998  (4 years 10 months) Santa Clara,CA Responsible for ensuring fab had capacity it needed to meet planned production levels. \n \n\u2714 Analyzed capacity and delivered process improvements to increase factory capacity by 5% by eliminating implant and chemical mechanical planarization (CMP) constraints without capital expenditure. Fab Manufacturing Supervisor Xicor, Inc. June 1991  \u2013  January 1994  (2 years 8 months) Milpitas, CA Shift supervisor in all functional areas of Xicor's wafer fabrication facility. \n \n\u2714 Took shift productivity from worst to first increasing output 25% by cross training and improving WIP scheduling. \n\u2714 Reduced whole lot scrap events from one per month to one per year by ensuring policy adherence discipline. Quality Control Intern Marquip, Inc. 1989  \u2013  1991  (2 years) Madison, WI Industrial Engineering student intern in printed circuit board (PCB) quality control department. \n \n\u2714 Reduced labor costs and improved product reliability via 50% less manual solder rework by implementing a PCB bake pre-wave soldering. Managing Director, Supply Chain Management Maxim Integrated October 2013  \u2013 Present (1 year 11 months) San Jose, CA Leader of global supply chain planning and execution including supply planning, new product planning, inventory optimization, supply chain systems, fulfillment, logistics, and customer focus teams. \n \n\u2714 Improved company-wide delivery performance eight percentage points by systemically improving planning methodologies and driving execution improvements. \n\u2714 Raised automotive delivery performance ten percentage points through predictive issue resolution. \n\u2714 Increased number of products deliverable in six weeks or less fifteen percentage points by optimizing WIP positioning and reducing cycle time. Managing Director, Supply Chain Management Maxim Integrated October 2013  \u2013 Present (1 year 11 months) San Jose, CA Leader of global supply chain planning and execution including supply planning, new product planning, inventory optimization, supply chain systems, fulfillment, logistics, and customer focus teams. \n \n\u2714 Improved company-wide delivery performance eight percentage points by systemically improving planning methodologies and driving execution improvements. \n\u2714 Raised automotive delivery performance ten percentage points through predictive issue resolution. \n\u2714 Increased number of products deliverable in six weeks or less fifteen percentage points by optimizing WIP positioning and reducing cycle time. Photographer Paul Sura Photography April 2009  \u2013 Present (6 years 5 months) Morgan Hill, CA Currently rebuilding my website to share my photographs. Photographer Paul Sura Photography April 2009  \u2013 Present (6 years 5 months) Morgan Hill, CA Currently rebuilding my website to share my photographs. Vice President, Manufacturing MiaSol\u00e9 April 2013  \u2013  September 2013  (6 months) Santa Clara, CA Responsible for setting direction, communicating strategy and leading execution of manufacturing operations in line with corporate objectives and market conditions. \n \n\u2714 Completed manufacturing due diligence for acquisition by new parent company. Vice President, Manufacturing MiaSol\u00e9 April 2013  \u2013  September 2013  (6 months) Santa Clara, CA Responsible for setting direction, communicating strategy and leading execution of manufacturing operations in line with corporate objectives and market conditions. \n \n\u2714 Completed manufacturing due diligence for acquisition by new parent company. Sr. Director, Production Planning and Logistics MiaSol\u00e9 August 2011  \u2013  March 2013  (1 year 8 months) Santa Clara, CA Head of worldwide logistics, materials planning, and production scheduling. \n \n\u2714 Reduced shipping costs 30% by optimizing shipping container load patterns. \n\u2714 Lowered product shipping damage from 0.3% to 0.1% through a low cost shipping crate redesign. \n\u2714 Cut shipping duration three weeks by implementing logistics hubs in India and Europe. Sr. Director, Production Planning and Logistics MiaSol\u00e9 August 2011  \u2013  March 2013  (1 year 8 months) Santa Clara, CA Head of worldwide logistics, materials planning, and production scheduling. \n \n\u2714 Reduced shipping costs 30% by optimizing shipping container load patterns. \n\u2714 Lowered product shipping damage from 0.3% to 0.1% through a low cost shipping crate redesign. \n\u2714 Cut shipping duration three weeks by implementing logistics hubs in India and Europe. Director, Business Process Engineering Intel Corporation January 2011  \u2013  July 2011  (7 months) Santa Clara,CA Led a group of certified Lean Six Sigma practitioners to achieve efficiency improvements in IT, manufacturing and design. \n \n\u2714 Accelerated time to market 40% by reducing product tape-out cycle time. \n\u2714 Saved $M in equipment capital expenses by shortening payment delivery time to take advantage of prompt payment discounts. Director, Business Process Engineering Intel Corporation January 2011  \u2013  July 2011  (7 months) Santa Clara,CA Led a group of certified Lean Six Sigma practitioners to achieve efficiency improvements in IT, manufacturing and design. \n \n\u2714 Accelerated time to market 40% by reducing product tape-out cycle time. \n\u2714 Saved $M in equipment capital expenses by shortening payment delivery time to take advantage of prompt payment discounts. Strategic Programs Manager Intel Corporation January 2008  \u2013  January 2011  (3 years 1 month) Santa Clara,CA Proactively managing strategic initiatives to define and implement manufacturing capacity and productivity improvements including extraction of benchmarking data, strategic gaming, and demand and capacity analyses. Strategic Programs Manager Intel Corporation January 2008  \u2013  January 2011  (3 years 1 month) Santa Clara,CA Proactively managing strategic initiatives to define and implement manufacturing capacity and productivity improvements including extraction of benchmarking data, strategic gaming, and demand and capacity analyses. Cycle Time Reduction Program Manager Intel Corporation October 2005  \u2013  January 2008  (2 years 4 months) Santa Clara,CA Accountable for reducing cycle time for all manufacturing facilities (fabs) in Intel\u2019s network.  \n \n\u2714 Cut manufacturing cycle time 50% across all fabs by implementing techniques taken from Lean Manufacturing, Total Productive Maintenance and Factory Physics. \n\u2714 Reduced equipment maintenance green-to-green time 17% by implementing NASCAR pit crew culture and methods. Cycle Time Reduction Program Manager Intel Corporation October 2005  \u2013  January 2008  (2 years 4 months) Santa Clara,CA Accountable for reducing cycle time for all manufacturing facilities (fabs) in Intel\u2019s network.  \n \n\u2714 Cut manufacturing cycle time 50% across all fabs by implementing techniques taken from Lean Manufacturing, Total Productive Maintenance and Factory Physics. \n\u2714 Reduced equipment maintenance green-to-green time 17% by implementing NASCAR pit crew culture and methods. Capital Systems Development Manager Intel Corporation October 1998  \u2013  October 2005  (7 years 1 month) Santa Clara,CA Built an organization to develop algorithms and databases to manage capital and capacity of entire fab network. \n \n\u2714 Minimized annual fab equipment capital ($B) forecast error rate from 10% to 2% by integrating capacity and capital decision support systems across Intel\u2019s fab network. \n\u2714 Enabled equipment capital reuse $300 million per annum through optimization across factory network.  \n\u2714 Reduced required labor by more than 80 heads and cut equipment requirements planning cycle time 50% by implementing 27 applications and data systems. Capital Systems Development Manager Intel Corporation October 1998  \u2013  October 2005  (7 years 1 month) Santa Clara,CA Built an organization to develop algorithms and databases to manage capital and capacity of entire fab network. \n \n\u2714 Minimized annual fab equipment capital ($B) forecast error rate from 10% to 2% by integrating capacity and capital decision support systems across Intel\u2019s fab network. \n\u2714 Enabled equipment capital reuse $300 million per annum through optimization across factory network.  \n\u2714 Reduced required labor by more than 80 heads and cut equipment requirements planning cycle time 50% by implementing 27 applications and data systems. Senior Manufacturing Engineer Intel Corporation January 1994  \u2013  October 1998  (4 years 10 months) Santa Clara,CA Responsible for ensuring fab had capacity it needed to meet planned production levels. \n \n\u2714 Analyzed capacity and delivered process improvements to increase factory capacity by 5% by eliminating implant and chemical mechanical planarization (CMP) constraints without capital expenditure. Senior Manufacturing Engineer Intel Corporation January 1994  \u2013  October 1998  (4 years 10 months) Santa Clara,CA Responsible for ensuring fab had capacity it needed to meet planned production levels. \n \n\u2714 Analyzed capacity and delivered process improvements to increase factory capacity by 5% by eliminating implant and chemical mechanical planarization (CMP) constraints without capital expenditure. Fab Manufacturing Supervisor Xicor, Inc. June 1991  \u2013  January 1994  (2 years 8 months) Milpitas, CA Shift supervisor in all functional areas of Xicor's wafer fabrication facility. \n \n\u2714 Took shift productivity from worst to first increasing output 25% by cross training and improving WIP scheduling. \n\u2714 Reduced whole lot scrap events from one per month to one per year by ensuring policy adherence discipline. Fab Manufacturing Supervisor Xicor, Inc. June 1991  \u2013  January 1994  (2 years 8 months) Milpitas, CA Shift supervisor in all functional areas of Xicor's wafer fabrication facility. \n \n\u2714 Took shift productivity from worst to first increasing output 25% by cross training and improving WIP scheduling. \n\u2714 Reduced whole lot scrap events from one per month to one per year by ensuring policy adherence discipline. Quality Control Intern Marquip, Inc. 1989  \u2013  1991  (2 years) Madison, WI Industrial Engineering student intern in printed circuit board (PCB) quality control department. \n \n\u2714 Reduced labor costs and improved product reliability via 50% less manual solder rework by implementing a PCB bake pre-wave soldering. Quality Control Intern Marquip, Inc. 1989  \u2013  1991  (2 years) Madison, WI Industrial Engineering student intern in printed circuit board (PCB) quality control department. \n \n\u2714 Reduced labor costs and improved product reliability via 50% less manual solder rework by implementing a PCB bake pre-wave soldering. Languages   Skills Leadership Humility Coaching Communication Motivation Decisiveness Business Acumen Confidentiality Strategic Influence Industrial Engineering Lean Manufacturing Six Sigma Simplification Supply Chain Management Predictive Analytics Logistics Enterprise Software Agile Methodologies Photography See 4+ \u00a0 \u00a0 See less Skills  Leadership Humility Coaching Communication Motivation Decisiveness Business Acumen Confidentiality Strategic Influence Industrial Engineering Lean Manufacturing Six Sigma Simplification Supply Chain Management Predictive Analytics Logistics Enterprise Software Agile Methodologies Photography See 4+ \u00a0 \u00a0 See less Leadership Humility Coaching Communication Motivation Decisiveness Business Acumen Confidentiality Strategic Influence Industrial Engineering Lean Manufacturing Six Sigma Simplification Supply Chain Management Predictive Analytics Logistics Enterprise Software Agile Methodologies Photography See 4+ \u00a0 \u00a0 See less Leadership Humility Coaching Communication Motivation Decisiveness Business Acumen Confidentiality Strategic Influence Industrial Engineering Lean Manufacturing Six Sigma Simplification Supply Chain Management Predictive Analytics Logistics Enterprise Software Agile Methodologies Photography See 4+ \u00a0 \u00a0 See less Education University of Wisconsin-Madison BS,  Industrial Engineering 1986  \u2013 1991 Winner of a design for disabilities contest judged by industry leaders.  \n \nHeld various leadership positions, including Vice President within the active chapter of Triangle Fraternity. Activities and Societies:\u00a0 Institute of Industrial Engineers (IIE) ,  Triangle Fraternity University of Wisconsin-Madison BS,  Industrial Engineering 1986  \u2013 1991 Winner of a design for disabilities contest judged by industry leaders.  \n \nHeld various leadership positions, including Vice President within the active chapter of Triangle Fraternity. Activities and Societies:\u00a0 Institute of Industrial Engineers (IIE) ,  Triangle Fraternity University of Wisconsin-Madison BS,  Industrial Engineering 1986  \u2013 1991 Winner of a design for disabilities contest judged by industry leaders.  \n \nHeld various leadership positions, including Vice President within the active chapter of Triangle Fraternity. Activities and Societies:\u00a0 Institute of Industrial Engineers (IIE) ,  Triangle Fraternity University of Wisconsin-Madison BS,  Industrial Engineering 1986  \u2013 1991 Winner of a design for disabilities contest judged by industry leaders.  \n \nHeld various leadership positions, including Vice President within the active chapter of Triangle Fraternity. Activities and Societies:\u00a0 Institute of Industrial Engineers (IIE) ,  Triangle Fraternity Honors & Awards Intel Achievement Award (IAA) Intel Corporation, Intel's Highest Honor Additional Honors & Awards Salesman of the Quarter - MiaSol\u00e9 \nFeatured Photographer - BetterPhoto.com \nManufacturing Excellence Award (2x) - Intel Corporation \niMEC Excellence Award - Intel Corporation \nManufacturing Divisional Award (3x) - Intel Corporation Intel Achievement Award (IAA) Intel Corporation, Intel's Highest Honor Intel Achievement Award (IAA) Intel Corporation, Intel's Highest Honor Intel Achievement Award (IAA) Intel Corporation, Intel's Highest Honor Additional Honors & Awards Salesman of the Quarter - MiaSol\u00e9 \nFeatured Photographer - BetterPhoto.com \nManufacturing Excellence Award (2x) - Intel Corporation \niMEC Excellence Award - Intel Corporation \nManufacturing Divisional Award (3x) - Intel Corporation Additional Honors & Awards Salesman of the Quarter - MiaSol\u00e9 \nFeatured Photographer - BetterPhoto.com \nManufacturing Excellence Award (2x) - Intel Corporation \niMEC Excellence Award - Intel Corporation \nManufacturing Divisional Award (3x) - Intel Corporation Additional Honors & Awards Salesman of the Quarter - MiaSol\u00e9 \nFeatured Photographer - BetterPhoto.com \nManufacturing Excellence Award (2x) - Intel Corporation \niMEC Excellence Award - Intel Corporation \nManufacturing Divisional Award (3x) - Intel Corporation ", "Summary Validation Subject Matter Expert for Medical Device Industry. Experience in New Production Development and Introductions, Remediation, Quality Systems Development, Corporate and Divisional Process Management experience. Summary Validation Subject Matter Expert for Medical Device Industry. Experience in New Production Development and Introductions, Remediation, Quality Systems Development, Corporate and Divisional Process Management experience. Validation Subject Matter Expert for Medical Device Industry. Experience in New Production Development and Introductions, Remediation, Quality Systems Development, Corporate and Divisional Process Management experience. Validation Subject Matter Expert for Medical Device Industry. Experience in New Production Development and Introductions, Remediation, Quality Systems Development, Corporate and Divisional Process Management experience. Experience Validation Engineering Sanmina-SCI June 2012  \u2013 Present (3 years 3 months) Fermoy, Ireland Division Validation Process Manager Stryker December 2009  \u2013  March 2012  (2 years 4 months) Stryker Instruments Division Responsible for Validation Process for Stryker Instruments Division as part of Corporate initiative to harmonize the approach to validation. Representing 4 international sites (Michigan, Puerto Rico, Germany, Ireland) within the Stryker network. Validation Project Engineer Stryker February 2008  \u2013  November 2009  (1 year 10 months) Cork, Ireland Site and Division Subject Matter Expert on Validation. \nCreation of site validation program for Process Validation, Equipment Qualification, Computer System Validation, Building and Facility Qualification, Test Methods Validation, Cleaning Validation and Sterilization Validation. \nRepresentation of site at divisional level on the validation program leading to the creation of a divisional process validation sub-system to cover 4 international divisional manufacturing sites. \nValidation lead to support site sustaining engineering on validation related topics. \nValidation lead to support R&D activities related to validation for new product and product change projects. Validation and Remediation Team Lead Boston Scientific November 2006  \u2013  January 2008  (1 year 3 months) Cork, Ireland Leading a team of validation engineers, and working with a cross-functional project team, in the remediation of product portfolios in line with site and corporate quality planning initiative. Site Maintenance Engineer ALZA Corporation February 2006  \u2013  November 2006  (10 months) Cashel, Ireland Pharmaceutical Manufacturing: \nResponsibility for the production maintenance, calibration and facility maintenance programs in support of site operational objectives. \nDepartment responsibility for maintenance program finance, people management, compliance, and performance of the maintenance and calibration functions. Project Lead - New Product Introduction Boston Scientific February 2005  \u2013  February 2006  (1 year 1 month) Cork, Ireland Site Lead for new product introduction / process transfer of medical device product family and also to support the introduction of another product into Boston Scientific Cork from Boston Scientific R+D sites in the US. Project / Process Engineer Wyeth Medica Ireland March 2005  \u2013  December 2005  (10 months) Newbridge, Ireland Project and sustaining engineering support to the plant engineering department. Senior Manufacturing Engineer Intel Corporation 1997  \u2013  2004  (7 years) Leixlip, Ireland Responsibility for the capacity, layout and productivity for Lithography manufacturing areas, specifically laser lithography (Factory Constraint). Dell-Plus Process Engineer Dell 1996  \u2013  1997  (1 year) Limerick, Ireland Incorporation of Dell Plus customer requirements into mainstream manufacturing environment without impact to plant operational efficiency. \nNew product / service offering introduction to the high volume manufacturing environment for the Dell Plus group. \nSet-up and support of integration laboratories and the manufacturing systems integration department. \nCapacity and forecast planning of Dell Plus activity into standard operations. Industrial Engineer Tefen 1995  \u2013  1996  (1 year) Austin, Texas Industrial engineering projects for client companies (e.g. Sony Semiconductor USA, VLSI Technologies and Advanced Micro Devices). Validation Engineering Sanmina-SCI June 2012  \u2013 Present (3 years 3 months) Fermoy, Ireland Validation Engineering Sanmina-SCI June 2012  \u2013 Present (3 years 3 months) Fermoy, Ireland Division Validation Process Manager Stryker December 2009  \u2013  March 2012  (2 years 4 months) Stryker Instruments Division Responsible for Validation Process for Stryker Instruments Division as part of Corporate initiative to harmonize the approach to validation. Representing 4 international sites (Michigan, Puerto Rico, Germany, Ireland) within the Stryker network. Division Validation Process Manager Stryker December 2009  \u2013  March 2012  (2 years 4 months) Stryker Instruments Division Responsible for Validation Process for Stryker Instruments Division as part of Corporate initiative to harmonize the approach to validation. Representing 4 international sites (Michigan, Puerto Rico, Germany, Ireland) within the Stryker network. Validation Project Engineer Stryker February 2008  \u2013  November 2009  (1 year 10 months) Cork, Ireland Site and Division Subject Matter Expert on Validation. \nCreation of site validation program for Process Validation, Equipment Qualification, Computer System Validation, Building and Facility Qualification, Test Methods Validation, Cleaning Validation and Sterilization Validation. \nRepresentation of site at divisional level on the validation program leading to the creation of a divisional process validation sub-system to cover 4 international divisional manufacturing sites. \nValidation lead to support site sustaining engineering on validation related topics. \nValidation lead to support R&D activities related to validation for new product and product change projects. Validation Project Engineer Stryker February 2008  \u2013  November 2009  (1 year 10 months) Cork, Ireland Site and Division Subject Matter Expert on Validation. \nCreation of site validation program for Process Validation, Equipment Qualification, Computer System Validation, Building and Facility Qualification, Test Methods Validation, Cleaning Validation and Sterilization Validation. \nRepresentation of site at divisional level on the validation program leading to the creation of a divisional process validation sub-system to cover 4 international divisional manufacturing sites. \nValidation lead to support site sustaining engineering on validation related topics. \nValidation lead to support R&D activities related to validation for new product and product change projects. Validation and Remediation Team Lead Boston Scientific November 2006  \u2013  January 2008  (1 year 3 months) Cork, Ireland Leading a team of validation engineers, and working with a cross-functional project team, in the remediation of product portfolios in line with site and corporate quality planning initiative. Validation and Remediation Team Lead Boston Scientific November 2006  \u2013  January 2008  (1 year 3 months) Cork, Ireland Leading a team of validation engineers, and working with a cross-functional project team, in the remediation of product portfolios in line with site and corporate quality planning initiative. Site Maintenance Engineer ALZA Corporation February 2006  \u2013  November 2006  (10 months) Cashel, Ireland Pharmaceutical Manufacturing: \nResponsibility for the production maintenance, calibration and facility maintenance programs in support of site operational objectives. \nDepartment responsibility for maintenance program finance, people management, compliance, and performance of the maintenance and calibration functions. Site Maintenance Engineer ALZA Corporation February 2006  \u2013  November 2006  (10 months) Cashel, Ireland Pharmaceutical Manufacturing: \nResponsibility for the production maintenance, calibration and facility maintenance programs in support of site operational objectives. \nDepartment responsibility for maintenance program finance, people management, compliance, and performance of the maintenance and calibration functions. Project Lead - New Product Introduction Boston Scientific February 2005  \u2013  February 2006  (1 year 1 month) Cork, Ireland Site Lead for new product introduction / process transfer of medical device product family and also to support the introduction of another product into Boston Scientific Cork from Boston Scientific R+D sites in the US. Project Lead - New Product Introduction Boston Scientific February 2005  \u2013  February 2006  (1 year 1 month) Cork, Ireland Site Lead for new product introduction / process transfer of medical device product family and also to support the introduction of another product into Boston Scientific Cork from Boston Scientific R+D sites in the US. Project / Process Engineer Wyeth Medica Ireland March 2005  \u2013  December 2005  (10 months) Newbridge, Ireland Project and sustaining engineering support to the plant engineering department. Project / Process Engineer Wyeth Medica Ireland March 2005  \u2013  December 2005  (10 months) Newbridge, Ireland Project and sustaining engineering support to the plant engineering department. Senior Manufacturing Engineer Intel Corporation 1997  \u2013  2004  (7 years) Leixlip, Ireland Responsibility for the capacity, layout and productivity for Lithography manufacturing areas, specifically laser lithography (Factory Constraint). Senior Manufacturing Engineer Intel Corporation 1997  \u2013  2004  (7 years) Leixlip, Ireland Responsibility for the capacity, layout and productivity for Lithography manufacturing areas, specifically laser lithography (Factory Constraint). Dell-Plus Process Engineer Dell 1996  \u2013  1997  (1 year) Limerick, Ireland Incorporation of Dell Plus customer requirements into mainstream manufacturing environment without impact to plant operational efficiency. \nNew product / service offering introduction to the high volume manufacturing environment for the Dell Plus group. \nSet-up and support of integration laboratories and the manufacturing systems integration department. \nCapacity and forecast planning of Dell Plus activity into standard operations. Dell-Plus Process Engineer Dell 1996  \u2013  1997  (1 year) Limerick, Ireland Incorporation of Dell Plus customer requirements into mainstream manufacturing environment without impact to plant operational efficiency. \nNew product / service offering introduction to the high volume manufacturing environment for the Dell Plus group. \nSet-up and support of integration laboratories and the manufacturing systems integration department. \nCapacity and forecast planning of Dell Plus activity into standard operations. Industrial Engineer Tefen 1995  \u2013  1996  (1 year) Austin, Texas Industrial engineering projects for client companies (e.g. Sony Semiconductor USA, VLSI Technologies and Advanced Micro Devices). Industrial Engineer Tefen 1995  \u2013  1996  (1 year) Austin, Texas Industrial engineering projects for client companies (e.g. Sony Semiconductor USA, VLSI Technologies and Advanced Micro Devices). Skills Validation Manager Manufacturing... Validation Engineering Product Transfer Lead Maintenance Engineer /... Introducing New Products Remediation Cleaning Validation Computer System... Cross-functional Team... Engineering Lean Manufacturing Manufacturing Medical Devices Quality System R Six Sigma Testing V Validation See 5+ \u00a0 \u00a0 See less Skills  Validation Manager Manufacturing... Validation Engineering Product Transfer Lead Maintenance Engineer /... Introducing New Products Remediation Cleaning Validation Computer System... Cross-functional Team... Engineering Lean Manufacturing Manufacturing Medical Devices Quality System R Six Sigma Testing V Validation See 5+ \u00a0 \u00a0 See less Validation Manager Manufacturing... Validation Engineering Product Transfer Lead Maintenance Engineer /... Introducing New Products Remediation Cleaning Validation Computer System... Cross-functional Team... Engineering Lean Manufacturing Manufacturing Medical Devices Quality System R Six Sigma Testing V Validation See 5+ \u00a0 \u00a0 See less Validation Manager Manufacturing... Validation Engineering Product Transfer Lead Maintenance Engineer /... Introducing New Products Remediation Cleaning Validation Computer System... Cross-functional Team... Engineering Lean Manufacturing Manufacturing Medical Devices Quality System R Six Sigma Testing V Validation See 5+ \u00a0 \u00a0 See less Education University of Limerick Bachelor of Technology (B.Tech.),  Production Management 1990  \u2013 1994 University of Limerick Bachelor of Technology (BTech),  Production Management 1990  \u2013 1994 University of Limerick Bachelor of Technology (B.Tech.),  Production Management 1990  \u2013 1994 University of Limerick Bachelor of Technology (B.Tech.),  Production Management 1990  \u2013 1994 University of Limerick Bachelor of Technology (B.Tech.),  Production Management 1990  \u2013 1994 University of Limerick Bachelor of Technology (BTech),  Production Management 1990  \u2013 1994 University of Limerick Bachelor of Technology (BTech),  Production Management 1990  \u2013 1994 University of Limerick Bachelor of Technology (BTech),  Production Management 1990  \u2013 1994 ", "Summary Offers extensive of hands-on combined experience in TPM, Manufacturing and Quality Engineering with expertise in design transfer, process validation, cost reductions and CAPA activities in Mobile, Computer, Gaming and Medical Device industries. Proficiency in design for manufacturability & assembly activities, process mapping, installation and operation qualification, and root cause analysis. Successfully led cross-functional teams during manufacturing site bring-up and product transfers from NPI to HVM.  \n \nSpecialties:  \n\u2022\tProduct Manufacturing \n\u2022\tDesign for Manufacturability and Assembly \n\u2022\t5C, 5S and CAPA Expert \n\u2022\tMultinational and Multicultural Experience  \n\u2022\tSix Sigma Green Belt Certified  \n\u2022\tISO 9001, 13485 Quality Systems and cGMP \n\u2022\t21 CFR Part 820 QSR  \n\u2022\tAgile and Proficient in Microsoft Office 365 \n\u2022\tLanguages: English, Spanish and Portuguese Summary Offers extensive of hands-on combined experience in TPM, Manufacturing and Quality Engineering with expertise in design transfer, process validation, cost reductions and CAPA activities in Mobile, Computer, Gaming and Medical Device industries. Proficiency in design for manufacturability & assembly activities, process mapping, installation and operation qualification, and root cause analysis. Successfully led cross-functional teams during manufacturing site bring-up and product transfers from NPI to HVM.  \n \nSpecialties:  \n\u2022\tProduct Manufacturing \n\u2022\tDesign for Manufacturability and Assembly \n\u2022\t5C, 5S and CAPA Expert \n\u2022\tMultinational and Multicultural Experience  \n\u2022\tSix Sigma Green Belt Certified  \n\u2022\tISO 9001, 13485 Quality Systems and cGMP \n\u2022\t21 CFR Part 820 QSR  \n\u2022\tAgile and Proficient in Microsoft Office 365 \n\u2022\tLanguages: English, Spanish and Portuguese Offers extensive of hands-on combined experience in TPM, Manufacturing and Quality Engineering with expertise in design transfer, process validation, cost reductions and CAPA activities in Mobile, Computer, Gaming and Medical Device industries. Proficiency in design for manufacturability & assembly activities, process mapping, installation and operation qualification, and root cause analysis. Successfully led cross-functional teams during manufacturing site bring-up and product transfers from NPI to HVM.  \n \nSpecialties:  \n\u2022\tProduct Manufacturing \n\u2022\tDesign for Manufacturability and Assembly \n\u2022\t5C, 5S and CAPA Expert \n\u2022\tMultinational and Multicultural Experience  \n\u2022\tSix Sigma Green Belt Certified  \n\u2022\tISO 9001, 13485 Quality Systems and cGMP \n\u2022\t21 CFR Part 820 QSR  \n\u2022\tAgile and Proficient in Microsoft Office 365 \n\u2022\tLanguages: English, Spanish and Portuguese Offers extensive of hands-on combined experience in TPM, Manufacturing and Quality Engineering with expertise in design transfer, process validation, cost reductions and CAPA activities in Mobile, Computer, Gaming and Medical Device industries. Proficiency in design for manufacturability & assembly activities, process mapping, installation and operation qualification, and root cause analysis. Successfully led cross-functional teams during manufacturing site bring-up and product transfers from NPI to HVM.  \n \nSpecialties:  \n\u2022\tProduct Manufacturing \n\u2022\tDesign for Manufacturability and Assembly \n\u2022\t5C, 5S and CAPA Expert \n\u2022\tMultinational and Multicultural Experience  \n\u2022\tSix Sigma Green Belt Certified  \n\u2022\tISO 9001, 13485 Quality Systems and cGMP \n\u2022\t21 CFR Part 820 QSR  \n\u2022\tAgile and Proficient in Microsoft Office 365 \n\u2022\tLanguages: English, Spanish and Portuguese Experience Manufacturing Engineer Sotla Medical Bothell October 2014  \u2013  December 2014  (3 months) Bothell, WA Responsible to setup and validate the Fraxel Tip manufacturing line by driving PFMEA, IQOQPQ and operator training activities in compliance with cGMP, FDA 21 CFR Part 820 QSR and ISO 13485 requirements. Senior Technical PM Microsoft June 2013  \u2013  September 2014  (1 year 4 months) Redmond, WA Key member of the Xbox One New Product Introduction (NPI) team. Responsible for transfer, setup and validation of the Xbox One manufacturing process in Manus Brazil.  \n \n\u2022\tSuccessfully qualified the Manus Brazil manufacturing site to build the Xbox One console to take advantage of the free trade zone tax credits to price the product significantly lower than the competitor\u2019s product which was imported from Asia; reviewed and approved all equipment and led IQ activities, defined process characterization requirements and drove to completion all line validation requirements.  \n \n\u2022\tSetup the IT infrastructure needed to link Redmond WA with Manus Brazil to bring up the Xbox One production and ORT (On-going Reliability Test) testers needed to validate the manufacturing line in Brazil by leading multicultural, multidiscipline and diverse teams. \n \n\u2022\tSaved $16M by developing and validating a CPU and heat sink binding process at Asian contract manufacturer. Sr. NPI Manufacturing Engineer iDirect January 2012  \u2013  May 2013  (1 year 5 months) Herndon, VA Key member of the NPI team for their flagship satellite core modules. Responsible for design transfer, process validation and process transfer from NPI to HVM (High Volume Manufacturing).  \n\u2022\tLed the product\u2019s design transfer and assembly process definition based on the product\u2019s requirement\u2019s document. \n \n\u2022\tOwned and coordinated all DFx (DFM, DFA and DFT) activities with design engineers, board layout technicians, mechanical engineers and contract manufacturing personnel to ensure the product is designed for manufacturing. \n \n\u2022\tReviewed and approved all process related CAPAs by providing guidance, mentoring and setting up expectations for the CM (Contract Manufacturer) during NPI and HVM transfer. \n \n\u2022\tRedesigned the top side solder paste stencil to improve yield and reduce costly component rework. \n \n \n\u2022\tReviewed and approved all process related CAPAs by providing guidance, mentoring and setting up expectations for the CM (Contract Manufacturer) during NPI and HVM transfer. \n \n\u2022\tRedesigned the top side solder paste stencil to improve yield and reduce costly component rework. Senior Manufacturing Engineer Flextronics August 2008  \u2013  November 2011  (3 years 4 months) Austin, Texas Area Key member of the NPI team for the thinnest smart phone in the market. Responsible for design transfer, DFx, process validation and process transfer from NPI to HVM (High Volume Manufacturing).  \n \n\u2022\tOwned the product\u2019s design transfer, development of the assembly process from SMT, system integration, test and retail box packaging. \n \n\u2022\tDefined DOE(s) (design of experiments) to verify each process as part of verification tasks and drove IQ and OQ activities to qualify the manufacturing line. \n \n\u2022\tDeveloped and maintained PFMEA (Process Failure Mode Engineering Analysis) documents to proactively identify and mitigate process risk. \n \n\u2022\tDeveloped and executed operator training to minimize process variability in operator dependent operations such as flexible PCBA bending, PCBA handling and PCBA assembly. Technical Program Manager / Quality Engineer Intel Corporation November 2006  \u2013  April 2008  (1 year 6 months) Portland, Oregon Area Sr. Manufacturing Engineer \nKey member of the NPI team for Intel\u2019s first medical device product while supporting Intel\u2019s Digital Health Group. Owned taking the product\u2019s requirements document and developing the manufacturing process of the product from SMT to box build.  \n \n\u2022\tResponsible for developing the manufacturing process flow, assessing equipment capability and driving IQ and OQ activities for the production line. \n \n\u2022\tConducted manufacturing site audits to ensure compliance with 21 CFR Part 820 QSR. \n \n\u2022\tUsed Gemba Walks to ensure CM compliance with 5S principles and operators were following appropriate PCBA handling  \n \nQuality Engineer \nKey member of Intel\u2019s System Manufacturing Supply Chain product quality team responsible for driving to closure all product and process noncompliance through the company\u2019s CAPA system.  \n \n\u2022\tReviewed process data, executed corrective actions for product quality issues, conducted nonconformity root-cause analysis, and analyzed inspection data, directing actions to correct issues and improve results. \n \n\u2022\tCouched and provided support on problem solving techniques to other QE, MFG Engineers and Line Leaders to reach potential root cause for product and process noncompliance. \n \nTechnical Program Manager \nReduced the product development cycle by 4 months by reducing the prototype build schedule from 10 days to 1 day. As a technical program manager at Intel working with Apple on the first Intel based Apple computer I coordinated with the CM and its vendors to compress the manufacturing schedule of the prototype builds from 10 days to ultimately to ONE day by compressing delivery schedules, setting up the SMT and assembly lines ahead of schedule and being on site to facilitate operations, provide direction and make decision on high risk and / or go no-go issues. Senior Manufacturing Engineer Intel Corporation August 1998  \u2013  November 2006  (8 years 4 months) Portland, Oregon Area Developed multiple thermal solutions for Intel's chipset to ensure product launched on scheduled. \nThe issue was the discovery of the need for a thermal solution late in the development phase of the product. Worked with the layout team to identify the location of a mechanical attach thermal solution such that it would minimize the layout schedule. Coordinated with the contract manufacturer and external fixture vendor to design and validate the necessary fixtures and tools needed to assembly the new thermal solution. Validated the assembly process, documented the procedure and developed the training and certification for the operators performing this process. The result was a successful product launch and successful product transfer to high volume manufacturing (HVM) \n \nValidated multiple new assembly technologies at different manufacturing sites to support the launch of multiple Intel server products \nThanks to early engagements between the design and operations teams we were able to develop mitigation plans for DFx violations by requesting additional resources to develop the assembly technologies needed to support the new design and ultimately update Intel's DFx rules and guidelines to reflect the new process capabilities.  \n \nEnsured the design of multiple server products met the process capabilities of the manufacturing site by leading extensive DFx activities \nEngaged early during the product\u2019s design cycle with the design and layout teams to guide and coach the design and ensure the final product was within the process capabilities of the contract manufacturer\u2019s site to avoid schedule delays, product yield loss or unnecessary repairs. Process Engineer Intel Corporation August 1997  \u2013  August 1998  (1 year 1 month) Portland, Oregon Area Implemented the Back-End-Packaging (BEP) process for Intel Network products  \nTo address multiple customer complaints I defined the BEP process flow based on product requirements and FMECA results; identified and qualified required equipment (hardware / software). Poka-Yoke the process to eliminate operator dependencies and ensure quality outputs met predetermine quality targets; streamlined the process to meet product output based on customer demands. Manufacturing Engineer Sotla Medical Bothell October 2014  \u2013  December 2014  (3 months) Bothell, WA Responsible to setup and validate the Fraxel Tip manufacturing line by driving PFMEA, IQOQPQ and operator training activities in compliance with cGMP, FDA 21 CFR Part 820 QSR and ISO 13485 requirements. Manufacturing Engineer Sotla Medical Bothell October 2014  \u2013  December 2014  (3 months) Bothell, WA Responsible to setup and validate the Fraxel Tip manufacturing line by driving PFMEA, IQOQPQ and operator training activities in compliance with cGMP, FDA 21 CFR Part 820 QSR and ISO 13485 requirements. Senior Technical PM Microsoft June 2013  \u2013  September 2014  (1 year 4 months) Redmond, WA Key member of the Xbox One New Product Introduction (NPI) team. Responsible for transfer, setup and validation of the Xbox One manufacturing process in Manus Brazil.  \n \n\u2022\tSuccessfully qualified the Manus Brazil manufacturing site to build the Xbox One console to take advantage of the free trade zone tax credits to price the product significantly lower than the competitor\u2019s product which was imported from Asia; reviewed and approved all equipment and led IQ activities, defined process characterization requirements and drove to completion all line validation requirements.  \n \n\u2022\tSetup the IT infrastructure needed to link Redmond WA with Manus Brazil to bring up the Xbox One production and ORT (On-going Reliability Test) testers needed to validate the manufacturing line in Brazil by leading multicultural, multidiscipline and diverse teams. \n \n\u2022\tSaved $16M by developing and validating a CPU and heat sink binding process at Asian contract manufacturer. Senior Technical PM Microsoft June 2013  \u2013  September 2014  (1 year 4 months) Redmond, WA Key member of the Xbox One New Product Introduction (NPI) team. Responsible for transfer, setup and validation of the Xbox One manufacturing process in Manus Brazil.  \n \n\u2022\tSuccessfully qualified the Manus Brazil manufacturing site to build the Xbox One console to take advantage of the free trade zone tax credits to price the product significantly lower than the competitor\u2019s product which was imported from Asia; reviewed and approved all equipment and led IQ activities, defined process characterization requirements and drove to completion all line validation requirements.  \n \n\u2022\tSetup the IT infrastructure needed to link Redmond WA with Manus Brazil to bring up the Xbox One production and ORT (On-going Reliability Test) testers needed to validate the manufacturing line in Brazil by leading multicultural, multidiscipline and diverse teams. \n \n\u2022\tSaved $16M by developing and validating a CPU and heat sink binding process at Asian contract manufacturer. Sr. NPI Manufacturing Engineer iDirect January 2012  \u2013  May 2013  (1 year 5 months) Herndon, VA Key member of the NPI team for their flagship satellite core modules. Responsible for design transfer, process validation and process transfer from NPI to HVM (High Volume Manufacturing).  \n\u2022\tLed the product\u2019s design transfer and assembly process definition based on the product\u2019s requirement\u2019s document. \n \n\u2022\tOwned and coordinated all DFx (DFM, DFA and DFT) activities with design engineers, board layout technicians, mechanical engineers and contract manufacturing personnel to ensure the product is designed for manufacturing. \n \n\u2022\tReviewed and approved all process related CAPAs by providing guidance, mentoring and setting up expectations for the CM (Contract Manufacturer) during NPI and HVM transfer. \n \n\u2022\tRedesigned the top side solder paste stencil to improve yield and reduce costly component rework. \n \n \n\u2022\tReviewed and approved all process related CAPAs by providing guidance, mentoring and setting up expectations for the CM (Contract Manufacturer) during NPI and HVM transfer. \n \n\u2022\tRedesigned the top side solder paste stencil to improve yield and reduce costly component rework. Sr. NPI Manufacturing Engineer iDirect January 2012  \u2013  May 2013  (1 year 5 months) Herndon, VA Key member of the NPI team for their flagship satellite core modules. Responsible for design transfer, process validation and process transfer from NPI to HVM (High Volume Manufacturing).  \n\u2022\tLed the product\u2019s design transfer and assembly process definition based on the product\u2019s requirement\u2019s document. \n \n\u2022\tOwned and coordinated all DFx (DFM, DFA and DFT) activities with design engineers, board layout technicians, mechanical engineers and contract manufacturing personnel to ensure the product is designed for manufacturing. \n \n\u2022\tReviewed and approved all process related CAPAs by providing guidance, mentoring and setting up expectations for the CM (Contract Manufacturer) during NPI and HVM transfer. \n \n\u2022\tRedesigned the top side solder paste stencil to improve yield and reduce costly component rework. \n \n \n\u2022\tReviewed and approved all process related CAPAs by providing guidance, mentoring and setting up expectations for the CM (Contract Manufacturer) during NPI and HVM transfer. \n \n\u2022\tRedesigned the top side solder paste stencil to improve yield and reduce costly component rework. Senior Manufacturing Engineer Flextronics August 2008  \u2013  November 2011  (3 years 4 months) Austin, Texas Area Key member of the NPI team for the thinnest smart phone in the market. Responsible for design transfer, DFx, process validation and process transfer from NPI to HVM (High Volume Manufacturing).  \n \n\u2022\tOwned the product\u2019s design transfer, development of the assembly process from SMT, system integration, test and retail box packaging. \n \n\u2022\tDefined DOE(s) (design of experiments) to verify each process as part of verification tasks and drove IQ and OQ activities to qualify the manufacturing line. \n \n\u2022\tDeveloped and maintained PFMEA (Process Failure Mode Engineering Analysis) documents to proactively identify and mitigate process risk. \n \n\u2022\tDeveloped and executed operator training to minimize process variability in operator dependent operations such as flexible PCBA bending, PCBA handling and PCBA assembly. Senior Manufacturing Engineer Flextronics August 2008  \u2013  November 2011  (3 years 4 months) Austin, Texas Area Key member of the NPI team for the thinnest smart phone in the market. Responsible for design transfer, DFx, process validation and process transfer from NPI to HVM (High Volume Manufacturing).  \n \n\u2022\tOwned the product\u2019s design transfer, development of the assembly process from SMT, system integration, test and retail box packaging. \n \n\u2022\tDefined DOE(s) (design of experiments) to verify each process as part of verification tasks and drove IQ and OQ activities to qualify the manufacturing line. \n \n\u2022\tDeveloped and maintained PFMEA (Process Failure Mode Engineering Analysis) documents to proactively identify and mitigate process risk. \n \n\u2022\tDeveloped and executed operator training to minimize process variability in operator dependent operations such as flexible PCBA bending, PCBA handling and PCBA assembly. Technical Program Manager / Quality Engineer Intel Corporation November 2006  \u2013  April 2008  (1 year 6 months) Portland, Oregon Area Sr. Manufacturing Engineer \nKey member of the NPI team for Intel\u2019s first medical device product while supporting Intel\u2019s Digital Health Group. Owned taking the product\u2019s requirements document and developing the manufacturing process of the product from SMT to box build.  \n \n\u2022\tResponsible for developing the manufacturing process flow, assessing equipment capability and driving IQ and OQ activities for the production line. \n \n\u2022\tConducted manufacturing site audits to ensure compliance with 21 CFR Part 820 QSR. \n \n\u2022\tUsed Gemba Walks to ensure CM compliance with 5S principles and operators were following appropriate PCBA handling  \n \nQuality Engineer \nKey member of Intel\u2019s System Manufacturing Supply Chain product quality team responsible for driving to closure all product and process noncompliance through the company\u2019s CAPA system.  \n \n\u2022\tReviewed process data, executed corrective actions for product quality issues, conducted nonconformity root-cause analysis, and analyzed inspection data, directing actions to correct issues and improve results. \n \n\u2022\tCouched and provided support on problem solving techniques to other QE, MFG Engineers and Line Leaders to reach potential root cause for product and process noncompliance. \n \nTechnical Program Manager \nReduced the product development cycle by 4 months by reducing the prototype build schedule from 10 days to 1 day. As a technical program manager at Intel working with Apple on the first Intel based Apple computer I coordinated with the CM and its vendors to compress the manufacturing schedule of the prototype builds from 10 days to ultimately to ONE day by compressing delivery schedules, setting up the SMT and assembly lines ahead of schedule and being on site to facilitate operations, provide direction and make decision on high risk and / or go no-go issues. Technical Program Manager / Quality Engineer Intel Corporation November 2006  \u2013  April 2008  (1 year 6 months) Portland, Oregon Area Sr. Manufacturing Engineer \nKey member of the NPI team for Intel\u2019s first medical device product while supporting Intel\u2019s Digital Health Group. Owned taking the product\u2019s requirements document and developing the manufacturing process of the product from SMT to box build.  \n \n\u2022\tResponsible for developing the manufacturing process flow, assessing equipment capability and driving IQ and OQ activities for the production line. \n \n\u2022\tConducted manufacturing site audits to ensure compliance with 21 CFR Part 820 QSR. \n \n\u2022\tUsed Gemba Walks to ensure CM compliance with 5S principles and operators were following appropriate PCBA handling  \n \nQuality Engineer \nKey member of Intel\u2019s System Manufacturing Supply Chain product quality team responsible for driving to closure all product and process noncompliance through the company\u2019s CAPA system.  \n \n\u2022\tReviewed process data, executed corrective actions for product quality issues, conducted nonconformity root-cause analysis, and analyzed inspection data, directing actions to correct issues and improve results. \n \n\u2022\tCouched and provided support on problem solving techniques to other QE, MFG Engineers and Line Leaders to reach potential root cause for product and process noncompliance. \n \nTechnical Program Manager \nReduced the product development cycle by 4 months by reducing the prototype build schedule from 10 days to 1 day. As a technical program manager at Intel working with Apple on the first Intel based Apple computer I coordinated with the CM and its vendors to compress the manufacturing schedule of the prototype builds from 10 days to ultimately to ONE day by compressing delivery schedules, setting up the SMT and assembly lines ahead of schedule and being on site to facilitate operations, provide direction and make decision on high risk and / or go no-go issues. Senior Manufacturing Engineer Intel Corporation August 1998  \u2013  November 2006  (8 years 4 months) Portland, Oregon Area Developed multiple thermal solutions for Intel's chipset to ensure product launched on scheduled. \nThe issue was the discovery of the need for a thermal solution late in the development phase of the product. Worked with the layout team to identify the location of a mechanical attach thermal solution such that it would minimize the layout schedule. Coordinated with the contract manufacturer and external fixture vendor to design and validate the necessary fixtures and tools needed to assembly the new thermal solution. Validated the assembly process, documented the procedure and developed the training and certification for the operators performing this process. The result was a successful product launch and successful product transfer to high volume manufacturing (HVM) \n \nValidated multiple new assembly technologies at different manufacturing sites to support the launch of multiple Intel server products \nThanks to early engagements between the design and operations teams we were able to develop mitigation plans for DFx violations by requesting additional resources to develop the assembly technologies needed to support the new design and ultimately update Intel's DFx rules and guidelines to reflect the new process capabilities.  \n \nEnsured the design of multiple server products met the process capabilities of the manufacturing site by leading extensive DFx activities \nEngaged early during the product\u2019s design cycle with the design and layout teams to guide and coach the design and ensure the final product was within the process capabilities of the contract manufacturer\u2019s site to avoid schedule delays, product yield loss or unnecessary repairs. Senior Manufacturing Engineer Intel Corporation August 1998  \u2013  November 2006  (8 years 4 months) Portland, Oregon Area Developed multiple thermal solutions for Intel's chipset to ensure product launched on scheduled. \nThe issue was the discovery of the need for a thermal solution late in the development phase of the product. Worked with the layout team to identify the location of a mechanical attach thermal solution such that it would minimize the layout schedule. Coordinated with the contract manufacturer and external fixture vendor to design and validate the necessary fixtures and tools needed to assembly the new thermal solution. Validated the assembly process, documented the procedure and developed the training and certification for the operators performing this process. The result was a successful product launch and successful product transfer to high volume manufacturing (HVM) \n \nValidated multiple new assembly technologies at different manufacturing sites to support the launch of multiple Intel server products \nThanks to early engagements between the design and operations teams we were able to develop mitigation plans for DFx violations by requesting additional resources to develop the assembly technologies needed to support the new design and ultimately update Intel's DFx rules and guidelines to reflect the new process capabilities.  \n \nEnsured the design of multiple server products met the process capabilities of the manufacturing site by leading extensive DFx activities \nEngaged early during the product\u2019s design cycle with the design and layout teams to guide and coach the design and ensure the final product was within the process capabilities of the contract manufacturer\u2019s site to avoid schedule delays, product yield loss or unnecessary repairs. Process Engineer Intel Corporation August 1997  \u2013  August 1998  (1 year 1 month) Portland, Oregon Area Implemented the Back-End-Packaging (BEP) process for Intel Network products  \nTo address multiple customer complaints I defined the BEP process flow based on product requirements and FMECA results; identified and qualified required equipment (hardware / software). Poka-Yoke the process to eliminate operator dependencies and ensure quality outputs met predetermine quality targets; streamlined the process to meet product output based on customer demands. Process Engineer Intel Corporation August 1997  \u2013  August 1998  (1 year 1 month) Portland, Oregon Area Implemented the Back-End-Packaging (BEP) process for Intel Network products  \nTo address multiple customer complaints I defined the BEP process flow based on product requirements and FMECA results; identified and qualified required equipment (hardware / software). Poka-Yoke the process to eliminate operator dependencies and ensure quality outputs met predetermine quality targets; streamlined the process to meet product output based on customer demands. Languages Spanish Portuguese (not fluent)  Spanish Portuguese (not fluent)  Spanish Portuguese (not fluent)  Skills Six Sigma Product Development Quality Assurance CAPA Risk Management Manufacturing... Design of Experiments SPC Failure Analysis Product Engineering Design for Manufacturing FMEA DMAIC Engineering Management Manufacturing Published Author Process Engineering Testing Lean Manufacturing R&D PCB design Kaizen Engineering Continuous Improvement Cross-functional Team... Validation Root Cause Analysis Quality System SMT Process Improvement Electronics Manufacturing... ISO Process Simulation See 19+ \u00a0 \u00a0 See less Skills  Six Sigma Product Development Quality Assurance CAPA Risk Management Manufacturing... Design of Experiments SPC Failure Analysis Product Engineering Design for Manufacturing FMEA DMAIC Engineering Management Manufacturing Published Author Process Engineering Testing Lean Manufacturing R&D PCB design Kaizen Engineering Continuous Improvement Cross-functional Team... Validation Root Cause Analysis Quality System SMT Process Improvement Electronics Manufacturing... ISO Process Simulation See 19+ \u00a0 \u00a0 See less Six Sigma Product Development Quality Assurance CAPA Risk Management Manufacturing... Design of Experiments SPC Failure Analysis Product Engineering Design for Manufacturing FMEA DMAIC Engineering Management Manufacturing Published Author Process Engineering Testing Lean Manufacturing R&D PCB design Kaizen Engineering Continuous Improvement Cross-functional Team... Validation Root Cause Analysis Quality System SMT Process Improvement Electronics Manufacturing... ISO Process Simulation See 19+ \u00a0 \u00a0 See less Six Sigma Product Development Quality Assurance CAPA Risk Management Manufacturing... Design of Experiments SPC Failure Analysis Product Engineering Design for Manufacturing FMEA DMAIC Engineering Management Manufacturing Published Author Process Engineering Testing Lean Manufacturing R&D PCB design Kaizen Engineering Continuous Improvement Cross-functional Team... Validation Root Cause Analysis Quality System SMT Process Improvement Electronics Manufacturing... ISO Process Simulation See 19+ \u00a0 \u00a0 See less Education The University of Texas-Pan American BS,  Mechanical Engineering 1992  \u2013 1998 Activities and Societies:\u00a0 SHIPE (Society of Hispanic Professional Engineers) The University of Texas-Pan American BS,  Mechanical Engineering 1992  \u2013 1998 Activities and Societies:\u00a0 SHIPE (Society of Hispanic Professional Engineers) The University of Texas-Pan American BS,  Mechanical Engineering 1992  \u2013 1998 Activities and Societies:\u00a0 SHIPE (Society of Hispanic Professional Engineers) The University of Texas-Pan American BS,  Mechanical Engineering 1992  \u2013 1998 Activities and Societies:\u00a0 SHIPE (Society of Hispanic Professional Engineers) ", "Summary Creative Problem-Solver - Innovative Leader - Global Communicator - Technical expertise in a leadership position. Communication skills across many cultures, Vision toward the future of products and services. \n \nPaul Gillespie went to Michigan Tech University from his hometown of East Lansing and graduated with a BS in Mechanical Engineering in 1986. Taking a position after graduating as Test Process Engineer with Intel after their manufacturing support group moved from Santa Clara CA to Chandler, AZ. Enduring 120 degrees when he arrived, Gillespie has built upon this leap of faith, continually broadening his experience around the world.  \n \nSince Intel, Gillespie has worked in project management positions across the country, from Minnesota to California, all involving the development of manufacturing process lines in the semiconductor business. His passion for this field led him to start or acquire several companies that focus on the design, manufacturing, sales, and support of semiconductor equipment. \n \nGillespie is currently the owner and president of SESA Group (www.SESA-Group.com) and Semiconductor Equipment Sales Associates\u2014in Santa Clara, CA. He is also owner and CEO of two other companies, both in San Jose, CA: American Tech Manufacturing, Inc., and Dymatix, Inc. His latest interest is a partnership in FastSpares, Inc. a company in Singapore that provides spare parts and technical support in semiconductor test and assembly equipment via the internet. \n \nMichigan Tech taught me where to go to obtain the tools to make goals happen as well as the skills to break complex problems into manageable tasks.\u201d I also believe that communication is key in developing innovative solutions: \u201cYou can be brilliant in many technical disciplines, but if you are not able to share that knowledge effectively with others in a clear, concise manner, you will not succeed in your goals.\u201d Summary Creative Problem-Solver - Innovative Leader - Global Communicator - Technical expertise in a leadership position. Communication skills across many cultures, Vision toward the future of products and services. \n \nPaul Gillespie went to Michigan Tech University from his hometown of East Lansing and graduated with a BS in Mechanical Engineering in 1986. Taking a position after graduating as Test Process Engineer with Intel after their manufacturing support group moved from Santa Clara CA to Chandler, AZ. Enduring 120 degrees when he arrived, Gillespie has built upon this leap of faith, continually broadening his experience around the world.  \n \nSince Intel, Gillespie has worked in project management positions across the country, from Minnesota to California, all involving the development of manufacturing process lines in the semiconductor business. His passion for this field led him to start or acquire several companies that focus on the design, manufacturing, sales, and support of semiconductor equipment. \n \nGillespie is currently the owner and president of SESA Group (www.SESA-Group.com) and Semiconductor Equipment Sales Associates\u2014in Santa Clara, CA. He is also owner and CEO of two other companies, both in San Jose, CA: American Tech Manufacturing, Inc., and Dymatix, Inc. His latest interest is a partnership in FastSpares, Inc. a company in Singapore that provides spare parts and technical support in semiconductor test and assembly equipment via the internet. \n \nMichigan Tech taught me where to go to obtain the tools to make goals happen as well as the skills to break complex problems into manageable tasks.\u201d I also believe that communication is key in developing innovative solutions: \u201cYou can be brilliant in many technical disciplines, but if you are not able to share that knowledge effectively with others in a clear, concise manner, you will not succeed in your goals.\u201d Creative Problem-Solver - Innovative Leader - Global Communicator - Technical expertise in a leadership position. Communication skills across many cultures, Vision toward the future of products and services. \n \nPaul Gillespie went to Michigan Tech University from his hometown of East Lansing and graduated with a BS in Mechanical Engineering in 1986. Taking a position after graduating as Test Process Engineer with Intel after their manufacturing support group moved from Santa Clara CA to Chandler, AZ. Enduring 120 degrees when he arrived, Gillespie has built upon this leap of faith, continually broadening his experience around the world.  \n \nSince Intel, Gillespie has worked in project management positions across the country, from Minnesota to California, all involving the development of manufacturing process lines in the semiconductor business. His passion for this field led him to start or acquire several companies that focus on the design, manufacturing, sales, and support of semiconductor equipment. \n \nGillespie is currently the owner and president of SESA Group (www.SESA-Group.com) and Semiconductor Equipment Sales Associates\u2014in Santa Clara, CA. He is also owner and CEO of two other companies, both in San Jose, CA: American Tech Manufacturing, Inc., and Dymatix, Inc. His latest interest is a partnership in FastSpares, Inc. a company in Singapore that provides spare parts and technical support in semiconductor test and assembly equipment via the internet. \n \nMichigan Tech taught me where to go to obtain the tools to make goals happen as well as the skills to break complex problems into manageable tasks.\u201d I also believe that communication is key in developing innovative solutions: \u201cYou can be brilliant in many technical disciplines, but if you are not able to share that knowledge effectively with others in a clear, concise manner, you will not succeed in your goals.\u201d Creative Problem-Solver - Innovative Leader - Global Communicator - Technical expertise in a leadership position. Communication skills across many cultures, Vision toward the future of products and services. \n \nPaul Gillespie went to Michigan Tech University from his hometown of East Lansing and graduated with a BS in Mechanical Engineering in 1986. Taking a position after graduating as Test Process Engineer with Intel after their manufacturing support group moved from Santa Clara CA to Chandler, AZ. Enduring 120 degrees when he arrived, Gillespie has built upon this leap of faith, continually broadening his experience around the world.  \n \nSince Intel, Gillespie has worked in project management positions across the country, from Minnesota to California, all involving the development of manufacturing process lines in the semiconductor business. His passion for this field led him to start or acquire several companies that focus on the design, manufacturing, sales, and support of semiconductor equipment. \n \nGillespie is currently the owner and president of SESA Group (www.SESA-Group.com) and Semiconductor Equipment Sales Associates\u2014in Santa Clara, CA. He is also owner and CEO of two other companies, both in San Jose, CA: American Tech Manufacturing, Inc., and Dymatix, Inc. His latest interest is a partnership in FastSpares, Inc. a company in Singapore that provides spare parts and technical support in semiconductor test and assembly equipment via the internet. \n \nMichigan Tech taught me where to go to obtain the tools to make goals happen as well as the skills to break complex problems into manageable tasks.\u201d I also believe that communication is key in developing innovative solutions: \u201cYou can be brilliant in many technical disciplines, but if you are not able to share that knowledge effectively with others in a clear, concise manner, you will not succeed in your goals.\u201d Experience Founder / President SESA Group, Inc. January 1994  \u2013 Present (21 years 8 months) Santa Clara, CA - San Jose, CA SESA Group, inc. is an accumulation of several engineering, manufacturing, service, and support organizations that work in the back end processes of semiconductor manufacturing. President American Tech Manufacturing, Inc. April 1998  \u2013 Present (17 years 5 months) Glenolden, PA - Fremont, CA - San Jose, CA Founded in the early 1970's, American Tech Manufacturing, Inc. (otherwise known as ATM) began producing IC processing equipment that not only performed with unsurpassed reliability, but also offered accuracy that far exceeded customary tolerances. And it is not mere coincidence that many of these machines are still serving their users today, long after other competitive IC processors have been replaced. \n \nToday, ATM is a world leader in the field, and is still dedicated to engineering and manufacturing the most efficient and technically superior IC processing machinery available for both through hole and surface mount devices ranging from DIPs to SOICs. Founder / President SESA Inc. January 1988  \u2013 Present (27 years 8 months) Santa Clara, CA We are a Silicon Valley-based Manufacturers Agent and Distributor for products directed toward Back End Test and Finish processes. Our customers are primarily semiconductor manufacturers and users. We specialize in Lead Inspection, Lead Conditioning and Tape and Reel systems. We also sell and service laser and ink markers and supplies. In addition, SESA provides refurbished equipment and spare parts from various manufacturers and as well as consumables for back end processes. We take pride in being one of the few firms in the field that concentrate on providing our customers not only with the tools needed in their factories but the process knowledge to best utilize these tools. Let us help you with your manufacturing process requirements. Partner FastSpares, Inc. January 2002  \u2013  August 2010  (8 years 8 months) Santa Clara/Singapore FastSpares is your first choice for spare parts and technical support in semiconductor test and assembly equipment. Featuring a wide portfolio of equipment, FastSpares allows customers to have a single supply source to service manufacturing lines made up of several equipment manufacturers. Utilizing the internet to source parts allows you the customer, to reduce spares inventory and cost while at the same time having quick access to spare parts to keep your line up and running. \n \nFastSpares offers worldwide service and support via the Internet. By logging onto our real time web based inventory and ordering system with its easy search capabilities you can quickly source the right part. Once you have found the part it can be sent from one of FastSpares strategically located warehouses in Europe, Asia and North America. President Dymatix, Inc. 2003  \u2013  October 2008  (5 years) Fremont, CA - San Jose, CA DYMATiX was formed January 1, 2000, through the consolidation of Ultracision and Viking Semiconductor Equipment. The synergy of technologies and operations were key elements in the decision to form DYMATiX. \n \nBoth Viking and Ultracision were founded over 15 years ago for the design and development of automation equipment. Combined, over 1,600 pieces of automation equipment have been installed in Asia, Europe, North America and South America. \n \nDYMATiX offers a diverse mix of automation equipment solutions: \n \nManual die sorting equipment  \nSemi-Automatic and Automatic Die Sorting Systems  \nAutomatic Tape & Reel Die Sorting Systems  \nCustom Wafer/Disk Handling, Sorting & Inspection Automation Systems  \nAutoBoxers (automated wafer shipping container loading/unloading)  \nManual Probers  \nSemi-Automatic Analytical Probers \n \nDYMATiX is located in San Jose, California. Sales and service representatives further augment the team with support worldwide. President EOL - End of Line Svcs. 1992  \u2013  1995  (3 years) Santa Clara, CA Put together a diverse team of semiconductor professionals to start and grow a subcontract back end process company. Grew in 1.5 years to over 120 employees working 3 shifts a week. We sold to MDT in 95 who combined the company with their test services and then sold to ASAT for $13 KK + Senior Manufacturing Engineer Cypress Semiconductor 1988  \u2013  1990  (2 years) San Jose, CA Defined, procured, and implemented back end manufacturing processes for the Test, Mark, and Pack areas. Wrote process specifications, provided support to product engineers for NPI and also handled all MRB's for returned product Senior Manufacturing Engineer Intel Corporation 1985  \u2013  1987  (2 years) Chandler, AZ Responsible for implementation of back end manufacturing processes in support of new product introductions. Worked with both onshore and offshore manufacturing sites. Wrote procurement specifications, characterization, and qualification plans, process, and training specifications before release to production. Founder / President SESA Group, Inc. January 1994  \u2013 Present (21 years 8 months) Santa Clara, CA - San Jose, CA SESA Group, inc. is an accumulation of several engineering, manufacturing, service, and support organizations that work in the back end processes of semiconductor manufacturing. Founder / President SESA Group, Inc. January 1994  \u2013 Present (21 years 8 months) Santa Clara, CA - San Jose, CA SESA Group, inc. is an accumulation of several engineering, manufacturing, service, and support organizations that work in the back end processes of semiconductor manufacturing. President American Tech Manufacturing, Inc. April 1998  \u2013 Present (17 years 5 months) Glenolden, PA - Fremont, CA - San Jose, CA Founded in the early 1970's, American Tech Manufacturing, Inc. (otherwise known as ATM) began producing IC processing equipment that not only performed with unsurpassed reliability, but also offered accuracy that far exceeded customary tolerances. And it is not mere coincidence that many of these machines are still serving their users today, long after other competitive IC processors have been replaced. \n \nToday, ATM is a world leader in the field, and is still dedicated to engineering and manufacturing the most efficient and technically superior IC processing machinery available for both through hole and surface mount devices ranging from DIPs to SOICs. President American Tech Manufacturing, Inc. April 1998  \u2013 Present (17 years 5 months) Glenolden, PA - Fremont, CA - San Jose, CA Founded in the early 1970's, American Tech Manufacturing, Inc. (otherwise known as ATM) began producing IC processing equipment that not only performed with unsurpassed reliability, but also offered accuracy that far exceeded customary tolerances. And it is not mere coincidence that many of these machines are still serving their users today, long after other competitive IC processors have been replaced. \n \nToday, ATM is a world leader in the field, and is still dedicated to engineering and manufacturing the most efficient and technically superior IC processing machinery available for both through hole and surface mount devices ranging from DIPs to SOICs. Founder / President SESA Inc. January 1988  \u2013 Present (27 years 8 months) Santa Clara, CA We are a Silicon Valley-based Manufacturers Agent and Distributor for products directed toward Back End Test and Finish processes. Our customers are primarily semiconductor manufacturers and users. We specialize in Lead Inspection, Lead Conditioning and Tape and Reel systems. We also sell and service laser and ink markers and supplies. In addition, SESA provides refurbished equipment and spare parts from various manufacturers and as well as consumables for back end processes. We take pride in being one of the few firms in the field that concentrate on providing our customers not only with the tools needed in their factories but the process knowledge to best utilize these tools. Let us help you with your manufacturing process requirements. Founder / President SESA Inc. January 1988  \u2013 Present (27 years 8 months) Santa Clara, CA We are a Silicon Valley-based Manufacturers Agent and Distributor for products directed toward Back End Test and Finish processes. Our customers are primarily semiconductor manufacturers and users. We specialize in Lead Inspection, Lead Conditioning and Tape and Reel systems. We also sell and service laser and ink markers and supplies. In addition, SESA provides refurbished equipment and spare parts from various manufacturers and as well as consumables for back end processes. We take pride in being one of the few firms in the field that concentrate on providing our customers not only with the tools needed in their factories but the process knowledge to best utilize these tools. Let us help you with your manufacturing process requirements. Partner FastSpares, Inc. January 2002  \u2013  August 2010  (8 years 8 months) Santa Clara/Singapore FastSpares is your first choice for spare parts and technical support in semiconductor test and assembly equipment. Featuring a wide portfolio of equipment, FastSpares allows customers to have a single supply source to service manufacturing lines made up of several equipment manufacturers. Utilizing the internet to source parts allows you the customer, to reduce spares inventory and cost while at the same time having quick access to spare parts to keep your line up and running. \n \nFastSpares offers worldwide service and support via the Internet. By logging onto our real time web based inventory and ordering system with its easy search capabilities you can quickly source the right part. Once you have found the part it can be sent from one of FastSpares strategically located warehouses in Europe, Asia and North America. Partner FastSpares, Inc. January 2002  \u2013  August 2010  (8 years 8 months) Santa Clara/Singapore FastSpares is your first choice for spare parts and technical support in semiconductor test and assembly equipment. Featuring a wide portfolio of equipment, FastSpares allows customers to have a single supply source to service manufacturing lines made up of several equipment manufacturers. Utilizing the internet to source parts allows you the customer, to reduce spares inventory and cost while at the same time having quick access to spare parts to keep your line up and running. \n \nFastSpares offers worldwide service and support via the Internet. By logging onto our real time web based inventory and ordering system with its easy search capabilities you can quickly source the right part. Once you have found the part it can be sent from one of FastSpares strategically located warehouses in Europe, Asia and North America. President Dymatix, Inc. 2003  \u2013  October 2008  (5 years) Fremont, CA - San Jose, CA DYMATiX was formed January 1, 2000, through the consolidation of Ultracision and Viking Semiconductor Equipment. The synergy of technologies and operations were key elements in the decision to form DYMATiX. \n \nBoth Viking and Ultracision were founded over 15 years ago for the design and development of automation equipment. Combined, over 1,600 pieces of automation equipment have been installed in Asia, Europe, North America and South America. \n \nDYMATiX offers a diverse mix of automation equipment solutions: \n \nManual die sorting equipment  \nSemi-Automatic and Automatic Die Sorting Systems  \nAutomatic Tape & Reel Die Sorting Systems  \nCustom Wafer/Disk Handling, Sorting & Inspection Automation Systems  \nAutoBoxers (automated wafer shipping container loading/unloading)  \nManual Probers  \nSemi-Automatic Analytical Probers \n \nDYMATiX is located in San Jose, California. Sales and service representatives further augment the team with support worldwide. President Dymatix, Inc. 2003  \u2013  October 2008  (5 years) Fremont, CA - San Jose, CA DYMATiX was formed January 1, 2000, through the consolidation of Ultracision and Viking Semiconductor Equipment. The synergy of technologies and operations were key elements in the decision to form DYMATiX. \n \nBoth Viking and Ultracision were founded over 15 years ago for the design and development of automation equipment. Combined, over 1,600 pieces of automation equipment have been installed in Asia, Europe, North America and South America. \n \nDYMATiX offers a diverse mix of automation equipment solutions: \n \nManual die sorting equipment  \nSemi-Automatic and Automatic Die Sorting Systems  \nAutomatic Tape & Reel Die Sorting Systems  \nCustom Wafer/Disk Handling, Sorting & Inspection Automation Systems  \nAutoBoxers (automated wafer shipping container loading/unloading)  \nManual Probers  \nSemi-Automatic Analytical Probers \n \nDYMATiX is located in San Jose, California. Sales and service representatives further augment the team with support worldwide. President EOL - End of Line Svcs. 1992  \u2013  1995  (3 years) Santa Clara, CA Put together a diverse team of semiconductor professionals to start and grow a subcontract back end process company. Grew in 1.5 years to over 120 employees working 3 shifts a week. We sold to MDT in 95 who combined the company with their test services and then sold to ASAT for $13 KK + President EOL - End of Line Svcs. 1992  \u2013  1995  (3 years) Santa Clara, CA Put together a diverse team of semiconductor professionals to start and grow a subcontract back end process company. Grew in 1.5 years to over 120 employees working 3 shifts a week. We sold to MDT in 95 who combined the company with their test services and then sold to ASAT for $13 KK + Senior Manufacturing Engineer Cypress Semiconductor 1988  \u2013  1990  (2 years) San Jose, CA Defined, procured, and implemented back end manufacturing processes for the Test, Mark, and Pack areas. Wrote process specifications, provided support to product engineers for NPI and also handled all MRB's for returned product Senior Manufacturing Engineer Cypress Semiconductor 1988  \u2013  1990  (2 years) San Jose, CA Defined, procured, and implemented back end manufacturing processes for the Test, Mark, and Pack areas. Wrote process specifications, provided support to product engineers for NPI and also handled all MRB's for returned product Senior Manufacturing Engineer Intel Corporation 1985  \u2013  1987  (2 years) Chandler, AZ Responsible for implementation of back end manufacturing processes in support of new product introductions. Worked with both onshore and offshore manufacturing sites. Wrote procurement specifications, characterization, and qualification plans, process, and training specifications before release to production. Senior Manufacturing Engineer Intel Corporation 1985  \u2013  1987  (2 years) Chandler, AZ Responsible for implementation of back end manufacturing processes in support of new product introductions. Worked with both onshore and offshore manufacturing sites. Wrote procurement specifications, characterization, and qualification plans, process, and training specifications before release to production. Skills Start-ups Semiconductors Automation Manufacturing Product Development Mergers Operations Management Product Marketing Sales Management Cross-functional Team... Entrepreneur Contract Negotiation Customer Relations Process Engineering Outsourcing Process Improvement Engineering Management Problem Solving Team Building New Business Development Testing Program Management Business Strategy Contract Negotiations International Business Strategy Customer Service Change Management Competitive Analysis Management Consulting Project Management Project Planning Semiconductor Industry Negotiation Engineering Product Management Strategic Planning Business Development Leadership Six Sigma IC Integration Electronics Team Leadership Mergers & Acquisitions Entrepreneurship Management Telecommunications Wireless Sales See 35+ \u00a0 \u00a0 See less Skills  Start-ups Semiconductors Automation Manufacturing Product Development Mergers Operations Management Product Marketing Sales Management Cross-functional Team... Entrepreneur Contract Negotiation Customer Relations Process Engineering Outsourcing Process Improvement Engineering Management Problem Solving Team Building New Business Development Testing Program Management Business Strategy Contract Negotiations International Business Strategy Customer Service Change Management Competitive Analysis Management Consulting Project Management Project Planning Semiconductor Industry Negotiation Engineering Product Management Strategic Planning Business Development Leadership Six Sigma IC Integration Electronics Team Leadership Mergers & Acquisitions Entrepreneurship Management Telecommunications Wireless Sales See 35+ \u00a0 \u00a0 See less Start-ups Semiconductors Automation Manufacturing Product Development Mergers Operations Management Product Marketing Sales Management Cross-functional Team... Entrepreneur Contract Negotiation Customer Relations Process Engineering Outsourcing Process Improvement Engineering Management Problem Solving Team Building New Business Development Testing Program Management Business Strategy Contract Negotiations International Business Strategy Customer Service Change Management Competitive Analysis Management Consulting Project Management Project Planning Semiconductor Industry Negotiation Engineering Product Management Strategic Planning Business Development Leadership Six Sigma IC Integration Electronics Team Leadership Mergers & Acquisitions Entrepreneurship Management Telecommunications Wireless Sales See 35+ \u00a0 \u00a0 See less Start-ups Semiconductors Automation Manufacturing Product Development Mergers Operations Management Product Marketing Sales Management Cross-functional Team... Entrepreneur Contract Negotiation Customer Relations Process Engineering Outsourcing Process Improvement Engineering Management Problem Solving Team Building New Business Development Testing Program Management Business Strategy Contract Negotiations International Business Strategy Customer Service Change Management Competitive Analysis Management Consulting Project Management Project Planning Semiconductor Industry Negotiation Engineering Product Management Strategic Planning Business Development Leadership Six Sigma IC Integration Electronics Team Leadership Mergers & Acquisitions Entrepreneurship Management Telecommunications Wireless Sales See 35+ \u00a0 \u00a0 See less Education Pepperdine University, The George L. Graziadio School of Business and Management Master of Business Administration (M.B.A.) 2014  \u2013 2016 Michigan Technological University BSME 1981  \u2013 1985 Pepperdine University, The George L. Graziadio School of Business and Management Master of Business Administration (M.B.A.) 2014  \u2013 2016 Pepperdine University, The George L. Graziadio School of Business and Management Master of Business Administration (M.B.A.) 2014  \u2013 2016 Pepperdine University, The George L. Graziadio School of Business and Management Master of Business Administration (M.B.A.) 2014  \u2013 2016 Michigan Technological University BSME 1981  \u2013 1985 Michigan Technological University BSME 1981  \u2013 1985 Michigan Technological University BSME 1981  \u2013 1985 ", "Summary Experienced process development engineer and manager. Expertise in equipment, materials, and process development for semiconductors and opto-electronic device packaging. Summary Experienced process development engineer and manager. Expertise in equipment, materials, and process development for semiconductors and opto-electronic device packaging. Experienced process development engineer and manager. Expertise in equipment, materials, and process development for semiconductors and opto-electronic device packaging. Experienced process development engineer and manager. Expertise in equipment, materials, and process development for semiconductors and opto-electronic device packaging. Experience Senior Manufacturing Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) santa clara, california Silicon Photonics Solutions Group \nData Center Group \n \n\u2022Led the assembly and test engineering teams responsible for delivering first product assembly process, module-level test process, equipment, and materials for the 100Gbps embedded silicon photonics link \n \n\u2022Strong engagement with external contract manufacturing, sub-contractors, and suppliers to deliver the first silicon photonics embedded module product to market \n \n\u2022Developed a strong understanding of opto-electronic device packaging, materials, and equipment sets and leading industry vendors TD Engineering Manager Intel Corporation November 2010  \u2013  July 2013  (2 years 9 months) Chandler, AZ Group Leader \nChip Attach Module \nAssembly and Test Technology Development (ATTD) \nIntel Corporation \n \n\u2022Managed a team of 10 process and equipment engineers required to develop and deliver high volume for 22nm node chip attach processes, equipment, and materials \n \n\u2022Led team responsible for delivering advanced chip attach process technology for most complex area array flip-chip packages in the industry across all segments including products from Xeon Server, Core Client, and Atom \n \n\u2022Developed strong role with external supplier engagement and strategic programs to develop new tools, new process techniques, and novel material sets for aggressive technologies for next generation semiconductor packaging for 10nm and beyond \n \n\u20223 years of experience as people manager for a team including development of both new-hires from college up to senior experienced Ph.D. staff engineers Process TD Engineer Intel Corporation May 2009  \u2013  November 2010  (1 year 7 months) Chandler, AZ Lead Pathfinding Engineer for Chip Attach Module for 14nm \nAssembly and Test Technology Development (ATTD) \nIntel Corporation \n \n\u2022Characterization of novel architectures, materials, and process for first level interconnects \n \n\u2022Development of next-generation chip attach processes and equipment for 14nm node \n \n\u2022Deep understanding of design of experiments and statistical analysis \n \n\u2022Highly matrixed role working with design, electrical, mechanical, and reliability groups \n \n\u2022Interfaced with die-package interactions and characterizations of risks for new materials and architectures for 14nm node packaging \n \n\u2022Developed and drove the Intel Chip Attach Roadmap which was presented to high level internal management quarterly to set direction for strategic planning and equipment/process development decisions \n \n\u2022Worked with external university research partners on long-range architecture and material concepts and strategies for industry consortia Ph.D. Graduate Research Assistant Georgia Institute of Technology August 2005  \u2013  May 2009  (3 years 10 months) Atlanta, GA \u2022Flip-chip packaging with all-copper connection to replace solder \n \n\u2022Development of a novel electroless copper plating and annealing process \n \n\u2022Development of rapid computation model for compliant interconnect design \n \n\u2022Validation of thermo-mechanical stress modeling for compliant interconnect structures \n \n\u2022Development of electroless copper plating additive chemistry to achieve gap filling \n \n\u2022Characterization of novel photo-definable polymer material (optical, electrical, mechanical) \n \n\u2022Analysis and development of electroless Pt/Ru co-deposition for DMFC catalyst \n \n\u2022Collaborated with industry mentors from: Intel, Texas Instruments, Applied Materials, IBM \n \n\u2022Coordinated research for three undergraduates and one masters student Student Intern Georgia Tech Research Institute June 2005  \u2013  August 2005  (3 months) Project: \nMicro-Fabricated True-Time Delay Circuit for Phased Array Radar \n \nSkills: \nFabrication, Optical Characterization, Electrical Characterization Senior Manufacturing Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) santa clara, california Silicon Photonics Solutions Group \nData Center Group \n \n\u2022Led the assembly and test engineering teams responsible for delivering first product assembly process, module-level test process, equipment, and materials for the 100Gbps embedded silicon photonics link \n \n\u2022Strong engagement with external contract manufacturing, sub-contractors, and suppliers to deliver the first silicon photonics embedded module product to market \n \n\u2022Developed a strong understanding of opto-electronic device packaging, materials, and equipment sets and leading industry vendors Senior Manufacturing Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) santa clara, california Silicon Photonics Solutions Group \nData Center Group \n \n\u2022Led the assembly and test engineering teams responsible for delivering first product assembly process, module-level test process, equipment, and materials for the 100Gbps embedded silicon photonics link \n \n\u2022Strong engagement with external contract manufacturing, sub-contractors, and suppliers to deliver the first silicon photonics embedded module product to market \n \n\u2022Developed a strong understanding of opto-electronic device packaging, materials, and equipment sets and leading industry vendors TD Engineering Manager Intel Corporation November 2010  \u2013  July 2013  (2 years 9 months) Chandler, AZ Group Leader \nChip Attach Module \nAssembly and Test Technology Development (ATTD) \nIntel Corporation \n \n\u2022Managed a team of 10 process and equipment engineers required to develop and deliver high volume for 22nm node chip attach processes, equipment, and materials \n \n\u2022Led team responsible for delivering advanced chip attach process technology for most complex area array flip-chip packages in the industry across all segments including products from Xeon Server, Core Client, and Atom \n \n\u2022Developed strong role with external supplier engagement and strategic programs to develop new tools, new process techniques, and novel material sets for aggressive technologies for next generation semiconductor packaging for 10nm and beyond \n \n\u20223 years of experience as people manager for a team including development of both new-hires from college up to senior experienced Ph.D. staff engineers TD Engineering Manager Intel Corporation November 2010  \u2013  July 2013  (2 years 9 months) Chandler, AZ Group Leader \nChip Attach Module \nAssembly and Test Technology Development (ATTD) \nIntel Corporation \n \n\u2022Managed a team of 10 process and equipment engineers required to develop and deliver high volume for 22nm node chip attach processes, equipment, and materials \n \n\u2022Led team responsible for delivering advanced chip attach process technology for most complex area array flip-chip packages in the industry across all segments including products from Xeon Server, Core Client, and Atom \n \n\u2022Developed strong role with external supplier engagement and strategic programs to develop new tools, new process techniques, and novel material sets for aggressive technologies for next generation semiconductor packaging for 10nm and beyond \n \n\u20223 years of experience as people manager for a team including development of both new-hires from college up to senior experienced Ph.D. staff engineers Process TD Engineer Intel Corporation May 2009  \u2013  November 2010  (1 year 7 months) Chandler, AZ Lead Pathfinding Engineer for Chip Attach Module for 14nm \nAssembly and Test Technology Development (ATTD) \nIntel Corporation \n \n\u2022Characterization of novel architectures, materials, and process for first level interconnects \n \n\u2022Development of next-generation chip attach processes and equipment for 14nm node \n \n\u2022Deep understanding of design of experiments and statistical analysis \n \n\u2022Highly matrixed role working with design, electrical, mechanical, and reliability groups \n \n\u2022Interfaced with die-package interactions and characterizations of risks for new materials and architectures for 14nm node packaging \n \n\u2022Developed and drove the Intel Chip Attach Roadmap which was presented to high level internal management quarterly to set direction for strategic planning and equipment/process development decisions \n \n\u2022Worked with external university research partners on long-range architecture and material concepts and strategies for industry consortia Process TD Engineer Intel Corporation May 2009  \u2013  November 2010  (1 year 7 months) Chandler, AZ Lead Pathfinding Engineer for Chip Attach Module for 14nm \nAssembly and Test Technology Development (ATTD) \nIntel Corporation \n \n\u2022Characterization of novel architectures, materials, and process for first level interconnects \n \n\u2022Development of next-generation chip attach processes and equipment for 14nm node \n \n\u2022Deep understanding of design of experiments and statistical analysis \n \n\u2022Highly matrixed role working with design, electrical, mechanical, and reliability groups \n \n\u2022Interfaced with die-package interactions and characterizations of risks for new materials and architectures for 14nm node packaging \n \n\u2022Developed and drove the Intel Chip Attach Roadmap which was presented to high level internal management quarterly to set direction for strategic planning and equipment/process development decisions \n \n\u2022Worked with external university research partners on long-range architecture and material concepts and strategies for industry consortia Ph.D. Graduate Research Assistant Georgia Institute of Technology August 2005  \u2013  May 2009  (3 years 10 months) Atlanta, GA \u2022Flip-chip packaging with all-copper connection to replace solder \n \n\u2022Development of a novel electroless copper plating and annealing process \n \n\u2022Development of rapid computation model for compliant interconnect design \n \n\u2022Validation of thermo-mechanical stress modeling for compliant interconnect structures \n \n\u2022Development of electroless copper plating additive chemistry to achieve gap filling \n \n\u2022Characterization of novel photo-definable polymer material (optical, electrical, mechanical) \n \n\u2022Analysis and development of electroless Pt/Ru co-deposition for DMFC catalyst \n \n\u2022Collaborated with industry mentors from: Intel, Texas Instruments, Applied Materials, IBM \n \n\u2022Coordinated research for three undergraduates and one masters student Ph.D. Graduate Research Assistant Georgia Institute of Technology August 2005  \u2013  May 2009  (3 years 10 months) Atlanta, GA \u2022Flip-chip packaging with all-copper connection to replace solder \n \n\u2022Development of a novel electroless copper plating and annealing process \n \n\u2022Development of rapid computation model for compliant interconnect design \n \n\u2022Validation of thermo-mechanical stress modeling for compliant interconnect structures \n \n\u2022Development of electroless copper plating additive chemistry to achieve gap filling \n \n\u2022Characterization of novel photo-definable polymer material (optical, electrical, mechanical) \n \n\u2022Analysis and development of electroless Pt/Ru co-deposition for DMFC catalyst \n \n\u2022Collaborated with industry mentors from: Intel, Texas Instruments, Applied Materials, IBM \n \n\u2022Coordinated research for three undergraduates and one masters student Student Intern Georgia Tech Research Institute June 2005  \u2013  August 2005  (3 months) Project: \nMicro-Fabricated True-Time Delay Circuit for Phased Array Radar \n \nSkills: \nFabrication, Optical Characterization, Electrical Characterization Student Intern Georgia Tech Research Institute June 2005  \u2013  August 2005  (3 months) Project: \nMicro-Fabricated True-Time Delay Circuit for Phased Array Radar \n \nSkills: \nFabrication, Optical Characterization, Electrical Characterization Skills Characterization JMP Design of Experiments Thin Films Failure Analysis Semiconductors Process Integration Photolithography Materials Science CVD Metrology Project Management Technical Leadership SPC Semiconductor Packaging Technical Presentations Influence Others Statistics Advanced Packaging... Opto-Electronic Device... Process Development Equipment Development Microelectronics Manufacturing See 9+ \u00a0 \u00a0 See less Skills  Characterization JMP Design of Experiments Thin Films Failure Analysis Semiconductors Process Integration Photolithography Materials Science CVD Metrology Project Management Technical Leadership SPC Semiconductor Packaging Technical Presentations Influence Others Statistics Advanced Packaging... Opto-Electronic Device... Process Development Equipment Development Microelectronics Manufacturing See 9+ \u00a0 \u00a0 See less Characterization JMP Design of Experiments Thin Films Failure Analysis Semiconductors Process Integration Photolithography Materials Science CVD Metrology Project Management Technical Leadership SPC Semiconductor Packaging Technical Presentations Influence Others Statistics Advanced Packaging... Opto-Electronic Device... Process Development Equipment Development Microelectronics Manufacturing See 9+ \u00a0 \u00a0 See less Characterization JMP Design of Experiments Thin Films Failure Analysis Semiconductors Process Integration Photolithography Materials Science CVD Metrology Project Management Technical Leadership SPC Semiconductor Packaging Technical Presentations Influence Others Statistics Advanced Packaging... Opto-Electronic Device... Process Development Equipment Development Microelectronics Manufacturing See 9+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Ph. D,  Chemical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 The Electrochemical Society\nAmerican Chemical Engineering Graduate Students University of California, Berkeley B.S.,  Chemical Engineering 2003  \u2013 2005 Georgia Institute of Technology Ph. D,  Chemical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 The Electrochemical Society\nAmerican Chemical Engineering Graduate Students Georgia Institute of Technology Ph. D,  Chemical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 The Electrochemical Society\nAmerican Chemical Engineering Graduate Students Georgia Institute of Technology Ph. D,  Chemical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 The Electrochemical Society\nAmerican Chemical Engineering Graduate Students University of California, Berkeley B.S.,  Chemical Engineering 2003  \u2013 2005 University of California, Berkeley B.S.,  Chemical Engineering 2003  \u2013 2005 University of California, Berkeley B.S.,  Chemical Engineering 2003  \u2013 2005 ", "Summary Experienced Project Manager, PRINCE2 Practitioner \nSix Sigma Blackbelt (Specializing in both Manufacturing and Service Industry) \nOperations Management \nTransition Management Summary Experienced Project Manager, PRINCE2 Practitioner \nSix Sigma Blackbelt (Specializing in both Manufacturing and Service Industry) \nOperations Management \nTransition Management Experienced Project Manager, PRINCE2 Practitioner \nSix Sigma Blackbelt (Specializing in both Manufacturing and Service Industry) \nOperations Management \nTransition Management Experienced Project Manager, PRINCE2 Practitioner \nSix Sigma Blackbelt (Specializing in both Manufacturing and Service Industry) \nOperations Management \nTransition Management Experience Senior Manager Tata Consultancy Services June 2015  \u2013 Present (3 months) Philippines Senior Quality and Operations Manager - Ecotower/Philippine Board Member hibu January 2013  \u2013  June 2015  (2 years 6 months) Philippines Orland reports to the Vice President of Philippines/India Operations. The Senior Operations Manager holds responsibility for Strategic & Operational planning and management of all aspects, including staffs for a number of programs, projects and/or departments. The Senior Manager acts on behalf of the Vice President in his absence. The Senior Manager plays an important role in strategic planning, program developing and policy development. It is the Senior Manager\u2019s responsibility to ensure that all SLAs are met. Orland is responsible for ~750 people. Nominated and endorsed as a Board Member, 2014. Project Manager Maersk Line June 2010  \u2013  July 2012  (2 years 2 months) Manila, Philippines This function was responsible for coordinating with the various departments & stakeholders and mapped out the project pipeline that was consistent with the company strategy, commitment and goals. It was also responsible for ensuring that the projects were properly resourced. The function took charge of the governance of the project implementation which included resourcing, adherence to budget and timelines. Deployed key strategic projects. Acted as a process excellence consultant applying principles of six sigma and lean to facilitate optimization of key and strategic processes. Continuous Improvement Manager Convergys May 2007  \u2013  June 2010  (3 years 2 months) Philippines This position functioned as the primary Business Process Excellence (BPE) Lead tasked to review, implement and standardize CPS-wide processes. A key resident Subject Matter Expert regarding Continuous Improvement initiatives directly tied to strategic business unit objectives and operations strategy. This position was also responsible for developing and conducting Continuous Improvement Training Programs. Manufacturing Manager Samsung Electronics March 2006  \u2013  May 2007  (1 year 3 months) This position was in-charge of the manufacturing operation of the PCB line (Half-height and Slim Models). This included maintaining the line productivity indices, quality indices and managing team dynamics. Innovation role included identifying opportunities for productivity/innovation through the use of automation, lean tools, six sigma, and other tools within SEPHIL SMT/PCB area and its sub-contractors. Industrial Engineering Supervisor Kraft Foods Group September 2004  \u2013  February 2006  (1 year 6 months) Philippines The position was accountable for developing systems and procedures to measure manufacturing performance, to analyze manufacturing issues, propose solutions and identify opportunities for productivity gains, and to continuously establish and validate standards by applying strategic Manufacturing Systems and Industrial Engineering Tools such as Six Sigma Process, Value Stream Mapping, CI process and other tools. Managed three (3) Production Analysts Senior Manufacturing Engineer Intel Corporation May 1997  \u2013  June 2003  (6 years 2 months) Philippines The Senior Manufacturing Engineer determined the most efficient sequence of operations and workflow and established methods for maximum utilization of production facilities and personnel. Developed metrics to measure equipment and factory capacity and output, and to identify equipment and process flow bottlenecks. Worked hand-in-hand with various groups particularly manufacturing and engineering to improve and/or eliminate the bottleneck thus improving the total plant output. Managed five (5) Industrial Engineers and one (1) Admin Sales Engineer ABB June 1994  \u2013  June 1996  (2 years 1 month) Philippines The position was responsible for managing and developing direct dealers in the Luzon Region. The project was also responsible for managing key corporate accounts. Provided the dealers with the technical know-how in the design of the HVAC systems. Senior Manager Tata Consultancy Services June 2015  \u2013 Present (3 months) Philippines Senior Manager Tata Consultancy Services June 2015  \u2013 Present (3 months) Philippines Senior Quality and Operations Manager - Ecotower/Philippine Board Member hibu January 2013  \u2013  June 2015  (2 years 6 months) Philippines Orland reports to the Vice President of Philippines/India Operations. The Senior Operations Manager holds responsibility for Strategic & Operational planning and management of all aspects, including staffs for a number of programs, projects and/or departments. The Senior Manager acts on behalf of the Vice President in his absence. The Senior Manager plays an important role in strategic planning, program developing and policy development. It is the Senior Manager\u2019s responsibility to ensure that all SLAs are met. Orland is responsible for ~750 people. Nominated and endorsed as a Board Member, 2014. Senior Quality and Operations Manager - Ecotower/Philippine Board Member hibu January 2013  \u2013  June 2015  (2 years 6 months) Philippines Orland reports to the Vice President of Philippines/India Operations. The Senior Operations Manager holds responsibility for Strategic & Operational planning and management of all aspects, including staffs for a number of programs, projects and/or departments. The Senior Manager acts on behalf of the Vice President in his absence. The Senior Manager plays an important role in strategic planning, program developing and policy development. It is the Senior Manager\u2019s responsibility to ensure that all SLAs are met. Orland is responsible for ~750 people. Nominated and endorsed as a Board Member, 2014. Project Manager Maersk Line June 2010  \u2013  July 2012  (2 years 2 months) Manila, Philippines This function was responsible for coordinating with the various departments & stakeholders and mapped out the project pipeline that was consistent with the company strategy, commitment and goals. It was also responsible for ensuring that the projects were properly resourced. The function took charge of the governance of the project implementation which included resourcing, adherence to budget and timelines. Deployed key strategic projects. Acted as a process excellence consultant applying principles of six sigma and lean to facilitate optimization of key and strategic processes. Project Manager Maersk Line June 2010  \u2013  July 2012  (2 years 2 months) Manila, Philippines This function was responsible for coordinating with the various departments & stakeholders and mapped out the project pipeline that was consistent with the company strategy, commitment and goals. It was also responsible for ensuring that the projects were properly resourced. The function took charge of the governance of the project implementation which included resourcing, adherence to budget and timelines. Deployed key strategic projects. Acted as a process excellence consultant applying principles of six sigma and lean to facilitate optimization of key and strategic processes. Continuous Improvement Manager Convergys May 2007  \u2013  June 2010  (3 years 2 months) Philippines This position functioned as the primary Business Process Excellence (BPE) Lead tasked to review, implement and standardize CPS-wide processes. A key resident Subject Matter Expert regarding Continuous Improvement initiatives directly tied to strategic business unit objectives and operations strategy. This position was also responsible for developing and conducting Continuous Improvement Training Programs. Continuous Improvement Manager Convergys May 2007  \u2013  June 2010  (3 years 2 months) Philippines This position functioned as the primary Business Process Excellence (BPE) Lead tasked to review, implement and standardize CPS-wide processes. A key resident Subject Matter Expert regarding Continuous Improvement initiatives directly tied to strategic business unit objectives and operations strategy. This position was also responsible for developing and conducting Continuous Improvement Training Programs. Manufacturing Manager Samsung Electronics March 2006  \u2013  May 2007  (1 year 3 months) This position was in-charge of the manufacturing operation of the PCB line (Half-height and Slim Models). This included maintaining the line productivity indices, quality indices and managing team dynamics. Innovation role included identifying opportunities for productivity/innovation through the use of automation, lean tools, six sigma, and other tools within SEPHIL SMT/PCB area and its sub-contractors. Manufacturing Manager Samsung Electronics March 2006  \u2013  May 2007  (1 year 3 months) This position was in-charge of the manufacturing operation of the PCB line (Half-height and Slim Models). This included maintaining the line productivity indices, quality indices and managing team dynamics. Innovation role included identifying opportunities for productivity/innovation through the use of automation, lean tools, six sigma, and other tools within SEPHIL SMT/PCB area and its sub-contractors. Industrial Engineering Supervisor Kraft Foods Group September 2004  \u2013  February 2006  (1 year 6 months) Philippines The position was accountable for developing systems and procedures to measure manufacturing performance, to analyze manufacturing issues, propose solutions and identify opportunities for productivity gains, and to continuously establish and validate standards by applying strategic Manufacturing Systems and Industrial Engineering Tools such as Six Sigma Process, Value Stream Mapping, CI process and other tools. Managed three (3) Production Analysts Industrial Engineering Supervisor Kraft Foods Group September 2004  \u2013  February 2006  (1 year 6 months) Philippines The position was accountable for developing systems and procedures to measure manufacturing performance, to analyze manufacturing issues, propose solutions and identify opportunities for productivity gains, and to continuously establish and validate standards by applying strategic Manufacturing Systems and Industrial Engineering Tools such as Six Sigma Process, Value Stream Mapping, CI process and other tools. Managed three (3) Production Analysts Senior Manufacturing Engineer Intel Corporation May 1997  \u2013  June 2003  (6 years 2 months) Philippines The Senior Manufacturing Engineer determined the most efficient sequence of operations and workflow and established methods for maximum utilization of production facilities and personnel. Developed metrics to measure equipment and factory capacity and output, and to identify equipment and process flow bottlenecks. Worked hand-in-hand with various groups particularly manufacturing and engineering to improve and/or eliminate the bottleneck thus improving the total plant output. Managed five (5) Industrial Engineers and one (1) Admin Senior Manufacturing Engineer Intel Corporation May 1997  \u2013  June 2003  (6 years 2 months) Philippines The Senior Manufacturing Engineer determined the most efficient sequence of operations and workflow and established methods for maximum utilization of production facilities and personnel. Developed metrics to measure equipment and factory capacity and output, and to identify equipment and process flow bottlenecks. Worked hand-in-hand with various groups particularly manufacturing and engineering to improve and/or eliminate the bottleneck thus improving the total plant output. Managed five (5) Industrial Engineers and one (1) Admin Sales Engineer ABB June 1994  \u2013  June 1996  (2 years 1 month) Philippines The position was responsible for managing and developing direct dealers in the Luzon Region. The project was also responsible for managing key corporate accounts. Provided the dealers with the technical know-how in the design of the HVAC systems. Sales Engineer ABB June 1994  \u2013  June 1996  (2 years 1 month) Philippines The position was responsible for managing and developing direct dealers in the Luzon Region. The project was also responsible for managing key corporate accounts. Provided the dealers with the technical know-how in the design of the HVAC systems. Languages Filipino Filipino Filipino Skills Six Sigma Operational Excellence Continuous Improvement Quality Management Lean Manufacturing Process Management Operations Management Minitab Business Process... Project Portfolio... Change Management Strategic Planning Project Management Program Management Management Business Process Strategy See 2+ \u00a0 \u00a0 See less Skills  Six Sigma Operational Excellence Continuous Improvement Quality Management Lean Manufacturing Process Management Operations Management Minitab Business Process... Project Portfolio... Change Management Strategic Planning Project Management Program Management Management Business Process Strategy See 2+ \u00a0 \u00a0 See less Six Sigma Operational Excellence Continuous Improvement Quality Management Lean Manufacturing Process Management Operations Management Minitab Business Process... Project Portfolio... Change Management Strategic Planning Project Management Program Management Management Business Process Strategy See 2+ \u00a0 \u00a0 See less Six Sigma Operational Excellence Continuous Improvement Quality Management Lean Manufacturing Process Management Operations Management Minitab Business Process... Project Portfolio... Change Management Strategic Planning Project Management Program Management Management Business Process Strategy See 2+ \u00a0 \u00a0 See less Education PRINCE2 Practitioner Certificate,  Project Management 2011  \u2013 2011 Cotecna Certificate,  Six Sigma Black Belt 2007  \u2013 2008 De La Salle University BS Industrial Engineering,  Engineering 1990  \u2013 1994 PRINCE2 Practitioner Certificate,  Project Management 2011  \u2013 2011 PRINCE2 Practitioner Certificate,  Project Management 2011  \u2013 2011 PRINCE2 Practitioner Certificate,  Project Management 2011  \u2013 2011 Cotecna Certificate,  Six Sigma Black Belt 2007  \u2013 2008 Cotecna Certificate,  Six Sigma Black Belt 2007  \u2013 2008 Cotecna Certificate,  Six Sigma Black Belt 2007  \u2013 2008 De La Salle University BS Industrial Engineering,  Engineering 1990  \u2013 1994 De La Salle University BS Industrial Engineering,  Engineering 1990  \u2013 1994 De La Salle University BS Industrial Engineering,  Engineering 1990  \u2013 1994 Honors & Awards Best Senior Manager - Support hibu Philippines October 2013 Best Senior Manager - Operations hibu Philippines October 2014 Best Senior Manager - Support hibu Philippines October 2013 Best Senior Manager - Support hibu Philippines October 2013 Best Senior Manager - Support hibu Philippines October 2013 Best Senior Manager - Operations hibu Philippines October 2014 Best Senior Manager - Operations hibu Philippines October 2014 Best Senior Manager - Operations hibu Philippines October 2014 ", "Experience Director of Transportation Security Hi-Tec Systems, Inc. December 2014  \u2013 Present (9 months) Washington, D.C. Heading the business development, growth and management of ongoing and new contracts for Transportation Security. Senior Manager Quasars, Inc. August 2011  \u2013  December 2014  (3 years 5 months) Arlington, VA Transitioned from sub-contractor to prime role in the support of TSA\u2019s for the \u201cProfessional Engineering and Logistical Support Services\u201d (PELSS) contract. Headed a critical project and managed over 15 staff members for TSA\u2019s Checkpoint Technology Division (CTD) to identify technologies enabling improved operations associated with passenger carry-on screening and improve their strategic planning. Promoted to Missions Analysis Division (MAD) Task Area Lead to drive critical programmatic efforts for TSA\u2019s Office of Security Capabilities (OSC).  \n\u2022 Successfully delivered and finalized the TRMH for achieving improved AD-102 and SELC compliance with the approval of OSC\u2019s Assistant Administrator (AA) and Division Directors. \n\u2022 Supported multiple business development efforts. Presented at orals for TSA\u2019s 2014 Program Management Support Services contract and served in the key personnel role of Systems Engineering Specialist. \n\u2022 Developed multiple cost-benefit analyses (CBA) in support of procurement and strategic planning efforts. Improved CBA quality by expanding on modeling and simulation as well as conceptual 3D modeling. Program & Engineering Manager Dynamic Security Concepts, Inc. (DSCI) December 2007  \u2013  August 2011  (3 years 9 months) Arlington, VA Established and managed DSCI\u2019s new office in the DC Metro Area for providing Systems Engineering, Test Engineering, Systems Integration, Facility Support and Program Management Services to the Transportation Security Administration (TSA). Lead successful capture of large DSCI sub-contracts with all IDIQ contract awardees for TSA\u2019s $100M 5-Year PELSS contract, enabling DSCI\u2019s growth beyond the small business sector. Expanded DSCI\u2019s business sector as the Program Manager supporting one of TSA\u2019s 5-Year \u201cSecurity Equipment Systems Integration\u201d (SESI) IDIQ contract awardees and enabled the capture of the winning \u201cTest, Evaluation and Operational Integration of Security Equipment\u201d task award as a key proposal team member. \n\u2022 Managed the integration of over thirty new engineering and test support staff with the established clientele, other government contractors, and DSCI headquarters staff in less than 2 years. Improved corporate operations through process enhancements, team communications, staff training, and effective annual performance reviews. \n\u2022 Supported the statement of work development, source selection, and construction of the TSA System Integration Facility (TSIF) at Reagan National Airport. Recognized by TSA with DHS\u2019s outstanding performance award on April 2011 for making a significant impact in less than one year on the PELSS contract. \n\u2022 Selected as the Prime\u2019s Deputy Program Manager and Program Support Services manager responsible for all formal PELSS deliverables including document management, technical editing, quality assurance, and ISO 9001-2008 process development. Headed programmatic efforts such as the contract transition and management plans, monthly program management reviews, and the analysis of performance assessments from the client. Program Manager / Engineering Manager ENSCO, Inc. March 2004  \u2013  December 2007  (3 years 10 months) Springfield, VA Negotiated and successfully executed an asset transfer and several consecutive time & materials contracts for the follow-on development phase of EDS equipment with SureScan. Managed firm-fixed price contract for the technical development of next-generation radio ranging technology tied to a commercial safety application and targeted as a critical GPS-denied solution for ENSCO\u2019s other strategic markets. Supported operations and maintenance subcontract for ENSCO\u2019s SENTRY system used by the Pentagon Force Protection Agency (PFPA) for their Chemical Biological Radiological and Nuclear (CBRN) Early Warning and Decision Support System. \n \nDirected technical staff of over eight engineers in completing SureScan\u2019s final software development phase as well as lead the commercialization phase for transitioning from pre-production to production systems of a next-generation airport security 3-D explosive detection system. Senior Hardware Development Engineer Agilent Technologies July 1999  \u2013  August 2004  (5 years 2 months) Santa Clara, CA Developed the world\u2019s highest pin count ATE interface for Agilent\u2019s latest Flash/DRAM memory testers. Pioneered next-generation interconnect technology and applied Six Sigma design practices to build a reliable patented ATE interface with over 11,000 contacts at a significantly lower cost. Demonstrated effective R&D outsourcing and led wafer sort probing integration efforts with key customers, enabling an 11-0 winning record against competitors. Delivered +$350MM of equipment across eleven accounts for a market share beyond 70%. Senior Manufacturing Engineer Intel Corporation September 1996  \u2013  July 1999  (2 years 11 months) Santa Clara, CA Headed the development and the continuous improvement of probe card analyzers for the centralized engineering organization to support Intel factories worldwide and meet ISO 9001 standards. Successfully released 12 machines to Intel factories valued at +$6MM. Effectively drove the continuous improvement of metrology with statistical process capability analysis and performance tracking indicators. Director of Transportation Security Hi-Tec Systems, Inc. December 2014  \u2013 Present (9 months) Washington, D.C. Heading the business development, growth and management of ongoing and new contracts for Transportation Security. Director of Transportation Security Hi-Tec Systems, Inc. December 2014  \u2013 Present (9 months) Washington, D.C. Heading the business development, growth and management of ongoing and new contracts for Transportation Security. Senior Manager Quasars, Inc. August 2011  \u2013  December 2014  (3 years 5 months) Arlington, VA Transitioned from sub-contractor to prime role in the support of TSA\u2019s for the \u201cProfessional Engineering and Logistical Support Services\u201d (PELSS) contract. Headed a critical project and managed over 15 staff members for TSA\u2019s Checkpoint Technology Division (CTD) to identify technologies enabling improved operations associated with passenger carry-on screening and improve their strategic planning. Promoted to Missions Analysis Division (MAD) Task Area Lead to drive critical programmatic efforts for TSA\u2019s Office of Security Capabilities (OSC).  \n\u2022 Successfully delivered and finalized the TRMH for achieving improved AD-102 and SELC compliance with the approval of OSC\u2019s Assistant Administrator (AA) and Division Directors. \n\u2022 Supported multiple business development efforts. Presented at orals for TSA\u2019s 2014 Program Management Support Services contract and served in the key personnel role of Systems Engineering Specialist. \n\u2022 Developed multiple cost-benefit analyses (CBA) in support of procurement and strategic planning efforts. Improved CBA quality by expanding on modeling and simulation as well as conceptual 3D modeling. Senior Manager Quasars, Inc. August 2011  \u2013  December 2014  (3 years 5 months) Arlington, VA Transitioned from sub-contractor to prime role in the support of TSA\u2019s for the \u201cProfessional Engineering and Logistical Support Services\u201d (PELSS) contract. Headed a critical project and managed over 15 staff members for TSA\u2019s Checkpoint Technology Division (CTD) to identify technologies enabling improved operations associated with passenger carry-on screening and improve their strategic planning. Promoted to Missions Analysis Division (MAD) Task Area Lead to drive critical programmatic efforts for TSA\u2019s Office of Security Capabilities (OSC).  \n\u2022 Successfully delivered and finalized the TRMH for achieving improved AD-102 and SELC compliance with the approval of OSC\u2019s Assistant Administrator (AA) and Division Directors. \n\u2022 Supported multiple business development efforts. Presented at orals for TSA\u2019s 2014 Program Management Support Services contract and served in the key personnel role of Systems Engineering Specialist. \n\u2022 Developed multiple cost-benefit analyses (CBA) in support of procurement and strategic planning efforts. Improved CBA quality by expanding on modeling and simulation as well as conceptual 3D modeling. Program & Engineering Manager Dynamic Security Concepts, Inc. (DSCI) December 2007  \u2013  August 2011  (3 years 9 months) Arlington, VA Established and managed DSCI\u2019s new office in the DC Metro Area for providing Systems Engineering, Test Engineering, Systems Integration, Facility Support and Program Management Services to the Transportation Security Administration (TSA). Lead successful capture of large DSCI sub-contracts with all IDIQ contract awardees for TSA\u2019s $100M 5-Year PELSS contract, enabling DSCI\u2019s growth beyond the small business sector. Expanded DSCI\u2019s business sector as the Program Manager supporting one of TSA\u2019s 5-Year \u201cSecurity Equipment Systems Integration\u201d (SESI) IDIQ contract awardees and enabled the capture of the winning \u201cTest, Evaluation and Operational Integration of Security Equipment\u201d task award as a key proposal team member. \n\u2022 Managed the integration of over thirty new engineering and test support staff with the established clientele, other government contractors, and DSCI headquarters staff in less than 2 years. Improved corporate operations through process enhancements, team communications, staff training, and effective annual performance reviews. \n\u2022 Supported the statement of work development, source selection, and construction of the TSA System Integration Facility (TSIF) at Reagan National Airport. Recognized by TSA with DHS\u2019s outstanding performance award on April 2011 for making a significant impact in less than one year on the PELSS contract. \n\u2022 Selected as the Prime\u2019s Deputy Program Manager and Program Support Services manager responsible for all formal PELSS deliverables including document management, technical editing, quality assurance, and ISO 9001-2008 process development. Headed programmatic efforts such as the contract transition and management plans, monthly program management reviews, and the analysis of performance assessments from the client. Program & Engineering Manager Dynamic Security Concepts, Inc. (DSCI) December 2007  \u2013  August 2011  (3 years 9 months) Arlington, VA Established and managed DSCI\u2019s new office in the DC Metro Area for providing Systems Engineering, Test Engineering, Systems Integration, Facility Support and Program Management Services to the Transportation Security Administration (TSA). Lead successful capture of large DSCI sub-contracts with all IDIQ contract awardees for TSA\u2019s $100M 5-Year PELSS contract, enabling DSCI\u2019s growth beyond the small business sector. Expanded DSCI\u2019s business sector as the Program Manager supporting one of TSA\u2019s 5-Year \u201cSecurity Equipment Systems Integration\u201d (SESI) IDIQ contract awardees and enabled the capture of the winning \u201cTest, Evaluation and Operational Integration of Security Equipment\u201d task award as a key proposal team member. \n\u2022 Managed the integration of over thirty new engineering and test support staff with the established clientele, other government contractors, and DSCI headquarters staff in less than 2 years. Improved corporate operations through process enhancements, team communications, staff training, and effective annual performance reviews. \n\u2022 Supported the statement of work development, source selection, and construction of the TSA System Integration Facility (TSIF) at Reagan National Airport. Recognized by TSA with DHS\u2019s outstanding performance award on April 2011 for making a significant impact in less than one year on the PELSS contract. \n\u2022 Selected as the Prime\u2019s Deputy Program Manager and Program Support Services manager responsible for all formal PELSS deliverables including document management, technical editing, quality assurance, and ISO 9001-2008 process development. Headed programmatic efforts such as the contract transition and management plans, monthly program management reviews, and the analysis of performance assessments from the client. Program Manager / Engineering Manager ENSCO, Inc. March 2004  \u2013  December 2007  (3 years 10 months) Springfield, VA Negotiated and successfully executed an asset transfer and several consecutive time & materials contracts for the follow-on development phase of EDS equipment with SureScan. Managed firm-fixed price contract for the technical development of next-generation radio ranging technology tied to a commercial safety application and targeted as a critical GPS-denied solution for ENSCO\u2019s other strategic markets. Supported operations and maintenance subcontract for ENSCO\u2019s SENTRY system used by the Pentagon Force Protection Agency (PFPA) for their Chemical Biological Radiological and Nuclear (CBRN) Early Warning and Decision Support System. \n \nDirected technical staff of over eight engineers in completing SureScan\u2019s final software development phase as well as lead the commercialization phase for transitioning from pre-production to production systems of a next-generation airport security 3-D explosive detection system. Program Manager / Engineering Manager ENSCO, Inc. March 2004  \u2013  December 2007  (3 years 10 months) Springfield, VA Negotiated and successfully executed an asset transfer and several consecutive time & materials contracts for the follow-on development phase of EDS equipment with SureScan. Managed firm-fixed price contract for the technical development of next-generation radio ranging technology tied to a commercial safety application and targeted as a critical GPS-denied solution for ENSCO\u2019s other strategic markets. Supported operations and maintenance subcontract for ENSCO\u2019s SENTRY system used by the Pentagon Force Protection Agency (PFPA) for their Chemical Biological Radiological and Nuclear (CBRN) Early Warning and Decision Support System. \n \nDirected technical staff of over eight engineers in completing SureScan\u2019s final software development phase as well as lead the commercialization phase for transitioning from pre-production to production systems of a next-generation airport security 3-D explosive detection system. Senior Hardware Development Engineer Agilent Technologies July 1999  \u2013  August 2004  (5 years 2 months) Santa Clara, CA Developed the world\u2019s highest pin count ATE interface for Agilent\u2019s latest Flash/DRAM memory testers. Pioneered next-generation interconnect technology and applied Six Sigma design practices to build a reliable patented ATE interface with over 11,000 contacts at a significantly lower cost. Demonstrated effective R&D outsourcing and led wafer sort probing integration efforts with key customers, enabling an 11-0 winning record against competitors. Delivered +$350MM of equipment across eleven accounts for a market share beyond 70%. Senior Hardware Development Engineer Agilent Technologies July 1999  \u2013  August 2004  (5 years 2 months) Santa Clara, CA Developed the world\u2019s highest pin count ATE interface for Agilent\u2019s latest Flash/DRAM memory testers. Pioneered next-generation interconnect technology and applied Six Sigma design practices to build a reliable patented ATE interface with over 11,000 contacts at a significantly lower cost. Demonstrated effective R&D outsourcing and led wafer sort probing integration efforts with key customers, enabling an 11-0 winning record against competitors. Delivered +$350MM of equipment across eleven accounts for a market share beyond 70%. Senior Manufacturing Engineer Intel Corporation September 1996  \u2013  July 1999  (2 years 11 months) Santa Clara, CA Headed the development and the continuous improvement of probe card analyzers for the centralized engineering organization to support Intel factories worldwide and meet ISO 9001 standards. Successfully released 12 machines to Intel factories valued at +$6MM. Effectively drove the continuous improvement of metrology with statistical process capability analysis and performance tracking indicators. Senior Manufacturing Engineer Intel Corporation September 1996  \u2013  July 1999  (2 years 11 months) Santa Clara, CA Headed the development and the continuous improvement of probe card analyzers for the centralized engineering organization to support Intel factories worldwide and meet ISO 9001 standards. Successfully released 12 machines to Intel factories valued at +$6MM. Effectively drove the continuous improvement of metrology with statistical process capability analysis and performance tracking indicators. Skills Program Management Government Contracting Systems Engineering Earned Value Management DoD Requirements Management Integration Engineering Management Security Clearance Requirements Analysis Proposal Writing Six Sigma Engineering Configuration Management Cross-functional Team... Aerospace Testing Process Improvement See 3+ \u00a0 \u00a0 See less Skills  Program Management Government Contracting Systems Engineering Earned Value Management DoD Requirements Management Integration Engineering Management Security Clearance Requirements Analysis Proposal Writing Six Sigma Engineering Configuration Management Cross-functional Team... Aerospace Testing Process Improvement See 3+ \u00a0 \u00a0 See less Program Management Government Contracting Systems Engineering Earned Value Management DoD Requirements Management Integration Engineering Management Security Clearance Requirements Analysis Proposal Writing Six Sigma Engineering Configuration Management Cross-functional Team... Aerospace Testing Process Improvement See 3+ \u00a0 \u00a0 See less Program Management Government Contracting Systems Engineering Earned Value Management DoD Requirements Management Integration Engineering Management Security Clearance Requirements Analysis Proposal Writing Six Sigma Engineering Configuration Management Cross-functional Team... Aerospace Testing Process Improvement See 3+ \u00a0 \u00a0 See less Education Rensselaer Polytechnic Institute Master's Degree,  Computer and Systems Engineering 1994  \u2013 1996 Research Assistant for NY State Center for Advanced Technology in Automation, Robotics & Manufacturing Carnegie Mellon University Bachelor of Science (B.S.) / Minor,  Electrical and Computer Engineering / Manufacturing Engineering 1991  \u2013 1994 Rensselaer Polytechnic Institute Master's Degree,  Computer and Systems Engineering 1994  \u2013 1996 Research Assistant for NY State Center for Advanced Technology in Automation, Robotics & Manufacturing Rensselaer Polytechnic Institute Master's Degree,  Computer and Systems Engineering 1994  \u2013 1996 Research Assistant for NY State Center for Advanced Technology in Automation, Robotics & Manufacturing Rensselaer Polytechnic Institute Master's Degree,  Computer and Systems Engineering 1994  \u2013 1996 Research Assistant for NY State Center for Advanced Technology in Automation, Robotics & Manufacturing Carnegie Mellon University Bachelor of Science (B.S.) / Minor,  Electrical and Computer Engineering / Manufacturing Engineering 1991  \u2013 1994 Carnegie Mellon University Bachelor of Science (B.S.) / Minor,  Electrical and Computer Engineering / Manufacturing Engineering 1991  \u2013 1994 Carnegie Mellon University Bachelor of Science (B.S.) / Minor,  Electrical and Computer Engineering / Manufacturing Engineering 1991  \u2013 1994 ", "Skills Cross-functional Team... SPC Semiconductors Manufacturing Process Improvement Program Management Leadership Product Development Lean Manufacturing Operations Management Continuous Improvement Testing Team Leadership Electronics Team Building Product Management Training Engineering Management Project Management People Management Project Planning See 6+ \u00a0 \u00a0 See less Skills  Cross-functional Team... SPC Semiconductors Manufacturing Process Improvement Program Management Leadership Product Development Lean Manufacturing Operations Management Continuous Improvement Testing Team Leadership Electronics Team Building Product Management Training Engineering Management Project Management People Management Project Planning See 6+ \u00a0 \u00a0 See less Cross-functional Team... SPC Semiconductors Manufacturing Process Improvement Program Management Leadership Product Development Lean Manufacturing Operations Management Continuous Improvement Testing Team Leadership Electronics Team Building Product Management Training Engineering Management Project Management People Management Project Planning See 6+ \u00a0 \u00a0 See less Cross-functional Team... SPC Semiconductors Manufacturing Process Improvement Program Management Leadership Product Development Lean Manufacturing Operations Management Continuous Improvement Testing Team Leadership Electronics Team Building Product Management Training Engineering Management Project Management People Management Project Planning See 6+ \u00a0 \u00a0 See less ", "Languages English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Semiconductors Process Improvement Project Planning Semiconductor Industry Cross-functional Team... Management Product Management Competitive Analysis JMP Product Marketing Six Sigma Finance Budget Information Systems Intel Sales Management Forecasting Budgets FMEA TRIZ Maximo Manufacturing Manufacturing... Lean Manufacturing Corporate Finance Quantitative Research Research Design Team Leadership Global Strategy Strategic Leadership Strategic Data Analysis See 16+ \u00a0 \u00a0 See less Skills  Semiconductors Process Improvement Project Planning Semiconductor Industry Cross-functional Team... Management Product Management Competitive Analysis JMP Product Marketing Six Sigma Finance Budget Information Systems Intel Sales Management Forecasting Budgets FMEA TRIZ Maximo Manufacturing Manufacturing... Lean Manufacturing Corporate Finance Quantitative Research Research Design Team Leadership Global Strategy Strategic Leadership Strategic Data Analysis See 16+ \u00a0 \u00a0 See less Semiconductors Process Improvement Project Planning Semiconductor Industry Cross-functional Team... Management Product Management Competitive Analysis JMP Product Marketing Six Sigma Finance Budget Information Systems Intel Sales Management Forecasting Budgets FMEA TRIZ Maximo Manufacturing Manufacturing... Lean Manufacturing Corporate Finance Quantitative Research Research Design Team Leadership Global Strategy Strategic Leadership Strategic Data Analysis See 16+ \u00a0 \u00a0 See less Semiconductors Process Improvement Project Planning Semiconductor Industry Cross-functional Team... Management Product Management Competitive Analysis JMP Product Marketing Six Sigma Finance Budget Information Systems Intel Sales Management Forecasting Budgets FMEA TRIZ Maximo Manufacturing Manufacturing... Lean Manufacturing Corporate Finance Quantitative Research Research Design Team Leadership Global Strategy Strategic Leadership Strategic Data Analysis See 16+ \u00a0 \u00a0 See less ", "Summary A growth-oriented and highly talented Senior Leader with a strong background in Operations, Manufacturing, Quality, and Engineering spanning the entire life cycle. Cross functional and multi-location manager driving Continuous Improvement using Six Sigma and Root Cause Corrective action tools to achieve strategic objectives. Summary A growth-oriented and highly talented Senior Leader with a strong background in Operations, Manufacturing, Quality, and Engineering spanning the entire life cycle. Cross functional and multi-location manager driving Continuous Improvement using Six Sigma and Root Cause Corrective action tools to achieve strategic objectives. A growth-oriented and highly talented Senior Leader with a strong background in Operations, Manufacturing, Quality, and Engineering spanning the entire life cycle. Cross functional and multi-location manager driving Continuous Improvement using Six Sigma and Root Cause Corrective action tools to achieve strategic objectives. A growth-oriented and highly talented Senior Leader with a strong background in Operations, Manufacturing, Quality, and Engineering spanning the entire life cycle. Cross functional and multi-location manager driving Continuous Improvement using Six Sigma and Root Cause Corrective action tools to achieve strategic objectives. Experience Global IT Director Oracle December 2012  \u2013 Present (2 years 9 months) San Francisco Bay Area Platoon Sergeant/Operations Chief United States Marine Corps January 1991  \u2013 Present (24 years 8 months) Various Infantry Combat Veteran called to active duty in support of Operations: Enduring Freedom, Noble Eagle, and Iraqi Freedom. Trained, supervised, and evaluated platoon of 60+ Marines. Conducted Homeland Security and Anti-terrorism operations in the US and Iraq for 1.5 years. Currently supporting the Camp Pendleton Emergency Operations Center with local and FEMA related exercises and real life emergencies. Program Quality Manager Raytheon June 2010  \u2013  December 2012  (2 years 7 months) Santa Barbara, California Area Quality Manager for all Electronic Warfare Programs supporting the Business Area General Manager, 7 Directors, and 29 Program Managers. Responsible for overall Program and Functional area compliance to well defined Quality Processes and Procedures ensuring meeting cost and schedule targets while maintaining Mission Assurance. This was accomplished by effectively and efficiently managing a high performing team of Quality Engineers and Quality Technicians. Control Account Manager for over $300M in bookings per year, responsible for Quality and major elements of Operations, Supply Chain, and Engineering. Experience from Proposal Creation through the management of budgets and schedules using the Earned Value Management System. Change agent in creating, implementing, monitoring, and continuously improving processes used across the Division. Manager Manufacturing Support Engineering Raytheon April 2005  \u2013  June 2010  (5 years 3 months) Santa Barbara, California Area Department Manager responsible for various functions of Raytheon\u2019s Electronic Warfare Programs. Quality, Operations, Supplier and Engineering responsibilities actively managed through Sub-Managers, Engineers and Technicians. Leading in a proactive forward thinking manner that employed the staff where they were best suited given their capabilities while pushing the envelope of what was possible.  \n\uf06e Managed: Program Quality Engineering, Hardware Quality Engineering, Supplier Quality, Manufacturing Engineering, Tooling Design, Industrial Engineering, Inspection, Certified Operator Training, Material Review Board, Failed Parts Library, Tool Crib, Planners, Documentation Control, Receiving Inspection & Test, and Sell-Off Operations. Dotted line management of Test Support Engineering. Manufacturing Program Manager Raytheon April 2004  \u2013  April 2005  (1 year 1 month) Santa Barbara, California Area Six Sigma Specialist MPM in charge of full-rate production Decoys for Electronic Warfare Systems. Responsible for all aspects of manufacturing program, including planning and execution consistent with internal goals for cost, quality and schedule performance. Proactive \u2018hands on\u2019 management and IPT team leadership to coordinate the contributions of Supply Chain, Manufacturing Engineering, and Production Operations. Interfaced with Design Engineering, Manufacturing, Finance, Program Office, Quality, and Customers. Lead by example in terms of Safety, Quality, Diversity, and Raytheon Six Sigma. Customer Program Manager Intel Corporation January 2001  \u2013  April 2004  (3 years 4 months) San Luis Obispo, California Area CPM for ISO 9001 certified company that designs and manufactures embedded computers based on the STD 32 Bus and the Compact PCI Bus standards serving the Telecommunications Industry. Focal point into manufacturing for engineering, marketing, and production sites. Responsible for developing build plans/product schedules to support engineering prototype, customer samples, and other critical pre-production builds. Senior Manufacturing Engineer Intel Corporation April 1998  \u2013  January 2001  (2 years 10 months) Albuquerque, New Mexico Area ME Group Leader in direct supervision, goal setting, and training of Engineers and SNEs in bottleneck area. Chaired multiple cross-site international Industrial Engineering teams chartered to maintain and improve worldwide Manufacturing Engineering systems as well as cross-departmental teams in charge of area performance, improvements, layouts, schedules, budgets, and construction projects/changes. Conducted all aspects of Engineer, Engineering Tech, and Intern hiring and training. Industrial Engineer Intel Corporation June 1996  \u2013  April 1998  (1 year 11 months) Albuquerque, New Mexico Area Functional area IE for the largest semiconductor plant in the world (Class 1 Clean Room). Running multiple Logic and Flash processes (0.18 Micron). Responsible for: tool capacity, headcount, layout, schedules, ergonomics, long term planning, manufacturability, ramp plans, preventive maintenance, and budgets. Global IT Director Oracle December 2012  \u2013 Present (2 years 9 months) San Francisco Bay Area Global IT Director Oracle December 2012  \u2013 Present (2 years 9 months) San Francisco Bay Area Platoon Sergeant/Operations Chief United States Marine Corps January 1991  \u2013 Present (24 years 8 months) Various Infantry Combat Veteran called to active duty in support of Operations: Enduring Freedom, Noble Eagle, and Iraqi Freedom. Trained, supervised, and evaluated platoon of 60+ Marines. Conducted Homeland Security and Anti-terrorism operations in the US and Iraq for 1.5 years. Currently supporting the Camp Pendleton Emergency Operations Center with local and FEMA related exercises and real life emergencies. Platoon Sergeant/Operations Chief United States Marine Corps January 1991  \u2013 Present (24 years 8 months) Various Infantry Combat Veteran called to active duty in support of Operations: Enduring Freedom, Noble Eagle, and Iraqi Freedom. Trained, supervised, and evaluated platoon of 60+ Marines. Conducted Homeland Security and Anti-terrorism operations in the US and Iraq for 1.5 years. Currently supporting the Camp Pendleton Emergency Operations Center with local and FEMA related exercises and real life emergencies. Program Quality Manager Raytheon June 2010  \u2013  December 2012  (2 years 7 months) Santa Barbara, California Area Quality Manager for all Electronic Warfare Programs supporting the Business Area General Manager, 7 Directors, and 29 Program Managers. Responsible for overall Program and Functional area compliance to well defined Quality Processes and Procedures ensuring meeting cost and schedule targets while maintaining Mission Assurance. This was accomplished by effectively and efficiently managing a high performing team of Quality Engineers and Quality Technicians. Control Account Manager for over $300M in bookings per year, responsible for Quality and major elements of Operations, Supply Chain, and Engineering. Experience from Proposal Creation through the management of budgets and schedules using the Earned Value Management System. Change agent in creating, implementing, monitoring, and continuously improving processes used across the Division. Program Quality Manager Raytheon June 2010  \u2013  December 2012  (2 years 7 months) Santa Barbara, California Area Quality Manager for all Electronic Warfare Programs supporting the Business Area General Manager, 7 Directors, and 29 Program Managers. Responsible for overall Program and Functional area compliance to well defined Quality Processes and Procedures ensuring meeting cost and schedule targets while maintaining Mission Assurance. This was accomplished by effectively and efficiently managing a high performing team of Quality Engineers and Quality Technicians. Control Account Manager for over $300M in bookings per year, responsible for Quality and major elements of Operations, Supply Chain, and Engineering. Experience from Proposal Creation through the management of budgets and schedules using the Earned Value Management System. Change agent in creating, implementing, monitoring, and continuously improving processes used across the Division. Manager Manufacturing Support Engineering Raytheon April 2005  \u2013  June 2010  (5 years 3 months) Santa Barbara, California Area Department Manager responsible for various functions of Raytheon\u2019s Electronic Warfare Programs. Quality, Operations, Supplier and Engineering responsibilities actively managed through Sub-Managers, Engineers and Technicians. Leading in a proactive forward thinking manner that employed the staff where they were best suited given their capabilities while pushing the envelope of what was possible.  \n\uf06e Managed: Program Quality Engineering, Hardware Quality Engineering, Supplier Quality, Manufacturing Engineering, Tooling Design, Industrial Engineering, Inspection, Certified Operator Training, Material Review Board, Failed Parts Library, Tool Crib, Planners, Documentation Control, Receiving Inspection & Test, and Sell-Off Operations. Dotted line management of Test Support Engineering. Manager Manufacturing Support Engineering Raytheon April 2005  \u2013  June 2010  (5 years 3 months) Santa Barbara, California Area Department Manager responsible for various functions of Raytheon\u2019s Electronic Warfare Programs. Quality, Operations, Supplier and Engineering responsibilities actively managed through Sub-Managers, Engineers and Technicians. Leading in a proactive forward thinking manner that employed the staff where they were best suited given their capabilities while pushing the envelope of what was possible.  \n\uf06e Managed: Program Quality Engineering, Hardware Quality Engineering, Supplier Quality, Manufacturing Engineering, Tooling Design, Industrial Engineering, Inspection, Certified Operator Training, Material Review Board, Failed Parts Library, Tool Crib, Planners, Documentation Control, Receiving Inspection & Test, and Sell-Off Operations. Dotted line management of Test Support Engineering. Manufacturing Program Manager Raytheon April 2004  \u2013  April 2005  (1 year 1 month) Santa Barbara, California Area Six Sigma Specialist MPM in charge of full-rate production Decoys for Electronic Warfare Systems. Responsible for all aspects of manufacturing program, including planning and execution consistent with internal goals for cost, quality and schedule performance. Proactive \u2018hands on\u2019 management and IPT team leadership to coordinate the contributions of Supply Chain, Manufacturing Engineering, and Production Operations. Interfaced with Design Engineering, Manufacturing, Finance, Program Office, Quality, and Customers. Lead by example in terms of Safety, Quality, Diversity, and Raytheon Six Sigma. Manufacturing Program Manager Raytheon April 2004  \u2013  April 2005  (1 year 1 month) Santa Barbara, California Area Six Sigma Specialist MPM in charge of full-rate production Decoys for Electronic Warfare Systems. Responsible for all aspects of manufacturing program, including planning and execution consistent with internal goals for cost, quality and schedule performance. Proactive \u2018hands on\u2019 management and IPT team leadership to coordinate the contributions of Supply Chain, Manufacturing Engineering, and Production Operations. Interfaced with Design Engineering, Manufacturing, Finance, Program Office, Quality, and Customers. Lead by example in terms of Safety, Quality, Diversity, and Raytheon Six Sigma. Customer Program Manager Intel Corporation January 2001  \u2013  April 2004  (3 years 4 months) San Luis Obispo, California Area CPM for ISO 9001 certified company that designs and manufactures embedded computers based on the STD 32 Bus and the Compact PCI Bus standards serving the Telecommunications Industry. Focal point into manufacturing for engineering, marketing, and production sites. Responsible for developing build plans/product schedules to support engineering prototype, customer samples, and other critical pre-production builds. Customer Program Manager Intel Corporation January 2001  \u2013  April 2004  (3 years 4 months) San Luis Obispo, California Area CPM for ISO 9001 certified company that designs and manufactures embedded computers based on the STD 32 Bus and the Compact PCI Bus standards serving the Telecommunications Industry. Focal point into manufacturing for engineering, marketing, and production sites. Responsible for developing build plans/product schedules to support engineering prototype, customer samples, and other critical pre-production builds. Senior Manufacturing Engineer Intel Corporation April 1998  \u2013  January 2001  (2 years 10 months) Albuquerque, New Mexico Area ME Group Leader in direct supervision, goal setting, and training of Engineers and SNEs in bottleneck area. Chaired multiple cross-site international Industrial Engineering teams chartered to maintain and improve worldwide Manufacturing Engineering systems as well as cross-departmental teams in charge of area performance, improvements, layouts, schedules, budgets, and construction projects/changes. Conducted all aspects of Engineer, Engineering Tech, and Intern hiring and training. Senior Manufacturing Engineer Intel Corporation April 1998  \u2013  January 2001  (2 years 10 months) Albuquerque, New Mexico Area ME Group Leader in direct supervision, goal setting, and training of Engineers and SNEs in bottleneck area. Chaired multiple cross-site international Industrial Engineering teams chartered to maintain and improve worldwide Manufacturing Engineering systems as well as cross-departmental teams in charge of area performance, improvements, layouts, schedules, budgets, and construction projects/changes. Conducted all aspects of Engineer, Engineering Tech, and Intern hiring and training. Industrial Engineer Intel Corporation June 1996  \u2013  April 1998  (1 year 11 months) Albuquerque, New Mexico Area Functional area IE for the largest semiconductor plant in the world (Class 1 Clean Room). Running multiple Logic and Flash processes (0.18 Micron). Responsible for: tool capacity, headcount, layout, schedules, ergonomics, long term planning, manufacturability, ramp plans, preventive maintenance, and budgets. Industrial Engineer Intel Corporation June 1996  \u2013  April 1998  (1 year 11 months) Albuquerque, New Mexico Area Functional area IE for the largest semiconductor plant in the world (Class 1 Clean Room). Running multiple Logic and Flash processes (0.18 Micron). Responsible for: tool capacity, headcount, layout, schedules, ergonomics, long term planning, manufacturability, ramp plans, preventive maintenance, and budgets. Languages Spanish Spanish Spanish Skills Six Sigma Program Management Cross-functional Team... Manufacturing Testing Project Planning Leadership Training Management Root Cause Analysis Engineering Team Leadership Skills  Six Sigma Program Management Cross-functional Team... Manufacturing Testing Project Planning Leadership Training Management Root Cause Analysis Engineering Team Leadership Six Sigma Program Management Cross-functional Team... Manufacturing Testing Project Planning Leadership Training Management Root Cause Analysis Engineering Team Leadership Six Sigma Program Management Cross-functional Team... Manufacturing Testing Project Planning Leadership Training Management Root Cause Analysis Engineering Team Leadership Education Columbia University in the City of New York Master of Science,  Engineering and Management Systems 1997  \u2013 2000 California Polytechnic State University-San Luis Obispo Bachelor of Science,  Industrial Engineering 1990  \u2013 1996 Columbia University in the City of New York Master of Science,  Engineering and Management Systems 1997  \u2013 2000 Columbia University in the City of New York Master of Science,  Engineering and Management Systems 1997  \u2013 2000 Columbia University in the City of New York Master of Science,  Engineering and Management Systems 1997  \u2013 2000 California Polytechnic State University-San Luis Obispo Bachelor of Science,  Industrial Engineering 1990  \u2013 1996 California Polytechnic State University-San Luis Obispo Bachelor of Science,  Industrial Engineering 1990  \u2013 1996 California Polytechnic State University-San Luis Obispo Bachelor of Science,  Industrial Engineering 1990  \u2013 1996 ", "Experience Engineering Manager Amgen August 2003  \u2013 Present (12 years 1 month) Maintenance Engineer Eli Lilly and Company August 2001  \u2013  August 2003  (2 years 1 month) Senior Manufacturing Engineer Intel Corporation July 1991  \u2013  July 2001  (10 years 1 month) Las Piedras, PR Engineering Manager Amgen August 2003  \u2013 Present (12 years 1 month) Engineering Manager Amgen August 2003  \u2013 Present (12 years 1 month) Maintenance Engineer Eli Lilly and Company August 2001  \u2013  August 2003  (2 years 1 month) Maintenance Engineer Eli Lilly and Company August 2001  \u2013  August 2003  (2 years 1 month) Senior Manufacturing Engineer Intel Corporation July 1991  \u2013  July 2001  (10 years 1 month) Las Piedras, PR Senior Manufacturing Engineer Intel Corporation July 1991  \u2013  July 2001  (10 years 1 month) Las Piedras, PR Languages Spanish Full professional proficiency English Full professional proficiency Spanish Full professional proficiency English Full professional proficiency Spanish Full professional proficiency English Full professional proficiency Full professional proficiency Full professional proficiency Skills Manufacturing Engineering Validation FDA CAPA Quality System GMP R&D V&V Medical Devices Cross-functional Team... Root Cause Analysis Six Sigma Lean Manufacturing Process Simulation ISO 13485 Technology Transfer Process Engineering Design of Experiments Biotechnology See 5+ \u00a0 \u00a0 See less Skills  Manufacturing Engineering Validation FDA CAPA Quality System GMP R&D V&V Medical Devices Cross-functional Team... Root Cause Analysis Six Sigma Lean Manufacturing Process Simulation ISO 13485 Technology Transfer Process Engineering Design of Experiments Biotechnology See 5+ \u00a0 \u00a0 See less Manufacturing Engineering Validation FDA CAPA Quality System GMP R&D V&V Medical Devices Cross-functional Team... Root Cause Analysis Six Sigma Lean Manufacturing Process Simulation ISO 13485 Technology Transfer Process Engineering Design of Experiments Biotechnology See 5+ \u00a0 \u00a0 See less Manufacturing Engineering Validation FDA CAPA Quality System GMP R&D V&V Medical Devices Cross-functional Team... Root Cause Analysis Six Sigma Lean Manufacturing Process Simulation ISO 13485 Technology Transfer Process Engineering Design of Experiments Biotechnology See 5+ \u00a0 \u00a0 See less Education University of Puerto Rico-Mayaguez Bachelor's Degree,  Mechanical Engineering 1984  \u2013 1989 Activities and Societies:\u00a0 ASME ,  CIAPR University of Puerto Rico-Mayaguez Bachelor's Degree,  Mechanical Engineering 1984  \u2013 1989 Activities and Societies:\u00a0 ASME ,  CIAPR University of Puerto Rico-Mayaguez Bachelor's Degree,  Mechanical Engineering 1984  \u2013 1989 Activities and Societies:\u00a0 ASME ,  CIAPR University of Puerto Rico-Mayaguez Bachelor's Degree,  Mechanical Engineering 1984  \u2013 1989 Activities and Societies:\u00a0 ASME ,  CIAPR ", "Experience Engineering Manager Vistakon January 2013  \u2013 Present (2 years 8 months) Limerick Project Manager Omrix Biopharmaceuticals August 2011  \u2013  December 2012  (1 year 5 months) Manufacturing Engineering & Maintenance Team Lead Cordis February 2010  \u2013  July 2011  (1 year 6 months) Project Manager Vistakon September 2004  \u2013  February 2010  (5 years 6 months) Project Management of the Installation, Commissioning and Validation of new Lens Manufacturing Production Lines. Senior Manufacturing Engineer Intel Corporation February 2000  \u2013  September 2004  (4 years 8 months) Equipment & Capacity owner for Fab 24 Automated Material Handling System and E-test & Sort. Manufacturing Engineer General Semiconductor October 1995  \u2013  February 2000  (4 years 5 months) Engineering Manager Vistakon January 2013  \u2013 Present (2 years 8 months) Limerick Engineering Manager Vistakon January 2013  \u2013 Present (2 years 8 months) Limerick Project Manager Omrix Biopharmaceuticals August 2011  \u2013  December 2012  (1 year 5 months) Project Manager Omrix Biopharmaceuticals August 2011  \u2013  December 2012  (1 year 5 months) Manufacturing Engineering & Maintenance Team Lead Cordis February 2010  \u2013  July 2011  (1 year 6 months) Manufacturing Engineering & Maintenance Team Lead Cordis February 2010  \u2013  July 2011  (1 year 6 months) Project Manager Vistakon September 2004  \u2013  February 2010  (5 years 6 months) Project Management of the Installation, Commissioning and Validation of new Lens Manufacturing Production Lines. Project Manager Vistakon September 2004  \u2013  February 2010  (5 years 6 months) Project Management of the Installation, Commissioning and Validation of new Lens Manufacturing Production Lines. Senior Manufacturing Engineer Intel Corporation February 2000  \u2013  September 2004  (4 years 8 months) Equipment & Capacity owner for Fab 24 Automated Material Handling System and E-test & Sort. Senior Manufacturing Engineer Intel Corporation February 2000  \u2013  September 2004  (4 years 8 months) Equipment & Capacity owner for Fab 24 Automated Material Handling System and E-test & Sort. Manufacturing Engineer General Semiconductor October 1995  \u2013  February 2000  (4 years 5 months) Manufacturing Engineer General Semiconductor October 1995  \u2013  February 2000  (4 years 5 months) Languages German German German Skills Manufacturing Automation Manufacturing... Project Management ISO 13485 Medical Devices Lean Manufacturing Six Sigma Quality System Root Cause Analysis Minitab SPC DMAIC V&V Engineering Commissioning CAPA Validation See 3+ \u00a0 \u00a0 See less Skills  Manufacturing Automation Manufacturing... Project Management ISO 13485 Medical Devices Lean Manufacturing Six Sigma Quality System Root Cause Analysis Minitab SPC DMAIC V&V Engineering Commissioning CAPA Validation See 3+ \u00a0 \u00a0 See less Manufacturing Automation Manufacturing... Project Management ISO 13485 Medical Devices Lean Manufacturing Six Sigma Quality System Root Cause Analysis Minitab SPC DMAIC V&V Engineering Commissioning CAPA Validation See 3+ \u00a0 \u00a0 See less Manufacturing Automation Manufacturing... Project Management ISO 13485 Medical Devices Lean Manufacturing Six Sigma Quality System Root Cause Analysis Minitab SPC DMAIC V&V Engineering Commissioning CAPA Validation See 3+ \u00a0 \u00a0 See less Education University of Limerick Bachelorr of Technology,  Electronics 1991  \u2013 1995 University of Limerick Bachelorr of Technology,  Electronics 1991  \u2013 1995 University of Limerick Bachelorr of Technology,  Electronics 1991  \u2013 1995 University of Limerick Bachelorr of Technology,  Electronics 1991  \u2013 1995 ", "Skills SPC Design of Experiments Semiconductors Engineering Management Failure Analysis Root Cause Analysis Cross-functional Team... Debugging Analog Semiconductor Industry Product Engineering ISO Manufacturing... Engineering DMAIC Six Sigma Firmware Lean Manufacturing Electrical Engineering CMOS Systems Engineering Supplier Quality Testing Continuous Improvement Product Lifecycle... R&D JMP PCB design Electronics RF Process Engineering Test Engineering Product Development ASIC Quality System IC Quality Management FMEA Design for Manufacturing Materials Manufacturing Operations Manufacturing Program Management Process Simulation Manufacturing... Automation Supply Chain Management Intel Embedded Systems Hardware Architecture See 35+ \u00a0 \u00a0 See less Skills  SPC Design of Experiments Semiconductors Engineering Management Failure Analysis Root Cause Analysis Cross-functional Team... Debugging Analog Semiconductor Industry Product Engineering ISO Manufacturing... Engineering DMAIC Six Sigma Firmware Lean Manufacturing Electrical Engineering CMOS Systems Engineering Supplier Quality Testing Continuous Improvement Product Lifecycle... R&D JMP PCB design Electronics RF Process Engineering Test Engineering Product Development ASIC Quality System IC Quality Management FMEA Design for Manufacturing Materials Manufacturing Operations Manufacturing Program Management Process Simulation Manufacturing... Automation Supply Chain Management Intel Embedded Systems Hardware Architecture See 35+ \u00a0 \u00a0 See less SPC Design of Experiments Semiconductors Engineering Management Failure Analysis Root Cause Analysis Cross-functional Team... Debugging Analog Semiconductor Industry Product Engineering ISO Manufacturing... Engineering DMAIC Six Sigma Firmware Lean Manufacturing Electrical Engineering CMOS Systems Engineering Supplier Quality Testing Continuous Improvement Product Lifecycle... R&D JMP PCB design Electronics RF Process Engineering Test Engineering Product Development ASIC Quality System IC Quality Management FMEA Design for Manufacturing Materials Manufacturing Operations Manufacturing Program Management Process Simulation Manufacturing... Automation Supply Chain Management Intel Embedded Systems Hardware Architecture See 35+ \u00a0 \u00a0 See less SPC Design of Experiments Semiconductors Engineering Management Failure Analysis Root Cause Analysis Cross-functional Team... Debugging Analog Semiconductor Industry Product Engineering ISO Manufacturing... Engineering DMAIC Six Sigma Firmware Lean Manufacturing Electrical Engineering CMOS Systems Engineering Supplier Quality Testing Continuous Improvement Product Lifecycle... R&D JMP PCB design Electronics RF Process Engineering Test Engineering Product Development ASIC Quality System IC Quality Management FMEA Design for Manufacturing Materials Manufacturing Operations Manufacturing Program Management Process Simulation Manufacturing... Automation Supply Chain Management Intel Embedded Systems Hardware Architecture See 35+ \u00a0 \u00a0 See less ", "Experience Memory Qual & Product Test Validation Eng. Sr. Tech Nvidia Corporation January 2008  \u2013  May 2014  (6 years 5 months) Beaverton/OR & Santa Clara/CA \u2022\tAnalyzed product performance, debugged, troubleshot to component level, and recommending solutions to optimize the product performance to ensure that software and hardware are compatible. \n\u2022\tFine-tuned video card memory for trade-offs in system performance area, speed, and power consumption. Captured signal integrity of memory to meet performance specification. \n\u2022\tValidated on-board memory functionality through simulators, models, test suites, and test released for drivers to client/server. Wrote test scripts to automate regression testing. \n\u2022\tGave feedbacks of the bugs finding to engineers for update and make improvement on driver, BIOS and software releases. \n\u2022\tMaintained, scheduled and setup lab equipment and environmental chambers to reduce or eliminate sources of systematic equipment failures.  \n\u2022\tEvaluated various computing environments, such as UNIX/Linux, Windows (Win7, Win8), Andriod OS, and benchmarking product to produce consumer report. Hardware Test Engineer Intel Corporation May 2004  \u2013  December 2007  (3 years 8 months) Cornell Oak, Beaverton/Oregon \u2022\tProduct development and transition to contract manufacturer including design, component selection, simulation, vendor and customer interfacing, schematic entry and board placement studies review of simulation results. \n\u2022\tWrote product technical specifications, evaluating vendors, as well as executing and analyzing test reports. \n\u2022\tAssisted Lead Design Engineering using Allegro/ORCAD to implementing leading edge reference-designs to the products such as audio, back light inverters, and I/O circuits. \n\u2022\tPrepared technical product specifications, evaluating vendors, as well as writing, executing, and analyzing test reports. Senior Manufacturing Engineer Intel Corporation March 1999  \u2013  April 2002  (3 years 2 months) Hillsboro, OR \u2022\tResponsible for all manufacturing issues on NPI products, including problem-solving on the factory floor, provided rework instructions, and drove component and process qualifications. \n\u2022\tContinuous process improvement projects and tools development, sometimes in cross-functional or cross-divisional teams. Engage with the BU's to support Product Life Cycle schedule deliverables, and working with them to recommend product packaging and help reduce Design for Manufacturing (DFM) violations.  \n\u2022\tQualified new development test equipment before transferring to production sites. Responsible for ensuring test area had sufficient capacity to support factory beat rates and technology capable of debugging and testing current and future products.  \n\u2022\tUtilized test yields data to identify and resolve system quality problems. Including test coverage evaluation. Continuously improved test productivity, system configuration and test processes, and manufacturing process quality feedback.  \n\u2022\tProject leader for implementation of System Application Product in Data Processing (SAP) to the department. Leader in effective problem solving that resulted in improvement projects. Customer Test Correlation Engineer Intel Corporation August 1993  \u2013  March 1999  (5 years 8 months) Hillsboro, OR \u2022\tAnalyzed vendor software for test coverage improvement and the root cause of customer returned failures.  \n\u2022\tDeveloped test processes which were able to capture intermittent failures; and responsible for testing all customer samples with special tests that could not performed in the test areas. \n\u2022\tPlanned and scheduled daily tasks; used judgment on a variety of problems requiring deviation from standard practices. \n\u2022\tDeveloped, implemented and sustained OQM test S/W for desktop and Workstation motherboards that emulate Tier 1 customer environment in the manufacturing operations; resolved correlation gaps between customers and System Manufacturing test suites. \n\u2022\tVisited customers (mainly DELL and SONY) to help reduce customer line and field failures (CLF & FLF) by identifying opportunities for improvements through process matching. \n\u2022\tDebugged, troubleshot, diagnosed functional and in-circuit failures to the component level. Tested Intel Architecture printed circuit boards, and other production related duties Memory Qual & Product Test Validation Eng. Sr. Tech Nvidia Corporation January 2008  \u2013  May 2014  (6 years 5 months) Beaverton/OR & Santa Clara/CA \u2022\tAnalyzed product performance, debugged, troubleshot to component level, and recommending solutions to optimize the product performance to ensure that software and hardware are compatible. \n\u2022\tFine-tuned video card memory for trade-offs in system performance area, speed, and power consumption. Captured signal integrity of memory to meet performance specification. \n\u2022\tValidated on-board memory functionality through simulators, models, test suites, and test released for drivers to client/server. Wrote test scripts to automate regression testing. \n\u2022\tGave feedbacks of the bugs finding to engineers for update and make improvement on driver, BIOS and software releases. \n\u2022\tMaintained, scheduled and setup lab equipment and environmental chambers to reduce or eliminate sources of systematic equipment failures.  \n\u2022\tEvaluated various computing environments, such as UNIX/Linux, Windows (Win7, Win8), Andriod OS, and benchmarking product to produce consumer report. Memory Qual & Product Test Validation Eng. Sr. Tech Nvidia Corporation January 2008  \u2013  May 2014  (6 years 5 months) Beaverton/OR & Santa Clara/CA \u2022\tAnalyzed product performance, debugged, troubleshot to component level, and recommending solutions to optimize the product performance to ensure that software and hardware are compatible. \n\u2022\tFine-tuned video card memory for trade-offs in system performance area, speed, and power consumption. Captured signal integrity of memory to meet performance specification. \n\u2022\tValidated on-board memory functionality through simulators, models, test suites, and test released for drivers to client/server. Wrote test scripts to automate regression testing. \n\u2022\tGave feedbacks of the bugs finding to engineers for update and make improvement on driver, BIOS and software releases. \n\u2022\tMaintained, scheduled and setup lab equipment and environmental chambers to reduce or eliminate sources of systematic equipment failures.  \n\u2022\tEvaluated various computing environments, such as UNIX/Linux, Windows (Win7, Win8), Andriod OS, and benchmarking product to produce consumer report. Hardware Test Engineer Intel Corporation May 2004  \u2013  December 2007  (3 years 8 months) Cornell Oak, Beaverton/Oregon \u2022\tProduct development and transition to contract manufacturer including design, component selection, simulation, vendor and customer interfacing, schematic entry and board placement studies review of simulation results. \n\u2022\tWrote product technical specifications, evaluating vendors, as well as executing and analyzing test reports. \n\u2022\tAssisted Lead Design Engineering using Allegro/ORCAD to implementing leading edge reference-designs to the products such as audio, back light inverters, and I/O circuits. \n\u2022\tPrepared technical product specifications, evaluating vendors, as well as writing, executing, and analyzing test reports. Hardware Test Engineer Intel Corporation May 2004  \u2013  December 2007  (3 years 8 months) Cornell Oak, Beaverton/Oregon \u2022\tProduct development and transition to contract manufacturer including design, component selection, simulation, vendor and customer interfacing, schematic entry and board placement studies review of simulation results. \n\u2022\tWrote product technical specifications, evaluating vendors, as well as executing and analyzing test reports. \n\u2022\tAssisted Lead Design Engineering using Allegro/ORCAD to implementing leading edge reference-designs to the products such as audio, back light inverters, and I/O circuits. \n\u2022\tPrepared technical product specifications, evaluating vendors, as well as writing, executing, and analyzing test reports. Senior Manufacturing Engineer Intel Corporation March 1999  \u2013  April 2002  (3 years 2 months) Hillsboro, OR \u2022\tResponsible for all manufacturing issues on NPI products, including problem-solving on the factory floor, provided rework instructions, and drove component and process qualifications. \n\u2022\tContinuous process improvement projects and tools development, sometimes in cross-functional or cross-divisional teams. Engage with the BU's to support Product Life Cycle schedule deliverables, and working with them to recommend product packaging and help reduce Design for Manufacturing (DFM) violations.  \n\u2022\tQualified new development test equipment before transferring to production sites. Responsible for ensuring test area had sufficient capacity to support factory beat rates and technology capable of debugging and testing current and future products.  \n\u2022\tUtilized test yields data to identify and resolve system quality problems. Including test coverage evaluation. Continuously improved test productivity, system configuration and test processes, and manufacturing process quality feedback.  \n\u2022\tProject leader for implementation of System Application Product in Data Processing (SAP) to the department. Leader in effective problem solving that resulted in improvement projects. Senior Manufacturing Engineer Intel Corporation March 1999  \u2013  April 2002  (3 years 2 months) Hillsboro, OR \u2022\tResponsible for all manufacturing issues on NPI products, including problem-solving on the factory floor, provided rework instructions, and drove component and process qualifications. \n\u2022\tContinuous process improvement projects and tools development, sometimes in cross-functional or cross-divisional teams. Engage with the BU's to support Product Life Cycle schedule deliverables, and working with them to recommend product packaging and help reduce Design for Manufacturing (DFM) violations.  \n\u2022\tQualified new development test equipment before transferring to production sites. Responsible for ensuring test area had sufficient capacity to support factory beat rates and technology capable of debugging and testing current and future products.  \n\u2022\tUtilized test yields data to identify and resolve system quality problems. Including test coverage evaluation. Continuously improved test productivity, system configuration and test processes, and manufacturing process quality feedback.  \n\u2022\tProject leader for implementation of System Application Product in Data Processing (SAP) to the department. Leader in effective problem solving that resulted in improvement projects. Customer Test Correlation Engineer Intel Corporation August 1993  \u2013  March 1999  (5 years 8 months) Hillsboro, OR \u2022\tAnalyzed vendor software for test coverage improvement and the root cause of customer returned failures.  \n\u2022\tDeveloped test processes which were able to capture intermittent failures; and responsible for testing all customer samples with special tests that could not performed in the test areas. \n\u2022\tPlanned and scheduled daily tasks; used judgment on a variety of problems requiring deviation from standard practices. \n\u2022\tDeveloped, implemented and sustained OQM test S/W for desktop and Workstation motherboards that emulate Tier 1 customer environment in the manufacturing operations; resolved correlation gaps between customers and System Manufacturing test suites. \n\u2022\tVisited customers (mainly DELL and SONY) to help reduce customer line and field failures (CLF & FLF) by identifying opportunities for improvements through process matching. \n\u2022\tDebugged, troubleshot, diagnosed functional and in-circuit failures to the component level. Tested Intel Architecture printed circuit boards, and other production related duties Customer Test Correlation Engineer Intel Corporation August 1993  \u2013  March 1999  (5 years 8 months) Hillsboro, OR \u2022\tAnalyzed vendor software for test coverage improvement and the root cause of customer returned failures.  \n\u2022\tDeveloped test processes which were able to capture intermittent failures; and responsible for testing all customer samples with special tests that could not performed in the test areas. \n\u2022\tPlanned and scheduled daily tasks; used judgment on a variety of problems requiring deviation from standard practices. \n\u2022\tDeveloped, implemented and sustained OQM test S/W for desktop and Workstation motherboards that emulate Tier 1 customer environment in the manufacturing operations; resolved correlation gaps between customers and System Manufacturing test suites. \n\u2022\tVisited customers (mainly DELL and SONY) to help reduce customer line and field failures (CLF & FLF) by identifying opportunities for improvements through process matching. \n\u2022\tDebugged, troubleshot, diagnosed functional and in-circuit failures to the component level. Tested Intel Architecture printed circuit boards, and other production related duties Languages   Skills Verilog Debugging ASIC Embedded Systems Testing Semiconductors Embedded Software RTL design SystemVerilog Computer Architecture FPGA PCB Design Processors RTL Design Electronics Hardware Hardware Architecture See 2+ \u00a0 \u00a0 See less Skills  Verilog Debugging ASIC Embedded Systems Testing Semiconductors Embedded Software RTL design SystemVerilog Computer Architecture FPGA PCB Design Processors RTL Design Electronics Hardware Hardware Architecture See 2+ \u00a0 \u00a0 See less Verilog Debugging ASIC Embedded Systems Testing Semiconductors Embedded Software RTL design SystemVerilog Computer Architecture FPGA PCB Design Processors RTL Design Electronics Hardware Hardware Architecture See 2+ \u00a0 \u00a0 See less Verilog Debugging ASIC Embedded Systems Testing Semiconductors Embedded Software RTL design SystemVerilog Computer Architecture FPGA PCB Design Processors RTL Design Electronics Hardware Hardware Architecture See 2+ \u00a0 \u00a0 See less ", "Summary \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics Summary \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics Experience Global Training and Documentation Course Developer ASM America May 2013  \u2013 Present (2 years 4 months) Phoenix, AZ Design and deliver Instructor-Led Training, develop Web/Computer-Based Training and instructor-led/facilitated Distance Learning \u2013 including perform needs assessment, develop learning objectives, student certification, tracking and follow-up measurement \u2013 on complex electromechanical equipment. Work with Subject Matter Experts, engineers, programmers, technical writers and illustrators to create engaging, interactive, instructionally sound eLearning and instructor-led courses. Convert existing courses to modular format (basic, intermediate and advanced levels), create and update student guides and instructor manuals. Trainer Tooling U-SME 2013  \u2013  2014  (1 year) Corporate Trainer and Performance Technologist CloudBlue Technologies, Inc. November 2011  \u2013  January 2013  (1 year 3 months) Chandler, AZ - Designed and implemented a company-wide training program from scratch around the Articulate platform for this reverse logistics (recycling) company, including job performance analysis and job aids. \n- Converted 16 New Employee Orientation instructor-led classes into Web-Based Training classes.  \n- Developed 2 DOT-compliant forklift classes which reduced accidents to zero for 8 months.  \n- Created 22 BlueIQ classes for in-house developed factory ERP system for 150 Line workers - all 7 locations experienced a 21% increase in WIP processing, decreased product receiving and shipping TPT, and a 28% decrease in product misprocessing.  \n- Implemented a Read-and-Understand system that tracked worker acknowledgement to process changes.  \n- System Administrator for the Articulate Online eLearning site \u2013 configured users, assigned classes, and maintained Certification integrity. Training Engineer & Human Performance Technologist Intel Corporation August 2005  \u2013  November 2011  (6 years 4 months) Chandler, AZ - Documented the internal group\u2019s business processes using six sigma methods in order to reduce non-value added steps and standardize work output, producing 17 desk-top procedures and 15 job aids.  \n- Oversaw contractual compliance of 6 Tier 1 multi-national Japanese & US semiconductor manufacturing system suppliers to ensure ISD, critical skill content, safety, quality, burst capacity, and meet on-time delivery of supplier-provided training to Technicians in support of leading edge fab processes.  \n- Led key elements of negotiations of multi-year billion-dollar contracts which produced cost savings for training totaling $3.5Mil through streamlining of requirements, resulting in quantifiable supplier FSE hiring avoidance, and innovative Distance Learning programs that increased Technician productivity and resulting profitability of the corporation.  \n- Drove suppliers to develop and deliver manuals and training to meet aggressive tool installation timelines for 1 European, 1 Asian, and 2 US Fabs with a PAS of 98%. Reduced one critical high-risk supplier to low risk in 4 mo by performing an assessment, identifying innovative solutions, and continued the upward trend by managing the continuous improvement deliverables. Received a TMG Divisional Award for \u201cSuperior supplier management and timely decreased Risk Reduction\u201d.  \n- Increased fab Technician effectiveness by monitoring their performance on the factory floor and by providing the individual what was needed \u2013 documentation, job aids, data systems, skills refreshing, and where the performance data supports it, requiring the documentation and training delivered by the supplier to be revised to meet factory needs. Created on-boarding requirements for Intel\u2019s first Chinese fab by developing a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice. Sort/Assembly/Test Equipment Training Manger Intel Corporation January 2001  \u2013  August 2005  (4 years 8 months) Chandler, AZ - Managed and developed a multi-national team of 7 technical training engineers responsible for the timely delivery of world-wide supplier-provided equipment manuals and training.  \n- Ensured that each team member worked at grade level and had appropriate scope to be competitive while achieving individual and group results, and managed yearly discretionary budget totaling $1mil.  \n- Consultant to senior management on projects and matters regarding policy and practices along with establishing strategic plans and objectives for the organization. \n- Chaired the Accelerated Equipment Skills Acquisition team which developed and implemented a strategy that accomplished simultaneous delivery of supplier FSE-level skills to Technicians in 5 Asian-based factories in 2005.  \n- Responsible for several firsts - created and implemented the: annual \u201cTraining Supplier of the Year\u201d award, A/T Operations Training Documentation Standard, utilization of the VisaNetwork.com site to aid a large amount of international student travelers, and usage of the DISC Profile across the department to aid in strong team creation. Sr. Technical Training Engineer A/T Team Leader Intel Corporation December 1994  \u2013  January 2001  (6 years 2 months) Chandler, AZ - Coordinated an inter-company team of 12 technical training engineers that ensured the ISD, content, quality, quantity, and timeliness of supplier-delivered training to intel SECC, C4 and uBGA manufacturing technicians in Costa Rica, Ireland, Philippines, Malaysia, and China.  \n- Built supplier relationships, managed development and delivery of supplier training classes, contractual compliance, and delivered 7 training classes to suppliers on dealing with intel effectively.  \n- Applied technical and training expertise to solve factory equipment performance and training problems and provide solutions using 7-step problem solving and effective communication with ESL employees.  \n- Created a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice.  \n- Created instructor\u2019s guides and delivered train-the-trainer classes. Assembly Test Development Thermal/Mechanical Tools and Analysis Engineer Intel Corporation August 1992  \u2013  December 1994  (2 years 5 months) Chandler, AZ - Specified, designed, implemented, wrote excel software code and validated thermal-characterization wind tunnel data-acquisition system.  \n- Specified, designed, implemented, wrote excel software code and validated an on-line transient thermal-characterization data-acquisition system for the P54C package.  \n- Performed a thermal analysis of laptop PCs which resulted in the concept of board-effect on package thermal resistances. Total Quality Management Engineer Intel Corporation August 1991  \u2013  August 1992  (1 year 1 month) Chandler, AZ - Rewrote the technical training for non-technical people class and produced class material and instructor's notes.  \n- Analyzed impact to production flow, scheduling, process equipment and operator training of a proposed change to mil-std-883d method 1014.9 and coded a mathcad program to calculate bomb time of the Howl & Mann Equation. Fab 6 Thin Films Process Engineer Intel Corporation May 1990  \u2013  August 1991  (1 year 4 months) Chandler, AZ - Resolved two process problems that occurred on five products manufactured using a single layer metal process by designing two SAS factorial experiments to statistically determine the factors causing the excursion based on historical sem data, IV measurements and literature search describing the causes of increased n-type contact resistance (rcn+) and passivation induced metal line voiding.  \n- Wrote an optical inspection procedure to facilitate inspection of a large number of wafers with metal line voiding. \n- Characterized a Genus LPCVD tungsten silicide deposition reactor by taking RGA scans under a variety of reactor conditions, documenting the project with a catalog of scans and a detailed RGA operation specification, then trained process engineers and technicians in the use of the RGA. Sr. Fastpath 370 I/O Channel And Control Unit Hardware Engineer Intel Corporation August 1988  \u2013  May 1990  (1 year 10 months) Deer Valley, AZ - Design/debug of Multibus I 80286/80386 processor based logic.  \n- Prepared engineering documentation of the base product, new features and upgrades and provided ongoing manufacturing support.  \n- Structured the build documentation consisting of MAIs, travelers, configuration and option paperwork, for ease of manufacturing in a remote site. Corporate Training Specialist Intel Corporation August 1986  \u2013  August 1988  (2 years 1 month) Deer Valley, AZ - Delivered microprocessor software and hardware training classes to Intel customers.  \n- Designed, developed, and evaluated the effectiveness of training.  \n- Helped to resolve customer technical issues working with process engineers and incorporate findings into the training in order to improve the training materials.  \n- Performed ROI and needs analysis to determine if a new course was required and ensured strict adherence to schedule milestones, completeness and technical correctness of course content.  \n- Developed the detailed instructional course objectives, generated the syllabus and defined course structure, and produced the course material and instructor's guide. Distinguished Visiting Lecturer Northern Arizona University September 1986  \u2013  July 1987  (11 months) Flagstaff, AZ - Taught nine Junior/Senior level classes and associated laboratories during first Intel sabbatical.  \n- Developed curriculum which emphasized the use of Intel semiconductor devices and purchased laboratory equipment with a focus toward current industry micro-controller practice. Senior Systems Design Engineer Intel Corporation February 1983  \u2013  August 1986  (3 years 7 months) Deer Valley, AZ - Specified, designed, implemented and validated integrated systems products and qualified OEM peripheral devices.  \n- Brought two systems products from conception to fully specified functionality in six months.  \n- Improved reliability and assembly labor time while reducing design cost.  \n- Performed design analysis of the device under test for adherence to solid design practices in the areas of microprocessor controller interface, analog read/write electronics, servo system implementation, and mechanical integrity and reliability.  \n- Drove vendor corrective action and problem resolution in timely manner. Senior Manufacturing Engineer Intel Corporation August 1981  \u2013  February 1983  (1 year 7 months) Deer Valley, AZ - Supervised three junior engineers and brought three major new products from design into production.  \n- Ensured all necessary documentation was clean and in place, all required tooling and processes were available and stable, and line operators were trained.  \n- Conceived and implemented cost reduction programs on several existing products which saved in excess of $250,000 annually. Solid State Disk Product Engineer Intel Corporation April 1979  \u2013  August 1981  (2 years 5 months) Deer Valley, AZ - Helped to design first storage system using solid state memory devices that emulated disk storage.  \n- Provided both field and production support of problematic systems.  \n- Improved the products electro magnetic (EMI) capability.  \n- Resolved several major logic and power design problems. Global Training and Documentation Course Developer ASM America May 2013  \u2013 Present (2 years 4 months) Phoenix, AZ Design and deliver Instructor-Led Training, develop Web/Computer-Based Training and instructor-led/facilitated Distance Learning \u2013 including perform needs assessment, develop learning objectives, student certification, tracking and follow-up measurement \u2013 on complex electromechanical equipment. Work with Subject Matter Experts, engineers, programmers, technical writers and illustrators to create engaging, interactive, instructionally sound eLearning and instructor-led courses. Convert existing courses to modular format (basic, intermediate and advanced levels), create and update student guides and instructor manuals. Global Training and Documentation Course Developer ASM America May 2013  \u2013 Present (2 years 4 months) Phoenix, AZ Design and deliver Instructor-Led Training, develop Web/Computer-Based Training and instructor-led/facilitated Distance Learning \u2013 including perform needs assessment, develop learning objectives, student certification, tracking and follow-up measurement \u2013 on complex electromechanical equipment. Work with Subject Matter Experts, engineers, programmers, technical writers and illustrators to create engaging, interactive, instructionally sound eLearning and instructor-led courses. Convert existing courses to modular format (basic, intermediate and advanced levels), create and update student guides and instructor manuals. Trainer Tooling U-SME 2013  \u2013  2014  (1 year) Trainer Tooling U-SME 2013  \u2013  2014  (1 year) Corporate Trainer and Performance Technologist CloudBlue Technologies, Inc. November 2011  \u2013  January 2013  (1 year 3 months) Chandler, AZ - Designed and implemented a company-wide training program from scratch around the Articulate platform for this reverse logistics (recycling) company, including job performance analysis and job aids. \n- Converted 16 New Employee Orientation instructor-led classes into Web-Based Training classes.  \n- Developed 2 DOT-compliant forklift classes which reduced accidents to zero for 8 months.  \n- Created 22 BlueIQ classes for in-house developed factory ERP system for 150 Line workers - all 7 locations experienced a 21% increase in WIP processing, decreased product receiving and shipping TPT, and a 28% decrease in product misprocessing.  \n- Implemented a Read-and-Understand system that tracked worker acknowledgement to process changes.  \n- System Administrator for the Articulate Online eLearning site \u2013 configured users, assigned classes, and maintained Certification integrity. Corporate Trainer and Performance Technologist CloudBlue Technologies, Inc. November 2011  \u2013  January 2013  (1 year 3 months) Chandler, AZ - Designed and implemented a company-wide training program from scratch around the Articulate platform for this reverse logistics (recycling) company, including job performance analysis and job aids. \n- Converted 16 New Employee Orientation instructor-led classes into Web-Based Training classes.  \n- Developed 2 DOT-compliant forklift classes which reduced accidents to zero for 8 months.  \n- Created 22 BlueIQ classes for in-house developed factory ERP system for 150 Line workers - all 7 locations experienced a 21% increase in WIP processing, decreased product receiving and shipping TPT, and a 28% decrease in product misprocessing.  \n- Implemented a Read-and-Understand system that tracked worker acknowledgement to process changes.  \n- System Administrator for the Articulate Online eLearning site \u2013 configured users, assigned classes, and maintained Certification integrity. Training Engineer & Human Performance Technologist Intel Corporation August 2005  \u2013  November 2011  (6 years 4 months) Chandler, AZ - Documented the internal group\u2019s business processes using six sigma methods in order to reduce non-value added steps and standardize work output, producing 17 desk-top procedures and 15 job aids.  \n- Oversaw contractual compliance of 6 Tier 1 multi-national Japanese & US semiconductor manufacturing system suppliers to ensure ISD, critical skill content, safety, quality, burst capacity, and meet on-time delivery of supplier-provided training to Technicians in support of leading edge fab processes.  \n- Led key elements of negotiations of multi-year billion-dollar contracts which produced cost savings for training totaling $3.5Mil through streamlining of requirements, resulting in quantifiable supplier FSE hiring avoidance, and innovative Distance Learning programs that increased Technician productivity and resulting profitability of the corporation.  \n- Drove suppliers to develop and deliver manuals and training to meet aggressive tool installation timelines for 1 European, 1 Asian, and 2 US Fabs with a PAS of 98%. Reduced one critical high-risk supplier to low risk in 4 mo by performing an assessment, identifying innovative solutions, and continued the upward trend by managing the continuous improvement deliverables. Received a TMG Divisional Award for \u201cSuperior supplier management and timely decreased Risk Reduction\u201d.  \n- Increased fab Technician effectiveness by monitoring their performance on the factory floor and by providing the individual what was needed \u2013 documentation, job aids, data systems, skills refreshing, and where the performance data supports it, requiring the documentation and training delivered by the supplier to be revised to meet factory needs. Created on-boarding requirements for Intel\u2019s first Chinese fab by developing a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice. Training Engineer & Human Performance Technologist Intel Corporation August 2005  \u2013  November 2011  (6 years 4 months) Chandler, AZ - Documented the internal group\u2019s business processes using six sigma methods in order to reduce non-value added steps and standardize work output, producing 17 desk-top procedures and 15 job aids.  \n- Oversaw contractual compliance of 6 Tier 1 multi-national Japanese & US semiconductor manufacturing system suppliers to ensure ISD, critical skill content, safety, quality, burst capacity, and meet on-time delivery of supplier-provided training to Technicians in support of leading edge fab processes.  \n- Led key elements of negotiations of multi-year billion-dollar contracts which produced cost savings for training totaling $3.5Mil through streamlining of requirements, resulting in quantifiable supplier FSE hiring avoidance, and innovative Distance Learning programs that increased Technician productivity and resulting profitability of the corporation.  \n- Drove suppliers to develop and deliver manuals and training to meet aggressive tool installation timelines for 1 European, 1 Asian, and 2 US Fabs with a PAS of 98%. Reduced one critical high-risk supplier to low risk in 4 mo by performing an assessment, identifying innovative solutions, and continued the upward trend by managing the continuous improvement deliverables. Received a TMG Divisional Award for \u201cSuperior supplier management and timely decreased Risk Reduction\u201d.  \n- Increased fab Technician effectiveness by monitoring their performance on the factory floor and by providing the individual what was needed \u2013 documentation, job aids, data systems, skills refreshing, and where the performance data supports it, requiring the documentation and training delivered by the supplier to be revised to meet factory needs. Created on-boarding requirements for Intel\u2019s first Chinese fab by developing a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice. Sort/Assembly/Test Equipment Training Manger Intel Corporation January 2001  \u2013  August 2005  (4 years 8 months) Chandler, AZ - Managed and developed a multi-national team of 7 technical training engineers responsible for the timely delivery of world-wide supplier-provided equipment manuals and training.  \n- Ensured that each team member worked at grade level and had appropriate scope to be competitive while achieving individual and group results, and managed yearly discretionary budget totaling $1mil.  \n- Consultant to senior management on projects and matters regarding policy and practices along with establishing strategic plans and objectives for the organization. \n- Chaired the Accelerated Equipment Skills Acquisition team which developed and implemented a strategy that accomplished simultaneous delivery of supplier FSE-level skills to Technicians in 5 Asian-based factories in 2005.  \n- Responsible for several firsts - created and implemented the: annual \u201cTraining Supplier of the Year\u201d award, A/T Operations Training Documentation Standard, utilization of the VisaNetwork.com site to aid a large amount of international student travelers, and usage of the DISC Profile across the department to aid in strong team creation. Sort/Assembly/Test Equipment Training Manger Intel Corporation January 2001  \u2013  August 2005  (4 years 8 months) Chandler, AZ - Managed and developed a multi-national team of 7 technical training engineers responsible for the timely delivery of world-wide supplier-provided equipment manuals and training.  \n- Ensured that each team member worked at grade level and had appropriate scope to be competitive while achieving individual and group results, and managed yearly discretionary budget totaling $1mil.  \n- Consultant to senior management on projects and matters regarding policy and practices along with establishing strategic plans and objectives for the organization. \n- Chaired the Accelerated Equipment Skills Acquisition team which developed and implemented a strategy that accomplished simultaneous delivery of supplier FSE-level skills to Technicians in 5 Asian-based factories in 2005.  \n- Responsible for several firsts - created and implemented the: annual \u201cTraining Supplier of the Year\u201d award, A/T Operations Training Documentation Standard, utilization of the VisaNetwork.com site to aid a large amount of international student travelers, and usage of the DISC Profile across the department to aid in strong team creation. Sr. Technical Training Engineer A/T Team Leader Intel Corporation December 1994  \u2013  January 2001  (6 years 2 months) Chandler, AZ - Coordinated an inter-company team of 12 technical training engineers that ensured the ISD, content, quality, quantity, and timeliness of supplier-delivered training to intel SECC, C4 and uBGA manufacturing technicians in Costa Rica, Ireland, Philippines, Malaysia, and China.  \n- Built supplier relationships, managed development and delivery of supplier training classes, contractual compliance, and delivered 7 training classes to suppliers on dealing with intel effectively.  \n- Applied technical and training expertise to solve factory equipment performance and training problems and provide solutions using 7-step problem solving and effective communication with ESL employees.  \n- Created a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice.  \n- Created instructor\u2019s guides and delivered train-the-trainer classes. Sr. Technical Training Engineer A/T Team Leader Intel Corporation December 1994  \u2013  January 2001  (6 years 2 months) Chandler, AZ - Coordinated an inter-company team of 12 technical training engineers that ensured the ISD, content, quality, quantity, and timeliness of supplier-delivered training to intel SECC, C4 and uBGA manufacturing technicians in Costa Rica, Ireland, Philippines, Malaysia, and China.  \n- Built supplier relationships, managed development and delivery of supplier training classes, contractual compliance, and delivered 7 training classes to suppliers on dealing with intel effectively.  \n- Applied technical and training expertise to solve factory equipment performance and training problems and provide solutions using 7-step problem solving and effective communication with ESL employees.  \n- Created a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice.  \n- Created instructor\u2019s guides and delivered train-the-trainer classes. Assembly Test Development Thermal/Mechanical Tools and Analysis Engineer Intel Corporation August 1992  \u2013  December 1994  (2 years 5 months) Chandler, AZ - Specified, designed, implemented, wrote excel software code and validated thermal-characterization wind tunnel data-acquisition system.  \n- Specified, designed, implemented, wrote excel software code and validated an on-line transient thermal-characterization data-acquisition system for the P54C package.  \n- Performed a thermal analysis of laptop PCs which resulted in the concept of board-effect on package thermal resistances. Assembly Test Development Thermal/Mechanical Tools and Analysis Engineer Intel Corporation August 1992  \u2013  December 1994  (2 years 5 months) Chandler, AZ - Specified, designed, implemented, wrote excel software code and validated thermal-characterization wind tunnel data-acquisition system.  \n- Specified, designed, implemented, wrote excel software code and validated an on-line transient thermal-characterization data-acquisition system for the P54C package.  \n- Performed a thermal analysis of laptop PCs which resulted in the concept of board-effect on package thermal resistances. Total Quality Management Engineer Intel Corporation August 1991  \u2013  August 1992  (1 year 1 month) Chandler, AZ - Rewrote the technical training for non-technical people class and produced class material and instructor's notes.  \n- Analyzed impact to production flow, scheduling, process equipment and operator training of a proposed change to mil-std-883d method 1014.9 and coded a mathcad program to calculate bomb time of the Howl & Mann Equation. Total Quality Management Engineer Intel Corporation August 1991  \u2013  August 1992  (1 year 1 month) Chandler, AZ - Rewrote the technical training for non-technical people class and produced class material and instructor's notes.  \n- Analyzed impact to production flow, scheduling, process equipment and operator training of a proposed change to mil-std-883d method 1014.9 and coded a mathcad program to calculate bomb time of the Howl & Mann Equation. Fab 6 Thin Films Process Engineer Intel Corporation May 1990  \u2013  August 1991  (1 year 4 months) Chandler, AZ - Resolved two process problems that occurred on five products manufactured using a single layer metal process by designing two SAS factorial experiments to statistically determine the factors causing the excursion based on historical sem data, IV measurements and literature search describing the causes of increased n-type contact resistance (rcn+) and passivation induced metal line voiding.  \n- Wrote an optical inspection procedure to facilitate inspection of a large number of wafers with metal line voiding. \n- Characterized a Genus LPCVD tungsten silicide deposition reactor by taking RGA scans under a variety of reactor conditions, documenting the project with a catalog of scans and a detailed RGA operation specification, then trained process engineers and technicians in the use of the RGA. Fab 6 Thin Films Process Engineer Intel Corporation May 1990  \u2013  August 1991  (1 year 4 months) Chandler, AZ - Resolved two process problems that occurred on five products manufactured using a single layer metal process by designing two SAS factorial experiments to statistically determine the factors causing the excursion based on historical sem data, IV measurements and literature search describing the causes of increased n-type contact resistance (rcn+) and passivation induced metal line voiding.  \n- Wrote an optical inspection procedure to facilitate inspection of a large number of wafers with metal line voiding. \n- Characterized a Genus LPCVD tungsten silicide deposition reactor by taking RGA scans under a variety of reactor conditions, documenting the project with a catalog of scans and a detailed RGA operation specification, then trained process engineers and technicians in the use of the RGA. Sr. Fastpath 370 I/O Channel And Control Unit Hardware Engineer Intel Corporation August 1988  \u2013  May 1990  (1 year 10 months) Deer Valley, AZ - Design/debug of Multibus I 80286/80386 processor based logic.  \n- Prepared engineering documentation of the base product, new features and upgrades and provided ongoing manufacturing support.  \n- Structured the build documentation consisting of MAIs, travelers, configuration and option paperwork, for ease of manufacturing in a remote site. Sr. Fastpath 370 I/O Channel And Control Unit Hardware Engineer Intel Corporation August 1988  \u2013  May 1990  (1 year 10 months) Deer Valley, AZ - Design/debug of Multibus I 80286/80386 processor based logic.  \n- Prepared engineering documentation of the base product, new features and upgrades and provided ongoing manufacturing support.  \n- Structured the build documentation consisting of MAIs, travelers, configuration and option paperwork, for ease of manufacturing in a remote site. Corporate Training Specialist Intel Corporation August 1986  \u2013  August 1988  (2 years 1 month) Deer Valley, AZ - Delivered microprocessor software and hardware training classes to Intel customers.  \n- Designed, developed, and evaluated the effectiveness of training.  \n- Helped to resolve customer technical issues working with process engineers and incorporate findings into the training in order to improve the training materials.  \n- Performed ROI and needs analysis to determine if a new course was required and ensured strict adherence to schedule milestones, completeness and technical correctness of course content.  \n- Developed the detailed instructional course objectives, generated the syllabus and defined course structure, and produced the course material and instructor's guide. Corporate Training Specialist Intel Corporation August 1986  \u2013  August 1988  (2 years 1 month) Deer Valley, AZ - Delivered microprocessor software and hardware training classes to Intel customers.  \n- Designed, developed, and evaluated the effectiveness of training.  \n- Helped to resolve customer technical issues working with process engineers and incorporate findings into the training in order to improve the training materials.  \n- Performed ROI and needs analysis to determine if a new course was required and ensured strict adherence to schedule milestones, completeness and technical correctness of course content.  \n- Developed the detailed instructional course objectives, generated the syllabus and defined course structure, and produced the course material and instructor's guide. Distinguished Visiting Lecturer Northern Arizona University September 1986  \u2013  July 1987  (11 months) Flagstaff, AZ - Taught nine Junior/Senior level classes and associated laboratories during first Intel sabbatical.  \n- Developed curriculum which emphasized the use of Intel semiconductor devices and purchased laboratory equipment with a focus toward current industry micro-controller practice. Distinguished Visiting Lecturer Northern Arizona University September 1986  \u2013  July 1987  (11 months) Flagstaff, AZ - Taught nine Junior/Senior level classes and associated laboratories during first Intel sabbatical.  \n- Developed curriculum which emphasized the use of Intel semiconductor devices and purchased laboratory equipment with a focus toward current industry micro-controller practice. Senior Systems Design Engineer Intel Corporation February 1983  \u2013  August 1986  (3 years 7 months) Deer Valley, AZ - Specified, designed, implemented and validated integrated systems products and qualified OEM peripheral devices.  \n- Brought two systems products from conception to fully specified functionality in six months.  \n- Improved reliability and assembly labor time while reducing design cost.  \n- Performed design analysis of the device under test for adherence to solid design practices in the areas of microprocessor controller interface, analog read/write electronics, servo system implementation, and mechanical integrity and reliability.  \n- Drove vendor corrective action and problem resolution in timely manner. Senior Systems Design Engineer Intel Corporation February 1983  \u2013  August 1986  (3 years 7 months) Deer Valley, AZ - Specified, designed, implemented and validated integrated systems products and qualified OEM peripheral devices.  \n- Brought two systems products from conception to fully specified functionality in six months.  \n- Improved reliability and assembly labor time while reducing design cost.  \n- Performed design analysis of the device under test for adherence to solid design practices in the areas of microprocessor controller interface, analog read/write electronics, servo system implementation, and mechanical integrity and reliability.  \n- Drove vendor corrective action and problem resolution in timely manner. Senior Manufacturing Engineer Intel Corporation August 1981  \u2013  February 1983  (1 year 7 months) Deer Valley, AZ - Supervised three junior engineers and brought three major new products from design into production.  \n- Ensured all necessary documentation was clean and in place, all required tooling and processes were available and stable, and line operators were trained.  \n- Conceived and implemented cost reduction programs on several existing products which saved in excess of $250,000 annually. Senior Manufacturing Engineer Intel Corporation August 1981  \u2013  February 1983  (1 year 7 months) Deer Valley, AZ - Supervised three junior engineers and brought three major new products from design into production.  \n- Ensured all necessary documentation was clean and in place, all required tooling and processes were available and stable, and line operators were trained.  \n- Conceived and implemented cost reduction programs on several existing products which saved in excess of $250,000 annually. Solid State Disk Product Engineer Intel Corporation April 1979  \u2013  August 1981  (2 years 5 months) Deer Valley, AZ - Helped to design first storage system using solid state memory devices that emulated disk storage.  \n- Provided both field and production support of problematic systems.  \n- Improved the products electro magnetic (EMI) capability.  \n- Resolved several major logic and power design problems. Solid State Disk Product Engineer Intel Corporation April 1979  \u2013  August 1981  (2 years 5 months) Deer Valley, AZ - Helped to design first storage system using solid state memory devices that emulated disk storage.  \n- Provided both field and production support of problematic systems.  \n- Improved the products electro magnetic (EMI) capability.  \n- Resolved several major logic and power design problems. Skills ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less Skills  ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less Education Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Briarcliff Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Pace University-Pleasantville/Briarcliff Campus Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Briarcliff Briarcliff Briarcliff Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Pace University-Pleasantville/Briarcliff Campus Pace University-Pleasantville/Briarcliff Campus Pace University-Pleasantville/Briarcliff Campus "]}