
STM32F429ZI_Test_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093dc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  0800958c  0800958c  0000a58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009800  08009800  0000b14c  2**0
                  CONTENTS
  4 .ARM          00000008  08009800  08009800  0000a800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009808  08009808  0000b14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009808  08009808  0000a808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800980c  0800980c  0000a80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  08009810  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b14c  2**0
                  CONTENTS
 10 .bss          0000209c  2000014c  2000014c  0000b14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200021e8  200021e8  0000b14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017eca  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f84  00000000  00000000  00023046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001488  00000000  00000000  00026fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fab  00000000  00000000  00028458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027f9a  00000000  00000000  00029403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d43a  00000000  00000000  0005139d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000deab7  00000000  00000000  0006e7d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014d28e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058ac  00000000  00000000  0014d2d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00152b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000014c 	.word	0x2000014c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009574 	.word	0x08009574

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000150 	.word	0x20000150
 80001ec:	08009574 	.word	0x08009574

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	4b1b      	ldr	r3, [pc, #108]	@ (8000608 <MX_DMA_Init+0x78>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059e:	4a1a      	ldr	r2, [pc, #104]	@ (8000608 <MX_DMA_Init+0x78>)
 80005a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005a6:	4b18      	ldr	r3, [pc, #96]	@ (8000608 <MX_DMA_Init+0x78>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	603b      	str	r3, [r7, #0]
 80005b6:	4b14      	ldr	r3, [pc, #80]	@ (8000608 <MX_DMA_Init+0x78>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a13      	ldr	r2, [pc, #76]	@ (8000608 <MX_DMA_Init+0x78>)
 80005bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c2:	4b11      	ldr	r3, [pc, #68]	@ (8000608 <MX_DMA_Init+0x78>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005ca:	603b      	str	r3, [r7, #0]
 80005cc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2100      	movs	r1, #0
 80005d2:	200c      	movs	r0, #12
 80005d4:	f000 ff81 	bl	80014da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005d8:	200c      	movs	r0, #12
 80005da:	f000 ff9a 	bl	8001512 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80005de:	2200      	movs	r2, #0
 80005e0:	2100      	movs	r1, #0
 80005e2:	2010      	movs	r0, #16
 80005e4:	f000 ff79 	bl	80014da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80005e8:	2010      	movs	r0, #16
 80005ea:	f000 ff92 	bl	8001512 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2100      	movs	r1, #0
 80005f2:	203a      	movs	r0, #58	@ 0x3a
 80005f4:	f000 ff71 	bl	80014da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80005f8:	203a      	movs	r0, #58	@ 0x3a
 80005fa:	f000 ff8a 	bl	8001512 <HAL_NVIC_EnableIRQ>

}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800

0800060c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC9   ------> RCC_MCO_2
*/
void MX_GPIO_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08a      	sub	sp, #40	@ 0x28
 8000610:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
 800061e:	60da      	str	r2, [r3, #12]
 8000620:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000622:	2300      	movs	r3, #0
 8000624:	613b      	str	r3, [r7, #16]
 8000626:	4b37      	ldr	r3, [pc, #220]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062a:	4a36      	ldr	r2, [pc, #216]	@ (8000704 <MX_GPIO_Init+0xf8>)
 800062c:	f043 0304 	orr.w	r3, r3, #4
 8000630:	6313      	str	r3, [r2, #48]	@ 0x30
 8000632:	4b34      	ldr	r3, [pc, #208]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	f003 0304 	and.w	r3, r3, #4
 800063a:	613b      	str	r3, [r7, #16]
 800063c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800063e:	2300      	movs	r3, #0
 8000640:	60fb      	str	r3, [r7, #12]
 8000642:	4b30      	ldr	r3, [pc, #192]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000646:	4a2f      	ldr	r2, [pc, #188]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800064c:	6313      	str	r3, [r2, #48]	@ 0x30
 800064e:	4b2d      	ldr	r3, [pc, #180]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065a:	2300      	movs	r3, #0
 800065c:	60bb      	str	r3, [r7, #8]
 800065e:	4b29      	ldr	r3, [pc, #164]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000662:	4a28      	ldr	r2, [pc, #160]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6313      	str	r3, [r2, #48]	@ 0x30
 800066a:	4b26      	ldr	r3, [pc, #152]	@ (8000704 <MX_GPIO_Init+0xf8>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	2300      	movs	r3, #0
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	4b22      	ldr	r3, [pc, #136]	@ (8000704 <MX_GPIO_Init+0xf8>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	4a21      	ldr	r2, [pc, #132]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000680:	f043 0302 	orr.w	r3, r3, #2
 8000684:	6313      	str	r3, [r2, #48]	@ 0x30
 8000686:	4b1f      	ldr	r3, [pc, #124]	@ (8000704 <MX_GPIO_Init+0xf8>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	f003 0302 	and.w	r3, r3, #2
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000698:	481b      	ldr	r0, [pc, #108]	@ (8000708 <MX_GPIO_Init+0xfc>)
 800069a:	f001 fbeb 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800069e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4815      	ldr	r0, [pc, #84]	@ (800070c <MX_GPIO_Init+0x100>)
 80006b6:	f001 fa31 	bl	8001b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80006ba:	f244 0381 	movw	r3, #16513	@ 0x4081
 80006be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c0:	2301      	movs	r3, #1
 80006c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c8:	2300      	movs	r3, #0
 80006ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	480d      	ldr	r0, [pc, #52]	@ (8000708 <MX_GPIO_Init+0xfc>)
 80006d4:	f001 fa22 	bl	8001b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006de:	2302      	movs	r3, #2
 80006e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e6:	2300      	movs	r3, #0
 80006e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80006ea:	2300      	movs	r3, #0
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ee:	f107 0314 	add.w	r3, r7, #20
 80006f2:	4619      	mov	r1, r3
 80006f4:	4805      	ldr	r0, [pc, #20]	@ (800070c <MX_GPIO_Init+0x100>)
 80006f6:	f001 fa11 	bl	8001b1c <HAL_GPIO_Init>

}
 80006fa:	bf00      	nop
 80006fc:	3728      	adds	r7, #40	@ 0x28
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800
 8000708:	40020400 	.word	0x40020400
 800070c:	40020800 	.word	0x40020800

08000710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000714:	f000 fd70 	bl	80011f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000718:	f000 f822 	bl	8000760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071c:	f7ff ff76 	bl	800060c <MX_GPIO_Init>
  MX_DMA_Init();
 8000720:	f7ff ff36 	bl	8000590 <MX_DMA_Init>
  MX_TIM1_Init();
 8000724:	f000 f97c 	bl	8000a20 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000728:	f000 f9f2 	bl	8000b10 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800072c:	f000 fa1a 	bl	8000b64 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000730:	f000 fa42 	bl	8000bb8 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8000734:	f007 fd64 	bl	8008200 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(5000);
 8000738:	f241 3088 	movw	r0, #5000	@ 0x1388
 800073c:	f000 fdce 	bl	80012dc <HAL_Delay>
  BootMessagePrint();
 8000740:	f000 fbd0 	bl	8000ee4 <BootMessagePrint>
  GetClockSourcePrint();
 8000744:	f000 fc3c 	bl	8000fc0 <GetClockSourcePrint>

  HAL_TIM_Base_Start_IT(&htim1);
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <main+0x4c>)
 800074a:	f003 fb67 	bl	8003e1c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    GPIO_Proc();
 800074e:	f000 fce1 	bl	8001114 <GPIO_Proc>
    USB_CDC_Proc();
 8000752:	f000 fce5 	bl	8001120 <USB_CDC_Proc>
  {
 8000756:	bf00      	nop
 8000758:	e7f9      	b.n	800074e <main+0x3e>
 800075a:	bf00      	nop
 800075c:	2000016c 	.word	0x2000016c

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b094      	sub	sp, #80	@ 0x50
 8000764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	f107 0320 	add.w	r3, r7, #32
 800076a:	2230      	movs	r2, #48	@ 0x30
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f008 fa80 	bl	8008c74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000774:	f107 030c 	add.w	r3, r7, #12
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
 8000788:	4b2b      	ldr	r3, [pc, #172]	@ (8000838 <SystemClock_Config+0xd8>)
 800078a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800078c:	4a2a      	ldr	r2, [pc, #168]	@ (8000838 <SystemClock_Config+0xd8>)
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000792:	6413      	str	r3, [r2, #64]	@ 0x40
 8000794:	4b28      	ldr	r3, [pc, #160]	@ (8000838 <SystemClock_Config+0xd8>)
 8000796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a0:	2300      	movs	r3, #0
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	4b25      	ldr	r3, [pc, #148]	@ (800083c <SystemClock_Config+0xdc>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a24      	ldr	r2, [pc, #144]	@ (800083c <SystemClock_Config+0xdc>)
 80007aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007ae:	6013      	str	r3, [r2, #0]
 80007b0:	4b22      	ldr	r3, [pc, #136]	@ (800083c <SystemClock_Config+0xdc>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007bc:	2301      	movs	r3, #1
 80007be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007c0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c6:	2302      	movs	r3, #2
 80007c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007d0:	2304      	movs	r3, #4
 80007d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007d4:	23a8      	movs	r3, #168	@ 0xa8
 80007d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007d8:	2302      	movs	r3, #2
 80007da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007dc:	2307      	movs	r3, #7
 80007de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e0:	f107 0320 	add.w	r3, r7, #32
 80007e4:	4618      	mov	r0, r3
 80007e6:	f002 fdc9 	bl	800337c <HAL_RCC_OscConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007f0:	f000 f826 	bl	8000840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f4:	230f      	movs	r3, #15
 80007f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f8:	2302      	movs	r3, #2
 80007fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000800:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000804:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000806:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800080a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800080c:	f107 030c 	add.w	r3, r7, #12
 8000810:	2105      	movs	r1, #5
 8000812:	4618      	mov	r0, r3
 8000814:	f003 f82a 	bl	800386c <HAL_RCC_ClockConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800081e:	f000 f80f 	bl	8000840 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCODIV_1);
 8000822:	2200      	movs	r2, #0
 8000824:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8000828:	2001      	movs	r0, #1
 800082a:	f003 f905 	bl	8003a38 <HAL_RCC_MCOConfig>
}
 800082e:	bf00      	nop
 8000830:	3750      	adds	r7, #80	@ 0x50
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40023800 	.word	0x40023800
 800083c:	40007000 	.word	0x40007000

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000844:	b672      	cpsid	i
}
 8000846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <Error_Handler+0x8>

0800084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <HAL_MspInit+0x4c>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085a:	4a0f      	ldr	r2, [pc, #60]	@ (8000898 <HAL_MspInit+0x4c>)
 800085c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000860:	6453      	str	r3, [r2, #68]	@ 0x44
 8000862:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <HAL_MspInit+0x4c>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	603b      	str	r3, [r7, #0]
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <HAL_MspInit+0x4c>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000876:	4a08      	ldr	r2, [pc, #32]	@ (8000898 <HAL_MspInit+0x4c>)
 8000878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087c:	6413      	str	r3, [r2, #64]	@ 0x40
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <HAL_MspInit+0x4c>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088a:	bf00      	nop
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800

0800089c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a0:	bf00      	nop
 80008a2:	e7fd      	b.n	80008a0 <NMI_Handler+0x4>

080008a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <HardFault_Handler+0x4>

080008ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <MemManage_Handler+0x4>

080008b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <BusFault_Handler+0x4>

080008bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <UsageFault_Handler+0x4>

080008c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr

080008d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d6:	bf00      	nop
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f2:	f000 fcd3 	bl	800129c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
	...

080008fc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000900:	4802      	ldr	r0, [pc, #8]	@ (800090c <DMA1_Stream1_IRQHandler+0x10>)
 8000902:	f000 fecf 	bl	80016a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	2000034c 	.word	0x2000034c

08000910 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000914:	4802      	ldr	r0, [pc, #8]	@ (8000920 <DMA1_Stream5_IRQHandler+0x10>)
 8000916:	f000 fec5 	bl	80016a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	200002ec 	.word	0x200002ec

08000924 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000928:	4802      	ldr	r0, [pc, #8]	@ (8000934 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800092a:	f003 fae7 	bl	8003efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	2000016c 	.word	0x2000016c

08000938 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800093c:	4802      	ldr	r0, [pc, #8]	@ (8000948 <DMA2_Stream2_IRQHandler+0x10>)
 800093e:	f000 feb1 	bl	80016a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	2000028c 	.word	0x2000028c

0800094c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000950:	4802      	ldr	r0, [pc, #8]	@ (800095c <OTG_FS_IRQHandler+0x10>)
 8000952:	f001 fc06 	bl	8002162 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2000199c 	.word	0x2000199c

08000960 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  TIM1_CNT_1++;
 8000968:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	3301      	adds	r3, #1
 800096e:	4a06      	ldr	r2, [pc, #24]	@ (8000988 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000970:	6013      	str	r3, [r2, #0]
  TIM1_CNT_2++;
 8000972:	4b06      	ldr	r3, [pc, #24]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	3301      	adds	r3, #1
 8000978:	4a04      	ldr	r2, [pc, #16]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800097a:	6013      	str	r3, [r2, #0]
}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr
 8000988:	200003ac 	.word	0x200003ac
 800098c:	200003b0 	.word	0x200003b0

08000990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000998:	4a14      	ldr	r2, [pc, #80]	@ (80009ec <_sbrk+0x5c>)
 800099a:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <_sbrk+0x60>)
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a4:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d102      	bne.n	80009b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009ac:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <_sbrk+0x64>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	@ (80009f8 <_sbrk+0x68>)
 80009b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b2:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d207      	bcs.n	80009d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c0:	f008 f960 	bl	8008c84 <__errno>
 80009c4:	4603      	mov	r3, r0
 80009c6:	220c      	movs	r2, #12
 80009c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295
 80009ce:	e009      	b.n	80009e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d0:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <_sbrk+0x64>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d6:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <_sbrk+0x64>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4413      	add	r3, r2
 80009de:	4a05      	ldr	r2, [pc, #20]	@ (80009f4 <_sbrk+0x64>)
 80009e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009e2:	68fb      	ldr	r3, [r7, #12]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20030000 	.word	0x20030000
 80009f0:	00000400 	.word	0x00000400
 80009f4:	20000168 	.word	0x20000168
 80009f8:	200021e8 	.word	0x200021e8

080009fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <SystemInit+0x20>)
 8000a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a06:	4a05      	ldr	r2, [pc, #20]	@ (8000a1c <SystemInit+0x20>)
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a26:	f107 0308 	add.w	r3, r7, #8
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a34:	463b      	mov	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8000abc <MX_TIM1_Init+0x9c>)
 8000a40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8000a42:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a44:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a48:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 168-1;
 8000a50:	4b19      	ldr	r3, [pc, #100]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a52:	22a7      	movs	r2, #167	@ 0xa7
 8000a54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a56:	4b18      	ldr	r3, [pc, #96]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a68:	4813      	ldr	r0, [pc, #76]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a6a:	f003 f987 	bl	8003d7c <HAL_TIM_Base_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a74:	f7ff fee4 	bl	8000840 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a7e:	f107 0308 	add.w	r3, r7, #8
 8000a82:	4619      	mov	r1, r3
 8000a84:	480c      	ldr	r0, [pc, #48]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000a86:	f003 fb29 	bl	80040dc <HAL_TIM_ConfigClockSource>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a90:	f7ff fed6 	bl	8000840 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a94:	2300      	movs	r3, #0
 8000a96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <MX_TIM1_Init+0x98>)
 8000aa2:	f003 fd51 	bl	8004548 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000aac:	f7ff fec8 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	3718      	adds	r7, #24
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	2000016c 	.word	0x2000016c
 8000abc:	40010000 	.word	0x40010000

08000ac0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a0e      	ldr	r2, [pc, #56]	@ (8000b08 <HAL_TIM_Base_MspInit+0x48>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d115      	bne.n	8000afe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b0c <HAL_TIM_Base_MspInit+0x4c>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ada:	4a0c      	ldr	r2, [pc, #48]	@ (8000b0c <HAL_TIM_Base_MspInit+0x4c>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b0c <HAL_TIM_Base_MspInit+0x4c>)
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2100      	movs	r1, #0
 8000af2:	2019      	movs	r0, #25
 8000af4:	f000 fcf1 	bl	80014da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000af8:	2019      	movs	r0, #25
 8000afa:	f000 fd0a 	bl	8001512 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000afe:	bf00      	nop
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40010000 	.word	0x40010000
 8000b0c:	40023800 	.word	0x40023800

08000b10 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b14:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b16:	4a12      	ldr	r2, [pc, #72]	@ (8000b60 <MX_USART1_UART_Init+0x50>)
 8000b18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b1a:	4b10      	ldr	r3, [pc, #64]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b36:	220c      	movs	r2, #12
 8000b38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b40:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b46:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b48:	f003 fd8e 	bl	8004668 <HAL_UART_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b52:	f7ff fe75 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200001b4 	.word	0x200001b4
 8000b60:	40011000 	.word	0x40011000

08000b64 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b68:	4b11      	ldr	r3, [pc, #68]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b6a:	4a12      	ldr	r2, [pc, #72]	@ (8000bb4 <MX_USART2_UART_Init+0x50>)
 8000b6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b6e:	4b10      	ldr	r3, [pc, #64]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b76:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b82:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b88:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b8a:	220c      	movs	r2, #12
 8000b8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8e:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b9a:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b9c:	f003 fd64 	bl	8004668 <HAL_UART_Init>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ba6:	f7ff fe4b 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	200001fc 	.word	0x200001fc
 8000bb4:	40004400 	.word	0x40004400

08000bb8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bbc:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bbe:	4a12      	ldr	r2, [pc, #72]	@ (8000c08 <MX_USART3_UART_Init+0x50>)
 8000bc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bc2:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bca:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bdc:	4b09      	ldr	r3, [pc, #36]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bde:	220c      	movs	r2, #12
 8000be0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be2:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000be8:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bee:	4805      	ldr	r0, [pc, #20]	@ (8000c04 <MX_USART3_UART_Init+0x4c>)
 8000bf0:	f003 fd3a 	bl	8004668 <HAL_UART_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000bfa:	f7ff fe21 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bfe:	bf00      	nop
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000244 	.word	0x20000244
 8000c08:	40004800 	.word	0x40004800

08000c0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08e      	sub	sp, #56	@ 0x38
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a6e      	ldr	r2, [pc, #440]	@ (8000de4 <HAL_UART_MspInit+0x1d8>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d179      	bne.n	8000d22 <HAL_UART_MspInit+0x116>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	623b      	str	r3, [r7, #32]
 8000c32:	4b6d      	ldr	r3, [pc, #436]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c36:	4a6c      	ldr	r2, [pc, #432]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c38:	f043 0310 	orr.w	r3, r3, #16
 8000c3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c42:	f003 0310 	and.w	r3, r3, #16
 8000c46:	623b      	str	r3, [r7, #32]
 8000c48:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
 8000c4e:	4b66      	ldr	r3, [pc, #408]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	4a65      	ldr	r2, [pc, #404]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5a:	4b63      	ldr	r3, [pc, #396]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	61fb      	str	r3, [r7, #28]
 8000c64:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	61bb      	str	r3, [r7, #24]
 8000c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	4a5e      	ldr	r2, [pc, #376]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c70:	f043 0302 	orr.w	r3, r3, #2
 8000c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c76:	4b5c      	ldr	r3, [pc, #368]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	61bb      	str	r3, [r7, #24]
 8000c80:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c90:	2303      	movs	r3, #3
 8000c92:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c94:	2307      	movs	r3, #7
 8000c96:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4853      	ldr	r0, [pc, #332]	@ (8000dec <HAL_UART_MspInit+0x1e0>)
 8000ca0:	f000 ff3c 	bl	8001b1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ca4:	2340      	movs	r3, #64	@ 0x40
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	484c      	ldr	r0, [pc, #304]	@ (8000df0 <HAL_UART_MspInit+0x1e4>)
 8000cc0:	f000 ff2c 	bl	8001b1c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000cc4:	4b4b      	ldr	r3, [pc, #300]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000cc6:	4a4c      	ldr	r2, [pc, #304]	@ (8000df8 <HAL_UART_MspInit+0x1ec>)
 8000cc8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000cca:	4b4a      	ldr	r3, [pc, #296]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000ccc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000cd0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cd2:	4b48      	ldr	r3, [pc, #288]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cd8:	4b46      	ldr	r3, [pc, #280]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cde:	4b45      	ldr	r3, [pc, #276]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000ce0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ce4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ce6:	4b43      	ldr	r3, [pc, #268]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cec:	4b41      	ldr	r3, [pc, #260]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000cf2:	4b40      	ldr	r3, [pc, #256]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cfe:	4b3d      	ldr	r3, [pc, #244]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000d04:	483b      	ldr	r0, [pc, #236]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000d06:	f000 fc1f 	bl	8001548 <HAL_DMA_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8000d10:	f7ff fd96 	bl	8000840 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4a37      	ldr	r2, [pc, #220]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000d18:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d1a:	4a36      	ldr	r2, [pc, #216]	@ (8000df4 <HAL_UART_MspInit+0x1e8>)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000d20:	e0d2      	b.n	8000ec8 <HAL_UART_MspInit+0x2bc>
  else if(uartHandle->Instance==USART2)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a35      	ldr	r2, [pc, #212]	@ (8000dfc <HAL_UART_MspInit+0x1f0>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d16d      	bne.n	8000e08 <HAL_UART_MspInit+0x1fc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	4b2d      	ldr	r3, [pc, #180]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d34:	4a2c      	ldr	r2, [pc, #176]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d44:	617b      	str	r3, [r7, #20]
 8000d46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d48:	2300      	movs	r3, #0
 8000d4a:	613b      	str	r3, [r7, #16]
 8000d4c:	4b26      	ldr	r3, [pc, #152]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d50:	4a25      	ldr	r2, [pc, #148]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d58:	4b23      	ldr	r3, [pc, #140]	@ (8000de8 <HAL_UART_MspInit+0x1dc>)
 8000d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5c:	f003 0301 	and.w	r3, r3, #1
 8000d60:	613b      	str	r3, [r7, #16]
 8000d62:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d64:	230c      	movs	r3, #12
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d70:	2303      	movs	r3, #3
 8000d72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d74:	2307      	movs	r3, #7
 8000d76:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	481b      	ldr	r0, [pc, #108]	@ (8000dec <HAL_UART_MspInit+0x1e0>)
 8000d80:	f000 fecc 	bl	8001b1c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000d84:	4b1e      	ldr	r3, [pc, #120]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000d86:	4a1f      	ldr	r2, [pc, #124]	@ (8000e04 <HAL_UART_MspInit+0x1f8>)
 8000d88:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000d8c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000d90:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d92:	4b1b      	ldr	r3, [pc, #108]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d98:	4b19      	ldr	r3, [pc, #100]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d9e:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000da0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000da4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000da6:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dac:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000db2:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000dc4:	480e      	ldr	r0, [pc, #56]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000dc6:	f000 fbbf 	bl	8001548 <HAL_DMA_Init>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <HAL_UART_MspInit+0x1c8>
      Error_Handler();
 8000dd0:	f7ff fd36 	bl	8000840 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000dd8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000dda:	4a09      	ldr	r2, [pc, #36]	@ (8000e00 <HAL_UART_MspInit+0x1f4>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000de0:	e072      	b.n	8000ec8 <HAL_UART_MspInit+0x2bc>
 8000de2:	bf00      	nop
 8000de4:	40011000 	.word	0x40011000
 8000de8:	40023800 	.word	0x40023800
 8000dec:	40020000 	.word	0x40020000
 8000df0:	40020400 	.word	0x40020400
 8000df4:	2000028c 	.word	0x2000028c
 8000df8:	40026440 	.word	0x40026440
 8000dfc:	40004400 	.word	0x40004400
 8000e00:	200002ec 	.word	0x200002ec
 8000e04:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART3)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a30      	ldr	r2, [pc, #192]	@ (8000ed0 <HAL_UART_MspInit+0x2c4>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d15a      	bne.n	8000ec8 <HAL_UART_MspInit+0x2bc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed4 <HAL_UART_MspInit+0x2c8>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e1a:	4a2e      	ldr	r2, [pc, #184]	@ (8000ed4 <HAL_UART_MspInit+0x2c8>)
 8000e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e22:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed4 <HAL_UART_MspInit+0x2c8>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	4b28      	ldr	r3, [pc, #160]	@ (8000ed4 <HAL_UART_MspInit+0x2c8>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	4a27      	ldr	r2, [pc, #156]	@ (8000ed4 <HAL_UART_MspInit+0x2c8>)
 8000e38:	f043 0302 	orr.w	r3, r3, #2
 8000e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3e:	4b25      	ldr	r3, [pc, #148]	@ (8000ed4 <HAL_UART_MspInit+0x2c8>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	f003 0302 	and.w	r3, r3, #2
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e4a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e5c:	2307      	movs	r3, #7
 8000e5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e64:	4619      	mov	r1, r3
 8000e66:	481c      	ldr	r0, [pc, #112]	@ (8000ed8 <HAL_UART_MspInit+0x2cc>)
 8000e68:	f000 fe58 	bl	8001b1c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8000e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ee0 <HAL_UART_MspInit+0x2d4>)
 8000e70:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8000e72:	4b1a      	ldr	r3, [pc, #104]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e74:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e78:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e7a:	4b18      	ldr	r3, [pc, #96]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e80:	4b16      	ldr	r3, [pc, #88]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e8c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e8e:	4b13      	ldr	r3, [pc, #76]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000e9a:	4b10      	ldr	r3, [pc, #64]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000eac:	480b      	ldr	r0, [pc, #44]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000eae:	f000 fb4b 	bl	8001548 <HAL_DMA_Init>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <HAL_UART_MspInit+0x2b0>
      Error_Handler();
 8000eb8:	f7ff fcc2 	bl	8000840 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a07      	ldr	r2, [pc, #28]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000ec0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ec2:	4a06      	ldr	r2, [pc, #24]	@ (8000edc <HAL_UART_MspInit+0x2d0>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000ec8:	bf00      	nop
 8000eca:	3738      	adds	r7, #56	@ 0x38
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40004800 	.word	0x40004800
 8000ed4:	40023800 	.word	0x40023800
 8000ed8:	40020400 	.word	0x40020400
 8000edc:	2000034c 	.word	0x2000034c
 8000ee0:	40026028 	.word	0x40026028

08000ee4 <BootMessagePrint>:
/*******************************************************************************
 * PUBLIC FUNCTION DEFINITIONS
 *******************************************************************************/
/* Display Boot Message */
void BootMessagePrint (void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n");
 8000ee8:	492a      	ldr	r1, [pc, #168]	@ (8000f94 <BootMessagePrint+0xb0>)
 8000eea:	482b      	ldr	r0, [pc, #172]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000eec:	f007 fea2 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000ef0:	4829      	ldr	r0, [pc, #164]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000ef2:	f7ff f97d 	bl	80001f0 <strlen>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	4619      	mov	r1, r3
 8000efc:	4826      	ldr	r0, [pc, #152]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000efe:	f000 f8df 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " Project Name        : %s\r\n", PROJECT_NAME );
 8000f02:	4a26      	ldr	r2, [pc, #152]	@ (8000f9c <BootMessagePrint+0xb8>)
 8000f04:	4926      	ldr	r1, [pc, #152]	@ (8000fa0 <BootMessagePrint+0xbc>)
 8000f06:	4824      	ldr	r0, [pc, #144]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f08:	f007 fe94 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000f0c:	4822      	ldr	r0, [pc, #136]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f0e:	f7ff f96f 	bl	80001f0 <strlen>
 8000f12:	4603      	mov	r3, r0
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	4619      	mov	r1, r3
 8000f18:	481f      	ldr	r0, [pc, #124]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f1a:	f000 f8d1 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " - HW VERSION        : %s\r\n", STR_HW_VER );
 8000f1e:	4a21      	ldr	r2, [pc, #132]	@ (8000fa4 <BootMessagePrint+0xc0>)
 8000f20:	4921      	ldr	r1, [pc, #132]	@ (8000fa8 <BootMessagePrint+0xc4>)
 8000f22:	481d      	ldr	r0, [pc, #116]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f24:	f007 fe86 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000f28:	481b      	ldr	r0, [pc, #108]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f2a:	f7ff f961 	bl	80001f0 <strlen>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	4619      	mov	r1, r3
 8000f34:	4818      	ldr	r0, [pc, #96]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f36:	f000 f8c3 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " - FW VERSION        : %s\r\n", STR_FW_VER );
 8000f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fac <BootMessagePrint+0xc8>)
 8000f3c:	491c      	ldr	r1, [pc, #112]	@ (8000fb0 <BootMessagePrint+0xcc>)
 8000f3e:	4816      	ldr	r0, [pc, #88]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f40:	f007 fe78 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000f44:	4814      	ldr	r0, [pc, #80]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f46:	f7ff f953 	bl	80001f0 <strlen>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4811      	ldr	r0, [pc, #68]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f52:	f000 f8b5 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " - BUILD TIME        : %s, %s\r\n", __DATE__, __TIME__ );
 8000f56:	4b17      	ldr	r3, [pc, #92]	@ (8000fb4 <BootMessagePrint+0xd0>)
 8000f58:	4a17      	ldr	r2, [pc, #92]	@ (8000fb8 <BootMessagePrint+0xd4>)
 8000f5a:	4918      	ldr	r1, [pc, #96]	@ (8000fbc <BootMessagePrint+0xd8>)
 8000f5c:	480e      	ldr	r0, [pc, #56]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f5e:	f007 fe69 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000f62:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f64:	f7ff f944 	bl	80001f0 <strlen>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480a      	ldr	r0, [pc, #40]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f70:	f000 f8a6 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
 8000f74:	4907      	ldr	r1, [pc, #28]	@ (8000f94 <BootMessagePrint+0xb0>)
 8000f76:	4808      	ldr	r0, [pc, #32]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f78:	f007 fe5c 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000f7c:	4806      	ldr	r0, [pc, #24]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f7e:	f7ff f937 	bl	80001f0 <strlen>
 8000f82:	4603      	mov	r3, r0
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	4619      	mov	r1, r3
 8000f88:	4803      	ldr	r0, [pc, #12]	@ (8000f98 <BootMessagePrint+0xb4>)
 8000f8a:	f000 f899 	bl	80010c0 <User_CDC_Transmit_FS>
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	0800958c 	.word	0x0800958c
 8000f98:	200003b4 	.word	0x200003b4
 8000f9c:	080095bc 	.word	0x080095bc
 8000fa0:	080095d0 	.word	0x080095d0
 8000fa4:	080095ec 	.word	0x080095ec
 8000fa8:	080095f4 	.word	0x080095f4
 8000fac:	08009610 	.word	0x08009610
 8000fb0:	08009624 	.word	0x08009624
 8000fb4:	08009640 	.word	0x08009640
 8000fb8:	0800964c 	.word	0x0800964c
 8000fbc:	08009658 	.word	0x08009658

08000fc0 <GetClockSourcePrint>:

/* Display Clcok Source Message */
void GetClockSourcePrint (void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
    sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n");
 8000fc4:	4937      	ldr	r1, [pc, #220]	@ (80010a4 <GetClockSourcePrint+0xe4>)
 8000fc6:	4838      	ldr	r0, [pc, #224]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8000fc8:	f007 fe34 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000fcc:	4836      	ldr	r0, [pc, #216]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8000fce:	f7ff f90f 	bl	80001f0 <strlen>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4833      	ldr	r0, [pc, #204]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8000fda:	f000 f871 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " - SYSTEM Clock Frequency        : %lu MHz\r\n", (HAL_RCC_GetSysClockFreq() /1000000));
 8000fde:	f002 fd93 	bl	8003b08 <HAL_RCC_GetSysClockFreq>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	4a31      	ldr	r2, [pc, #196]	@ (80010ac <GetClockSourcePrint+0xec>)
 8000fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fea:	0c9b      	lsrs	r3, r3, #18
 8000fec:	461a      	mov	r2, r3
 8000fee:	4930      	ldr	r1, [pc, #192]	@ (80010b0 <GetClockSourcePrint+0xf0>)
 8000ff0:	482d      	ldr	r0, [pc, #180]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8000ff2:	f007 fe1f 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8000ff6:	482c      	ldr	r0, [pc, #176]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8000ff8:	f7ff f8fa 	bl	80001f0 <strlen>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	4619      	mov	r1, r3
 8001002:	4829      	ldr	r0, [pc, #164]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001004:	f000 f85c 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " - HCLK Clock   Frequency        : %lu MHz\r\n", (HAL_RCC_GetHCLKFreq() / 1000000));
 8001008:	f002 fe84 	bl	8003d14 <HAL_RCC_GetHCLKFreq>
 800100c:	4603      	mov	r3, r0
 800100e:	4a27      	ldr	r2, [pc, #156]	@ (80010ac <GetClockSourcePrint+0xec>)
 8001010:	fba2 2303 	umull	r2, r3, r2, r3
 8001014:	0c9b      	lsrs	r3, r3, #18
 8001016:	461a      	mov	r2, r3
 8001018:	4926      	ldr	r1, [pc, #152]	@ (80010b4 <GetClockSourcePrint+0xf4>)
 800101a:	4823      	ldr	r0, [pc, #140]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 800101c:	f007 fe0a 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001020:	4821      	ldr	r0, [pc, #132]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001022:	f7ff f8e5 	bl	80001f0 <strlen>
 8001026:	4603      	mov	r3, r0
 8001028:	b29b      	uxth	r3, r3
 800102a:	4619      	mov	r1, r3
 800102c:	481e      	ldr	r0, [pc, #120]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 800102e:	f000 f847 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " - PCLK1 Clock  Frequency        : %lu MHz\r\n", (HAL_RCC_GetPCLK1Freq() / 1000000));
 8001032:	f002 fe7b 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 8001036:	4603      	mov	r3, r0
 8001038:	4a1c      	ldr	r2, [pc, #112]	@ (80010ac <GetClockSourcePrint+0xec>)
 800103a:	fba2 2303 	umull	r2, r3, r2, r3
 800103e:	0c9b      	lsrs	r3, r3, #18
 8001040:	461a      	mov	r2, r3
 8001042:	491d      	ldr	r1, [pc, #116]	@ (80010b8 <GetClockSourcePrint+0xf8>)
 8001044:	4818      	ldr	r0, [pc, #96]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001046:	f007 fdf5 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 800104a:	4817      	ldr	r0, [pc, #92]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 800104c:	f7ff f8d0 	bl	80001f0 <strlen>
 8001050:	4603      	mov	r3, r0
 8001052:	b29b      	uxth	r3, r3
 8001054:	4619      	mov	r1, r3
 8001056:	4814      	ldr	r0, [pc, #80]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001058:	f000 f832 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, " - PCLK2 Clock  Frequency        : %lu MHz\r\n", (HAL_RCC_GetPCLK2Freq() / 1000000));
 800105c:	f002 fe7a 	bl	8003d54 <HAL_RCC_GetPCLK2Freq>
 8001060:	4603      	mov	r3, r0
 8001062:	4a12      	ldr	r2, [pc, #72]	@ (80010ac <GetClockSourcePrint+0xec>)
 8001064:	fba2 2303 	umull	r2, r3, r2, r3
 8001068:	0c9b      	lsrs	r3, r3, #18
 800106a:	461a      	mov	r2, r3
 800106c:	4913      	ldr	r1, [pc, #76]	@ (80010bc <GetClockSourcePrint+0xfc>)
 800106e:	480e      	ldr	r0, [pc, #56]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001070:	f007 fde0 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001074:	480c      	ldr	r0, [pc, #48]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001076:	f7ff f8bb 	bl	80001f0 <strlen>
 800107a:	4603      	mov	r3, r0
 800107c:	b29b      	uxth	r3, r3
 800107e:	4619      	mov	r1, r3
 8001080:	4809      	ldr	r0, [pc, #36]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001082:	f000 f81d 	bl	80010c0 <User_CDC_Transmit_FS>

    sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
 8001086:	4907      	ldr	r1, [pc, #28]	@ (80010a4 <GetClockSourcePrint+0xe4>)
 8001088:	4807      	ldr	r0, [pc, #28]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 800108a:	f007 fdd3 	bl	8008c34 <siprintf>
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 800108e:	4806      	ldr	r0, [pc, #24]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 8001090:	f7ff f8ae 	bl	80001f0 <strlen>
 8001094:	4603      	mov	r3, r0
 8001096:	b29b      	uxth	r3, r3
 8001098:	4619      	mov	r1, r3
 800109a:	4803      	ldr	r0, [pc, #12]	@ (80010a8 <GetClockSourcePrint+0xe8>)
 800109c:	f000 f810 	bl	80010c0 <User_CDC_Transmit_FS>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	0800958c 	.word	0x0800958c
 80010a8:	200003b4 	.word	0x200003b4
 80010ac:	431bde83 	.word	0x431bde83
 80010b0:	08009678 	.word	0x08009678
 80010b4:	080096a8 	.word	0x080096a8
 80010b8:	080096d8 	.word	0x080096d8
 80010bc:	08009708 	.word	0x08009708

080010c0 <User_CDC_Transmit_FS>:

void User_CDC_Transmit_FS(uint8_t * pdata, uint16_t datalength)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	460b      	mov	r3, r1
 80010ca:	807b      	strh	r3, [r7, #2]
    while(CDC_Transmit_FS((uint8_t *) pdata, datalength) == USBD_BUSY);
 80010cc:	bf00      	nop
 80010ce:	887b      	ldrh	r3, [r7, #2]
 80010d0:	4619      	mov	r1, r3
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f007 f952 	bl	800837c <CDC_Transmit_FS>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d0f7      	beq.n	80010ce <User_CDC_Transmit_FS+0xe>
}
 80010de:	bf00      	nop
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <LED_Proc>:
    LED_RED_PIN         GPIO_PIN_14
    LED_GREEN_PIN       GPIO_PIN_0
    LED_BLUE_PIN        GPIO_PIN_7
*/
static void LED_Proc (void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
    if(TIM1_CNT_1 >= 500)
 80010ec:	4b07      	ldr	r3, [pc, #28]	@ (800110c <LED_Proc+0x24>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80010f4:	d307      	bcc.n	8001106 <LED_Proc+0x1e>
    {
        TIM1_CNT_1 = 0;
 80010f6:	4b05      	ldr	r3, [pc, #20]	@ (800110c <LED_Proc+0x24>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
        
        HAL_GPIO_TogglePin(LED_ALL_PORT, LED_ALL_PIN);
 80010fc:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001100:	4803      	ldr	r0, [pc, #12]	@ (8001110 <LED_Proc+0x28>)
 8001102:	f000 fed0 	bl	8001ea6 <HAL_GPIO_TogglePin>
    }    
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200003ac 	.word	0x200003ac
 8001110:	40020400 	.word	0x40020400

08001114 <GPIO_Proc>:

void GPIO_Proc (void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
    LED_Proc();
 8001118:	f7ff ffe6 	bl	80010e8 <LED_Proc>
}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}

08001120 <USB_CDC_Proc>:
/*----------------------------------------------------------------------------*/
static uint16_t count = 0;

/* USER CODE BEGIN 1 */
void USB_CDC_Proc (void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
    #if 1
    if (TIM1_CNT_2 >= 1000)
 8001124:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <USB_CDC_Proc+0x70>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800112c:	d32e      	bcc.n	800118c <USB_CDC_Proc+0x6c>
    {
        TIM1_CNT_2 = 0;
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <USB_CDC_Proc+0x70>)
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]

        sprintf(USB_CdcTxBuffer_FS, "USB CDC TEST %d\r\n", count);
 8001134:	4b17      	ldr	r3, [pc, #92]	@ (8001194 <USB_CDC_Proc+0x74>)
 8001136:	881b      	ldrh	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4917      	ldr	r1, [pc, #92]	@ (8001198 <USB_CDC_Proc+0x78>)
 800113c:	4817      	ldr	r0, [pc, #92]	@ (800119c <USB_CDC_Proc+0x7c>)
 800113e:	f007 fd79 	bl	8008c34 <siprintf>
        User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001142:	4816      	ldr	r0, [pc, #88]	@ (800119c <USB_CDC_Proc+0x7c>)
 8001144:	f7ff f854 	bl	80001f0 <strlen>
 8001148:	4603      	mov	r3, r0
 800114a:	b29b      	uxth	r3, r3
 800114c:	4619      	mov	r1, r3
 800114e:	4813      	ldr	r0, [pc, #76]	@ (800119c <USB_CDC_Proc+0x7c>)
 8001150:	f7ff ffb6 	bl	80010c0 <User_CDC_Transmit_FS>

        sprintf(USB_CdcTxBuffer_FS, "USB CDC Transmit OK.\r\n");
 8001154:	4912      	ldr	r1, [pc, #72]	@ (80011a0 <USB_CDC_Proc+0x80>)
 8001156:	4811      	ldr	r0, [pc, #68]	@ (800119c <USB_CDC_Proc+0x7c>)
 8001158:	f007 fd6c 	bl	8008c34 <siprintf>
        User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 800115c:	480f      	ldr	r0, [pc, #60]	@ (800119c <USB_CDC_Proc+0x7c>)
 800115e:	f7ff f847 	bl	80001f0 <strlen>
 8001162:	4603      	mov	r3, r0
 8001164:	b29b      	uxth	r3, r3
 8001166:	4619      	mov	r1, r3
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <USB_CDC_Proc+0x7c>)
 800116a:	f7ff ffa9 	bl	80010c0 <User_CDC_Transmit_FS>
        
        memset(USB_CdcTxBuffer_FS, 0, strlen(USB_CdcTxBuffer_FS));
 800116e:	480b      	ldr	r0, [pc, #44]	@ (800119c <USB_CDC_Proc+0x7c>)
 8001170:	f7ff f83e 	bl	80001f0 <strlen>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	2100      	movs	r1, #0
 800117a:	4808      	ldr	r0, [pc, #32]	@ (800119c <USB_CDC_Proc+0x7c>)
 800117c:	f007 fd7a 	bl	8008c74 <memset>
        
        count++;
 8001180:	4b04      	ldr	r3, [pc, #16]	@ (8001194 <USB_CDC_Proc+0x74>)
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	3301      	adds	r3, #1
 8001186:	b29a      	uxth	r2, r3
 8001188:	4b02      	ldr	r3, [pc, #8]	@ (8001194 <USB_CDC_Proc+0x74>)
 800118a:	801a      	strh	r2, [r3, #0]

        sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
        CDC_Transmit_FS(USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
    }
    #endif
}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200003b0 	.word	0x200003b0
 8001194:	200004b4 	.word	0x200004b4
 8001198:	08009738 	.word	0x08009738
 800119c:	200003b4 	.word	0x200003b4
 80011a0:	0800974c 	.word	0x0800974c

080011a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80011a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011a8:	f7ff fc28 	bl	80009fc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011ac:	480c      	ldr	r0, [pc, #48]	@ (80011e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ae:	490d      	ldr	r1, [pc, #52]	@ (80011e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011b0:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011b4:	e002      	b.n	80011bc <LoopCopyDataInit>

080011b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ba:	3304      	adds	r3, #4

080011bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c0:	d3f9      	bcc.n	80011b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011c4:	4c0a      	ldr	r4, [pc, #40]	@ (80011f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c8:	e001      	b.n	80011ce <LoopFillZerobss>

080011ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011cc:	3204      	adds	r2, #4

080011ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d0:	d3fb      	bcc.n	80011ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011d2:	f007 fd5d 	bl	8008c90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011d6:	f7ff fa9b 	bl	8000710 <main>
  bx  lr    
 80011da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80011dc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80011e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011e4:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 80011e8:	08009810 	.word	0x08009810
  ldr r2, =_sbss
 80011ec:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 80011f0:	200021e8 	.word	0x200021e8

080011f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f4:	e7fe      	b.n	80011f4 <ADC_IRQHandler>
	...

080011f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <HAL_Init+0x40>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <HAL_Init+0x40>)
 8001202:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001206:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001208:	4b0b      	ldr	r3, [pc, #44]	@ (8001238 <HAL_Init+0x40>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <HAL_Init+0x40>)
 800120e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001212:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <HAL_Init+0x40>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a07      	ldr	r2, [pc, #28]	@ (8001238 <HAL_Init+0x40>)
 800121a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800121e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001220:	2003      	movs	r0, #3
 8001222:	f000 f94f 	bl	80014c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001226:	200f      	movs	r0, #15
 8001228:	f000 f808 	bl	800123c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800122c:	f7ff fb0e 	bl	800084c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023c00 	.word	0x40023c00

0800123c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <HAL_InitTick+0x54>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <HAL_InitTick+0x58>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001252:	fbb3 f3f1 	udiv	r3, r3, r1
 8001256:	fbb2 f3f3 	udiv	r3, r2, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 f967 	bl	800152e <HAL_SYSTICK_Config>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e00e      	b.n	8001288 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b0f      	cmp	r3, #15
 800126e:	d80a      	bhi.n	8001286 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001270:	2200      	movs	r2, #0
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f000 f92f 	bl	80014da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800127c:	4a06      	ldr	r2, [pc, #24]	@ (8001298 <HAL_InitTick+0x5c>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	e000      	b.n	8001288 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000000 	.word	0x20000000
 8001294:	20000008 	.word	0x20000008
 8001298:	20000004 	.word	0x20000004

0800129c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <HAL_IncTick+0x20>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <HAL_IncTick+0x24>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4413      	add	r3, r2
 80012ac:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <HAL_IncTick+0x24>)
 80012ae:	6013      	str	r3, [r2, #0]
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	20000008 	.word	0x20000008
 80012c0:	200004b8 	.word	0x200004b8

080012c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b03      	ldr	r3, [pc, #12]	@ (80012d8 <HAL_GetTick+0x14>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	200004b8 	.word	0x200004b8

080012dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e4:	f7ff ffee 	bl	80012c4 <HAL_GetTick>
 80012e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f4:	d005      	beq.n	8001302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <HAL_Delay+0x44>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001302:	bf00      	nop
 8001304:	f7ff ffde 	bl	80012c4 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	429a      	cmp	r2, r3
 8001312:	d8f7      	bhi.n	8001304 <HAL_Delay+0x28>
  {
  }
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000008 	.word	0x20000008

08001324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001334:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <__NVIC_SetPriorityGrouping+0x44>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001340:	4013      	ands	r3, r2
 8001342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800134c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001356:	4a04      	ldr	r2, [pc, #16]	@ (8001368 <__NVIC_SetPriorityGrouping+0x44>)
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	60d3      	str	r3, [r2, #12]
}
 800135c:	bf00      	nop
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001370:	4b04      	ldr	r3, [pc, #16]	@ (8001384 <__NVIC_GetPriorityGrouping+0x18>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	0a1b      	lsrs	r3, r3, #8
 8001376:	f003 0307 	and.w	r3, r3, #7
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001396:	2b00      	cmp	r3, #0
 8001398:	db0b      	blt.n	80013b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	f003 021f 	and.w	r2, r3, #31
 80013a0:	4907      	ldr	r1, [pc, #28]	@ (80013c0 <__NVIC_EnableIRQ+0x38>)
 80013a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a6:	095b      	lsrs	r3, r3, #5
 80013a8:	2001      	movs	r0, #1
 80013aa:	fa00 f202 	lsl.w	r2, r0, r2
 80013ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	e000e100 	.word	0xe000e100

080013c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	6039      	str	r1, [r7, #0]
 80013ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db0a      	blt.n	80013ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	490c      	ldr	r1, [pc, #48]	@ (8001410 <__NVIC_SetPriority+0x4c>)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	0112      	lsls	r2, r2, #4
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	440b      	add	r3, r1
 80013e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013ec:	e00a      	b.n	8001404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4908      	ldr	r1, [pc, #32]	@ (8001414 <__NVIC_SetPriority+0x50>)
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	f003 030f 	and.w	r3, r3, #15
 80013fa:	3b04      	subs	r3, #4
 80013fc:	0112      	lsls	r2, r2, #4
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	440b      	add	r3, r1
 8001402:	761a      	strb	r2, [r3, #24]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	e000e100 	.word	0xe000e100
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001418:	b480      	push	{r7}
 800141a:	b089      	sub	sp, #36	@ 0x24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	f1c3 0307 	rsb	r3, r3, #7
 8001432:	2b04      	cmp	r3, #4
 8001434:	bf28      	it	cs
 8001436:	2304      	movcs	r3, #4
 8001438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3304      	adds	r3, #4
 800143e:	2b06      	cmp	r3, #6
 8001440:	d902      	bls.n	8001448 <NVIC_EncodePriority+0x30>
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	3b03      	subs	r3, #3
 8001446:	e000      	b.n	800144a <NVIC_EncodePriority+0x32>
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	f04f 32ff 	mov.w	r2, #4294967295
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43da      	mvns	r2, r3
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	401a      	ands	r2, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001460:	f04f 31ff 	mov.w	r1, #4294967295
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	fa01 f303 	lsl.w	r3, r1, r3
 800146a:	43d9      	mvns	r1, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	4313      	orrs	r3, r2
         );
}
 8001472:	4618      	mov	r0, r3
 8001474:	3724      	adds	r7, #36	@ 0x24
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
	...

08001480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001490:	d301      	bcc.n	8001496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001492:	2301      	movs	r3, #1
 8001494:	e00f      	b.n	80014b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001496:	4a0a      	ldr	r2, [pc, #40]	@ (80014c0 <SysTick_Config+0x40>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149e:	210f      	movs	r1, #15
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295
 80014a4:	f7ff ff8e 	bl	80013c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a8:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <SysTick_Config+0x40>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ae:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <SysTick_Config+0x40>)
 80014b0:	2207      	movs	r2, #7
 80014b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	e000e010 	.word	0xe000e010

080014c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ff29 	bl	8001324 <__NVIC_SetPriorityGrouping>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014da:	b580      	push	{r7, lr}
 80014dc:	b086      	sub	sp, #24
 80014de:	af00      	add	r7, sp, #0
 80014e0:	4603      	mov	r3, r0
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
 80014e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ec:	f7ff ff3e 	bl	800136c <__NVIC_GetPriorityGrouping>
 80014f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	68b9      	ldr	r1, [r7, #8]
 80014f6:	6978      	ldr	r0, [r7, #20]
 80014f8:	f7ff ff8e 	bl	8001418 <NVIC_EncodePriority>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001502:	4611      	mov	r1, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff5d 	bl	80013c4 <__NVIC_SetPriority>
}
 800150a:	bf00      	nop
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800151c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff ff31 	bl	8001388 <__NVIC_EnableIRQ>
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff ffa2 	bl	8001480 <SysTick_Config>
 800153c:	4603      	mov	r3, r0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001554:	f7ff feb6 	bl	80012c4 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d101      	bne.n	8001564 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e099      	b.n	8001698 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2202      	movs	r2, #2
 8001568:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f022 0201 	bic.w	r2, r2, #1
 8001582:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001584:	e00f      	b.n	80015a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001586:	f7ff fe9d 	bl	80012c4 <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b05      	cmp	r3, #5
 8001592:	d908      	bls.n	80015a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2220      	movs	r2, #32
 8001598:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2203      	movs	r2, #3
 800159e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e078      	b.n	8001698 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1e8      	bne.n	8001586 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	4b38      	ldr	r3, [pc, #224]	@ (80016a0 <HAL_DMA_Init+0x158>)
 80015c0:	4013      	ands	r3, r2
 80015c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015f2:	697a      	ldr	r2, [r7, #20]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015fc:	2b04      	cmp	r3, #4
 80015fe:	d107      	bne.n	8001610 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001608:	4313      	orrs	r3, r2
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	4313      	orrs	r3, r2
 800160e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	695b      	ldr	r3, [r3, #20]
 800161e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	f023 0307 	bic.w	r3, r3, #7
 8001626:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	4313      	orrs	r3, r2
 8001630:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001636:	2b04      	cmp	r3, #4
 8001638:	d117      	bne.n	800166a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	4313      	orrs	r3, r2
 8001642:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001648:	2b00      	cmp	r3, #0
 800164a:	d00e      	beq.n	800166a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f000 f9e9 	bl	8001a24 <DMA_CheckFifoParam>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d008      	beq.n	800166a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2240      	movs	r2, #64	@ 0x40
 800165c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001666:	2301      	movs	r3, #1
 8001668:	e016      	b.n	8001698 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 f9a0 	bl	80019b8 <DMA_CalcBaseAndBitshift>
 8001678:	4603      	mov	r3, r0
 800167a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001680:	223f      	movs	r2, #63	@ 0x3f
 8001682:	409a      	lsls	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001696:	2300      	movs	r3, #0
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	f010803f 	.word	0xf010803f

080016a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80016b0:	4b8e      	ldr	r3, [pc, #568]	@ (80018ec <HAL_DMA_IRQHandler+0x248>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a8e      	ldr	r2, [pc, #568]	@ (80018f0 <HAL_DMA_IRQHandler+0x24c>)
 80016b6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ba:	0a9b      	lsrs	r3, r3, #10
 80016bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ce:	2208      	movs	r2, #8
 80016d0:	409a      	lsls	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	4013      	ands	r3, r2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d01a      	beq.n	8001710 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d013      	beq.n	8001710 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f022 0204 	bic.w	r2, r2, #4
 80016f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016fc:	2208      	movs	r2, #8
 80016fe:	409a      	lsls	r2, r3
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001708:	f043 0201 	orr.w	r2, r3, #1
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001714:	2201      	movs	r2, #1
 8001716:	409a      	lsls	r2, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	4013      	ands	r3, r2
 800171c:	2b00      	cmp	r3, #0
 800171e:	d012      	beq.n	8001746 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00b      	beq.n	8001746 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001732:	2201      	movs	r2, #1
 8001734:	409a      	lsls	r2, r3
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800173e:	f043 0202 	orr.w	r2, r3, #2
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800174a:	2204      	movs	r2, #4
 800174c:	409a      	lsls	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4013      	ands	r3, r2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d012      	beq.n	800177c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00b      	beq.n	800177c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001768:	2204      	movs	r2, #4
 800176a:	409a      	lsls	r2, r3
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001774:	f043 0204 	orr.w	r2, r3, #4
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001780:	2210      	movs	r2, #16
 8001782:	409a      	lsls	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4013      	ands	r3, r2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d043      	beq.n	8001814 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	2b00      	cmp	r3, #0
 8001798:	d03c      	beq.n	8001814 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800179e:	2210      	movs	r2, #16
 80017a0:	409a      	lsls	r2, r3
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d018      	beq.n	80017e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d108      	bne.n	80017d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d024      	beq.n	8001814 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	4798      	blx	r3
 80017d2:	e01f      	b.n	8001814 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d01b      	beq.n	8001814 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	4798      	blx	r3
 80017e4:	e016      	b.n	8001814 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d107      	bne.n	8001804 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f022 0208 	bic.w	r2, r2, #8
 8001802:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	2b00      	cmp	r3, #0
 800180a:	d003      	beq.n	8001814 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001818:	2220      	movs	r2, #32
 800181a:	409a      	lsls	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4013      	ands	r3, r2
 8001820:	2b00      	cmp	r3, #0
 8001822:	f000 808f 	beq.w	8001944 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0310 	and.w	r3, r3, #16
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 8087 	beq.w	8001944 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800183a:	2220      	movs	r2, #32
 800183c:	409a      	lsls	r2, r3
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b05      	cmp	r3, #5
 800184c:	d136      	bne.n	80018bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 0216 	bic.w	r2, r2, #22
 800185c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	695a      	ldr	r2, [r3, #20]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800186c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	2b00      	cmp	r3, #0
 8001874:	d103      	bne.n	800187e <HAL_DMA_IRQHandler+0x1da>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800187a:	2b00      	cmp	r3, #0
 800187c:	d007      	beq.n	800188e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f022 0208 	bic.w	r2, r2, #8
 800188c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001892:	223f      	movs	r2, #63	@ 0x3f
 8001894:	409a      	lsls	r2, r3
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2201      	movs	r2, #1
 800189e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d07e      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	4798      	blx	r3
        }
        return;
 80018ba:	e079      	b.n	80019b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d01d      	beq.n	8001906 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10d      	bne.n	80018f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d031      	beq.n	8001944 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	4798      	blx	r3
 80018e8:	e02c      	b.n	8001944 <HAL_DMA_IRQHandler+0x2a0>
 80018ea:	bf00      	nop
 80018ec:	20000000 	.word	0x20000000
 80018f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d023      	beq.n	8001944 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	4798      	blx	r3
 8001904:	e01e      	b.n	8001944 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001910:	2b00      	cmp	r3, #0
 8001912:	d10f      	bne.n	8001934 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 0210 	bic.w	r2, r2, #16
 8001922:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001938:	2b00      	cmp	r3, #0
 800193a:	d003      	beq.n	8001944 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001948:	2b00      	cmp	r3, #0
 800194a:	d032      	beq.n	80019b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b00      	cmp	r3, #0
 8001956:	d022      	beq.n	800199e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2205      	movs	r2, #5
 800195c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 0201 	bic.w	r2, r2, #1
 800196e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	3301      	adds	r3, #1
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	429a      	cmp	r2, r3
 800197a:	d307      	bcc.n	800198c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f2      	bne.n	8001970 <HAL_DMA_IRQHandler+0x2cc>
 800198a:	e000      	b.n	800198e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800198c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2201      	movs	r2, #1
 8001992:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d005      	beq.n	80019b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	4798      	blx	r3
 80019ae:	e000      	b.n	80019b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80019b0:	bf00      	nop
    }
  }
}
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	3b10      	subs	r3, #16
 80019c8:	4a14      	ldr	r2, [pc, #80]	@ (8001a1c <DMA_CalcBaseAndBitshift+0x64>)
 80019ca:	fba2 2303 	umull	r2, r3, r2, r3
 80019ce:	091b      	lsrs	r3, r3, #4
 80019d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80019d2:	4a13      	ldr	r2, [pc, #76]	@ (8001a20 <DMA_CalcBaseAndBitshift+0x68>)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4413      	add	r3, r2
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b03      	cmp	r3, #3
 80019e4:	d909      	bls.n	80019fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80019ee:	f023 0303 	bic.w	r3, r3, #3
 80019f2:	1d1a      	adds	r2, r3, #4
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80019f8:	e007      	b.n	8001a0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001a02:	f023 0303 	bic.w	r3, r3, #3
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3714      	adds	r7, #20
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	aaaaaaab 	.word	0xaaaaaaab
 8001a20:	080097c4 	.word	0x080097c4

08001a24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	699b      	ldr	r3, [r3, #24]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d11f      	bne.n	8001a7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	d856      	bhi.n	8001af2 <DMA_CheckFifoParam+0xce>
 8001a44:	a201      	add	r2, pc, #4	@ (adr r2, 8001a4c <DMA_CheckFifoParam+0x28>)
 8001a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a4a:	bf00      	nop
 8001a4c:	08001a5d 	.word	0x08001a5d
 8001a50:	08001a6f 	.word	0x08001a6f
 8001a54:	08001a5d 	.word	0x08001a5d
 8001a58:	08001af3 	.word	0x08001af3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d046      	beq.n	8001af6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a6c:	e043      	b.n	8001af6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a72:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001a76:	d140      	bne.n	8001afa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a7c:	e03d      	b.n	8001afa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a86:	d121      	bne.n	8001acc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	d837      	bhi.n	8001afe <DMA_CheckFifoParam+0xda>
 8001a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a94 <DMA_CheckFifoParam+0x70>)
 8001a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a94:	08001aa5 	.word	0x08001aa5
 8001a98:	08001aab 	.word	0x08001aab
 8001a9c:	08001aa5 	.word	0x08001aa5
 8001aa0:	08001abd 	.word	0x08001abd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8001aa8:	e030      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d025      	beq.n	8001b02 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001aba:	e022      	b.n	8001b02 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ac4:	d11f      	bne.n	8001b06 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001aca:	e01c      	b.n	8001b06 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d903      	bls.n	8001ada <DMA_CheckFifoParam+0xb6>
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d003      	beq.n	8001ae0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ad8:	e018      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	73fb      	strb	r3, [r7, #15]
      break;
 8001ade:	e015      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d00e      	beq.n	8001b0a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	73fb      	strb	r3, [r7, #15]
      break;
 8001af0:	e00b      	b.n	8001b0a <DMA_CheckFifoParam+0xe6>
      break;
 8001af2:	bf00      	nop
 8001af4:	e00a      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      break;
 8001af6:	bf00      	nop
 8001af8:	e008      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      break;
 8001afa:	bf00      	nop
 8001afc:	e006      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      break;
 8001afe:	bf00      	nop
 8001b00:	e004      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      break;
 8001b02:	bf00      	nop
 8001b04:	e002      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      break;   
 8001b06:	bf00      	nop
 8001b08:	e000      	b.n	8001b0c <DMA_CheckFifoParam+0xe8>
      break;
 8001b0a:	bf00      	nop
    }
  } 
  
  return status; 
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3714      	adds	r7, #20
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop

08001b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b089      	sub	sp, #36	@ 0x24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b26:	2300      	movs	r3, #0
 8001b28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
 8001b36:	e177      	b.n	8001e28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b38:	2201      	movs	r2, #1
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	f040 8166 	bne.w	8001e22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 0303 	and.w	r3, r3, #3
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d005      	beq.n	8001b6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d130      	bne.n	8001bd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	2203      	movs	r2, #3
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4013      	ands	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	68da      	ldr	r2, [r3, #12]
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	091b      	lsrs	r3, r3, #4
 8001bba:	f003 0201 	and.w	r2, r3, #1
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	2b03      	cmp	r3, #3
 8001bda:	d017      	beq.n	8001c0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	2203      	movs	r2, #3
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d123      	bne.n	8001c60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	08da      	lsrs	r2, r3, #3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3208      	adds	r2, #8
 8001c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	220f      	movs	r2, #15
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	691a      	ldr	r2, [r3, #16]
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	08da      	lsrs	r2, r3, #3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3208      	adds	r2, #8
 8001c5a:	69b9      	ldr	r1, [r7, #24]
 8001c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4013      	ands	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f003 0203 	and.w	r2, r3, #3
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 80c0 	beq.w	8001e22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	4b66      	ldr	r3, [pc, #408]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001caa:	4a65      	ldr	r2, [pc, #404]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001cac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cb2:	4b63      	ldr	r3, [pc, #396]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cbe:	4a61      	ldr	r2, [pc, #388]	@ (8001e44 <HAL_GPIO_Init+0x328>)
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	089b      	lsrs	r3, r3, #2
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	f003 0303 	and.w	r3, r3, #3
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	220f      	movs	r2, #15
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a58      	ldr	r2, [pc, #352]	@ (8001e48 <HAL_GPIO_Init+0x32c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d037      	beq.n	8001d5a <HAL_GPIO_Init+0x23e>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a57      	ldr	r2, [pc, #348]	@ (8001e4c <HAL_GPIO_Init+0x330>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d031      	beq.n	8001d56 <HAL_GPIO_Init+0x23a>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a56      	ldr	r2, [pc, #344]	@ (8001e50 <HAL_GPIO_Init+0x334>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d02b      	beq.n	8001d52 <HAL_GPIO_Init+0x236>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a55      	ldr	r2, [pc, #340]	@ (8001e54 <HAL_GPIO_Init+0x338>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d025      	beq.n	8001d4e <HAL_GPIO_Init+0x232>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a54      	ldr	r2, [pc, #336]	@ (8001e58 <HAL_GPIO_Init+0x33c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d01f      	beq.n	8001d4a <HAL_GPIO_Init+0x22e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a53      	ldr	r2, [pc, #332]	@ (8001e5c <HAL_GPIO_Init+0x340>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d019      	beq.n	8001d46 <HAL_GPIO_Init+0x22a>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a52      	ldr	r2, [pc, #328]	@ (8001e60 <HAL_GPIO_Init+0x344>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d013      	beq.n	8001d42 <HAL_GPIO_Init+0x226>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a51      	ldr	r2, [pc, #324]	@ (8001e64 <HAL_GPIO_Init+0x348>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d00d      	beq.n	8001d3e <HAL_GPIO_Init+0x222>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a50      	ldr	r2, [pc, #320]	@ (8001e68 <HAL_GPIO_Init+0x34c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d007      	beq.n	8001d3a <HAL_GPIO_Init+0x21e>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a4f      	ldr	r2, [pc, #316]	@ (8001e6c <HAL_GPIO_Init+0x350>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d101      	bne.n	8001d36 <HAL_GPIO_Init+0x21a>
 8001d32:	2309      	movs	r3, #9
 8001d34:	e012      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d36:	230a      	movs	r3, #10
 8001d38:	e010      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d3a:	2308      	movs	r3, #8
 8001d3c:	e00e      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d3e:	2307      	movs	r3, #7
 8001d40:	e00c      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d42:	2306      	movs	r3, #6
 8001d44:	e00a      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d46:	2305      	movs	r3, #5
 8001d48:	e008      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d4a:	2304      	movs	r3, #4
 8001d4c:	e006      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e004      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e002      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d56:	2301      	movs	r3, #1
 8001d58:	e000      	b.n	8001d5c <HAL_GPIO_Init+0x240>
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	69fa      	ldr	r2, [r7, #28]
 8001d5e:	f002 0203 	and.w	r2, r2, #3
 8001d62:	0092      	lsls	r2, r2, #2
 8001d64:	4093      	lsls	r3, r2
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d6c:	4935      	ldr	r1, [pc, #212]	@ (8001e44 <HAL_GPIO_Init+0x328>)
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	089b      	lsrs	r3, r3, #2
 8001d72:	3302      	adds	r3, #2
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	43db      	mvns	r3, r3
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4013      	ands	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d9e:	4a34      	ldr	r2, [pc, #208]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001da4:	4b32      	ldr	r3, [pc, #200]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dc8:	4a29      	ldr	r2, [pc, #164]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dce:	4b28      	ldr	r3, [pc, #160]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001df2:	4a1f      	ldr	r2, [pc, #124]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001df8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e1c:	4a14      	ldr	r2, [pc, #80]	@ (8001e70 <HAL_GPIO_Init+0x354>)
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	3301      	adds	r3, #1
 8001e26:	61fb      	str	r3, [r7, #28]
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	2b0f      	cmp	r3, #15
 8001e2c:	f67f ae84 	bls.w	8001b38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	3724      	adds	r7, #36	@ 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40013800 	.word	0x40013800
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	40020800 	.word	0x40020800
 8001e54:	40020c00 	.word	0x40020c00
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	40021400 	.word	0x40021400
 8001e60:	40021800 	.word	0x40021800
 8001e64:	40021c00 	.word	0x40021c00
 8001e68:	40022000 	.word	0x40022000
 8001e6c:	40022400 	.word	0x40022400
 8001e70:	40013c00 	.word	0x40013c00

08001e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	807b      	strh	r3, [r7, #2]
 8001e80:	4613      	mov	r3, r2
 8001e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e84:	787b      	ldrb	r3, [r7, #1]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e8a:	887a      	ldrh	r2, [r7, #2]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e90:	e003      	b.n	8001e9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e92:	887b      	ldrh	r3, [r7, #2]
 8001e94:	041a      	lsls	r2, r3, #16
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	619a      	str	r2, [r3, #24]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	460b      	mov	r3, r1
 8001eb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001eb8:	887a      	ldrh	r2, [r7, #2]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	041a      	lsls	r2, r3, #16
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	43d9      	mvns	r1, r3
 8001ec4:	887b      	ldrh	r3, [r7, #2]
 8001ec6:	400b      	ands	r3, r1
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	619a      	str	r2, [r3, #24]
}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b086      	sub	sp, #24
 8001ede:	af02      	add	r7, sp, #8
 8001ee0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e101      	b.n	80020f0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d106      	bne.n	8001f0c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f006 fb80 	bl	800860c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2203      	movs	r2, #3
 8001f10:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f1a:	d102      	bne.n	8001f22 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f002 ff79 	bl	8004e1e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6818      	ldr	r0, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	7c1a      	ldrb	r2, [r3, #16]
 8001f34:	f88d 2000 	strb.w	r2, [sp]
 8001f38:	3304      	adds	r3, #4
 8001f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f3c:	f002 fe58 	bl	8004bf0 <USB_CoreInit>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d005      	beq.n	8001f52 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2202      	movs	r2, #2
 8001f4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e0ce      	b.n	80020f0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2100      	movs	r1, #0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f002 ff71 	bl	8004e40 <USB_SetCurrentMode>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d005      	beq.n	8001f70 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2202      	movs	r2, #2
 8001f68:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e0bf      	b.n	80020f0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f70:	2300      	movs	r3, #0
 8001f72:	73fb      	strb	r3, [r7, #15]
 8001f74:	e04a      	b.n	800200c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f76:	7bfa      	ldrb	r2, [r7, #15]
 8001f78:	6879      	ldr	r1, [r7, #4]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	440b      	add	r3, r1
 8001f84:	3315      	adds	r3, #21
 8001f86:	2201      	movs	r2, #1
 8001f88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f8a:	7bfa      	ldrb	r2, [r7, #15]
 8001f8c:	6879      	ldr	r1, [r7, #4]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	00db      	lsls	r3, r3, #3
 8001f92:	4413      	add	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	440b      	add	r3, r1
 8001f98:	3314      	adds	r3, #20
 8001f9a:	7bfa      	ldrb	r2, [r7, #15]
 8001f9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f9e:	7bfa      	ldrb	r2, [r7, #15]
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
 8001fa2:	b298      	uxth	r0, r3
 8001fa4:	6879      	ldr	r1, [r7, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	00db      	lsls	r3, r3, #3
 8001faa:	4413      	add	r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	440b      	add	r3, r1
 8001fb0:	332e      	adds	r3, #46	@ 0x2e
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fb6:	7bfa      	ldrb	r2, [r7, #15]
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	4413      	add	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	3318      	adds	r3, #24
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	331c      	adds	r3, #28
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fde:	7bfa      	ldrb	r2, [r7, #15]
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4413      	add	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	3320      	adds	r3, #32
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001ff2:	7bfa      	ldrb	r2, [r7, #15]
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	4413      	add	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	3324      	adds	r3, #36	@ 0x24
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	3301      	adds	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	791b      	ldrb	r3, [r3, #4]
 8002010:	7bfa      	ldrb	r2, [r7, #15]
 8002012:	429a      	cmp	r2, r3
 8002014:	d3af      	bcc.n	8001f76 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002016:	2300      	movs	r3, #0
 8002018:	73fb      	strb	r3, [r7, #15]
 800201a:	e044      	b.n	80020a6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800201c:	7bfa      	ldrb	r2, [r7, #15]
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	4613      	mov	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4413      	add	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800202e:	2200      	movs	r2, #0
 8002030:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002032:	7bfa      	ldrb	r2, [r7, #15]
 8002034:	6879      	ldr	r1, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4413      	add	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	440b      	add	r3, r1
 8002040:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002044:	7bfa      	ldrb	r2, [r7, #15]
 8002046:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002048:	7bfa      	ldrb	r2, [r7, #15]
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	4613      	mov	r3, r2
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4413      	add	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	440b      	add	r3, r1
 8002056:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800205a:	2200      	movs	r2, #0
 800205c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800205e:	7bfa      	ldrb	r2, [r7, #15]
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	4413      	add	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	440b      	add	r3, r1
 800206c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002074:	7bfa      	ldrb	r2, [r7, #15]
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	4613      	mov	r3, r2
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	4413      	add	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800208a:	7bfa      	ldrb	r2, [r7, #15]
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	4613      	mov	r3, r2
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	4413      	add	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	440b      	add	r3, r1
 8002098:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
 80020a2:	3301      	adds	r3, #1
 80020a4:	73fb      	strb	r3, [r7, #15]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	791b      	ldrb	r3, [r3, #4]
 80020aa:	7bfa      	ldrb	r2, [r7, #15]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d3b5      	bcc.n	800201c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6818      	ldr	r0, [r3, #0]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	7c1a      	ldrb	r2, [r3, #16]
 80020b8:	f88d 2000 	strb.w	r2, [sp]
 80020bc:	3304      	adds	r3, #4
 80020be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020c0:	f002 ff0a 	bl	8004ed8 <USB_DevInit>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d005      	beq.n	80020d6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2202      	movs	r2, #2
 80020ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e00c      	b.n	80020f0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f003 ff4e 	bl	8005f8a <USB_DevDisconnect>

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_PCD_Start+0x1c>
 8002110:	2302      	movs	r3, #2
 8002112:	e022      	b.n	800215a <HAL_PCD_Start+0x62>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002124:	2b00      	cmp	r3, #0
 8002126:	d009      	beq.n	800213c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800212c:	2b01      	cmp	r3, #1
 800212e:	d105      	bne.n	800213c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002134:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f002 fe5b 	bl	8004dfc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f003 fefc 	bl	8005f48 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002162:	b590      	push	{r4, r7, lr}
 8002164:	b08d      	sub	sp, #52	@ 0x34
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002170:	6a3b      	ldr	r3, [r7, #32]
 8002172:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f003 ffba 	bl	80060f2 <USB_GetMode>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	f040 848c 	bne.w	8002a9e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f003 ff1e 	bl	8005fcc <USB_ReadInterrupts>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 8482 	beq.w	8002a9c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	0a1b      	lsrs	r3, r3, #8
 80021a2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f003 ff0b 	bl	8005fcc <USB_ReadInterrupts>
 80021b6:	4603      	mov	r3, r0
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d107      	bne.n	80021d0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695a      	ldr	r2, [r3, #20]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f002 0202 	and.w	r2, r2, #2
 80021ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f003 fef9 	bl	8005fcc <USB_ReadInterrupts>
 80021da:	4603      	mov	r3, r0
 80021dc:	f003 0310 	and.w	r3, r3, #16
 80021e0:	2b10      	cmp	r3, #16
 80021e2:	d161      	bne.n	80022a8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	699a      	ldr	r2, [r3, #24]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 0210 	bic.w	r2, r2, #16
 80021f2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	f003 020f 	and.w	r2, r3, #15
 8002200:	4613      	mov	r3, r2
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	4413      	add	r3, r2
 8002210:	3304      	adds	r3, #4
 8002212:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	0c5b      	lsrs	r3, r3, #17
 8002218:	f003 030f 	and.w	r3, r3, #15
 800221c:	2b02      	cmp	r3, #2
 800221e:	d124      	bne.n	800226a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002226:	4013      	ands	r3, r2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d035      	beq.n	8002298 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	091b      	lsrs	r3, r3, #4
 8002234:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002236:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800223a:	b29b      	uxth	r3, r3
 800223c:	461a      	mov	r2, r3
 800223e:	6a38      	ldr	r0, [r7, #32]
 8002240:	f003 fd30 	bl	8005ca4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	68da      	ldr	r2, [r3, #12]
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	091b      	lsrs	r3, r3, #4
 800224c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002250:	441a      	add	r2, r3
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	695a      	ldr	r2, [r3, #20]
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	091b      	lsrs	r3, r3, #4
 800225e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002262:	441a      	add	r2, r3
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	615a      	str	r2, [r3, #20]
 8002268:	e016      	b.n	8002298 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	0c5b      	lsrs	r3, r3, #17
 800226e:	f003 030f 	and.w	r3, r3, #15
 8002272:	2b06      	cmp	r3, #6
 8002274:	d110      	bne.n	8002298 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800227c:	2208      	movs	r2, #8
 800227e:	4619      	mov	r1, r3
 8002280:	6a38      	ldr	r0, [r7, #32]
 8002282:	f003 fd0f 	bl	8005ca4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	695a      	ldr	r2, [r3, #20]
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	091b      	lsrs	r3, r3, #4
 800228e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002292:	441a      	add	r2, r3
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	699a      	ldr	r2, [r3, #24]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f042 0210 	orr.w	r2, r2, #16
 80022a6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f003 fe8d 	bl	8005fcc <USB_ReadInterrupts>
 80022b2:	4603      	mov	r3, r0
 80022b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80022bc:	f040 80a7 	bne.w	800240e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f003 fe92 	bl	8005ff2 <USB_ReadDevAllOutEpInterrupt>
 80022ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80022d0:	e099      	b.n	8002406 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80022d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f000 808e 	beq.w	80023fa <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	4611      	mov	r1, r2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f003 feb6 	bl	800605a <USB_ReadDevOutEPInterrupt>
 80022ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00c      	beq.n	8002314 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80022fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fc:	015a      	lsls	r2, r3, #5
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	4413      	add	r3, r2
 8002302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002306:	461a      	mov	r2, r3
 8002308:	2301      	movs	r3, #1
 800230a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800230c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 fea2 	bl	8003058 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	f003 0308 	and.w	r3, r3, #8
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00c      	beq.n	8002338 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	015a      	lsls	r2, r3, #5
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	4413      	add	r3, r2
 8002326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800232a:	461a      	mov	r2, r3
 800232c:	2308      	movs	r3, #8
 800232e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002330:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f000 ff78 	bl	8003228 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	f003 0310 	and.w	r3, r3, #16
 800233e:	2b00      	cmp	r3, #0
 8002340:	d008      	beq.n	8002354 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	015a      	lsls	r2, r3, #5
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	4413      	add	r3, r2
 800234a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800234e:	461a      	mov	r2, r3
 8002350:	2310      	movs	r3, #16
 8002352:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d030      	beq.n	80023c0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800235e:	6a3b      	ldr	r3, [r7, #32]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002366:	2b80      	cmp	r3, #128	@ 0x80
 8002368:	d109      	bne.n	800237e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	69fa      	ldr	r2, [r7, #28]
 8002374:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002378:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800237c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800237e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002380:	4613      	mov	r3, r2
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	4413      	add	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	4413      	add	r3, r2
 8002390:	3304      	adds	r3, #4
 8002392:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	78db      	ldrb	r3, [r3, #3]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d108      	bne.n	80023ae <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	2200      	movs	r2, #0
 80023a0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	4619      	mov	r1, r3
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f006 fa35 	bl	8008818 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80023ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b0:	015a      	lsls	r2, r3, #5
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	4413      	add	r3, r2
 80023b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023ba:	461a      	mov	r2, r3
 80023bc:	2302      	movs	r3, #2
 80023be:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	f003 0320 	and.w	r3, r3, #32
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d008      	beq.n	80023dc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023cc:	015a      	lsls	r2, r3, #5
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	4413      	add	r3, r2
 80023d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023d6:	461a      	mov	r2, r3
 80023d8:	2320      	movs	r3, #32
 80023da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d009      	beq.n	80023fa <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80023e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e8:	015a      	lsls	r2, r3, #5
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	4413      	add	r3, r2
 80023ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023f2:	461a      	mov	r2, r3
 80023f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023f8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	3301      	adds	r3, #1
 80023fe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002402:	085b      	lsrs	r3, r3, #1
 8002404:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002408:	2b00      	cmp	r3, #0
 800240a:	f47f af62 	bne.w	80022d2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f003 fdda 	bl	8005fcc <USB_ReadInterrupts>
 8002418:	4603      	mov	r3, r0
 800241a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800241e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002422:	f040 80db 	bne.w	80025dc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4618      	mov	r0, r3
 800242c:	f003 fdfb 	bl	8006026 <USB_ReadDevAllInEpInterrupt>
 8002430:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002432:	2300      	movs	r3, #0
 8002434:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002436:	e0cd      	b.n	80025d4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80c2 	beq.w	80025c8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800244a:	b2d2      	uxtb	r2, r2
 800244c:	4611      	mov	r1, r2
 800244e:	4618      	mov	r0, r3
 8002450:	f003 fe21 	bl	8006096 <USB_ReadDevInEPInterrupt>
 8002454:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b00      	cmp	r3, #0
 800245e:	d057      	beq.n	8002510 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	f003 030f 	and.w	r3, r3, #15
 8002466:	2201      	movs	r2, #1
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002474:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	43db      	mvns	r3, r3
 800247a:	69f9      	ldr	r1, [r7, #28]
 800247c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002480:	4013      	ands	r3, r2
 8002482:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002486:	015a      	lsls	r2, r3, #5
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	4413      	add	r3, r2
 800248c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002490:	461a      	mov	r2, r3
 8002492:	2301      	movs	r3, #1
 8002494:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	799b      	ldrb	r3, [r3, #6]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d132      	bne.n	8002504 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024a2:	4613      	mov	r3, r2
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	4413      	add	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	440b      	add	r3, r1
 80024ac:	3320      	adds	r3, #32
 80024ae:	6819      	ldr	r1, [r3, #0]
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b4:	4613      	mov	r3, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4403      	add	r3, r0
 80024be:	331c      	adds	r3, #28
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4419      	add	r1, r3
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c8:	4613      	mov	r3, r2
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	4413      	add	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4403      	add	r3, r0
 80024d2:	3320      	adds	r3, #32
 80024d4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d113      	bne.n	8002504 <HAL_PCD_IRQHandler+0x3a2>
 80024dc:	6879      	ldr	r1, [r7, #4]
 80024de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024e0:	4613      	mov	r3, r2
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	3324      	adds	r3, #36	@ 0x24
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d108      	bne.n	8002504 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6818      	ldr	r0, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80024fc:	461a      	mov	r2, r3
 80024fe:	2101      	movs	r1, #1
 8002500:	f003 fe28 	bl	8006154 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	b2db      	uxtb	r3, r3
 8002508:	4619      	mov	r1, r3
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f006 f8ff 	bl	800870e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b00      	cmp	r3, #0
 8002518:	d008      	beq.n	800252c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	015a      	lsls	r2, r3, #5
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	4413      	add	r3, r2
 8002522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002526:	461a      	mov	r2, r3
 8002528:	2308      	movs	r3, #8
 800252a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	f003 0310 	and.w	r3, r3, #16
 8002532:	2b00      	cmp	r3, #0
 8002534:	d008      	beq.n	8002548 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	015a      	lsls	r2, r3, #5
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	4413      	add	r3, r2
 800253e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002542:	461a      	mov	r2, r3
 8002544:	2310      	movs	r3, #16
 8002546:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800254e:	2b00      	cmp	r3, #0
 8002550:	d008      	beq.n	8002564 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	015a      	lsls	r2, r3, #5
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	4413      	add	r3, r2
 800255a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800255e:	461a      	mov	r2, r3
 8002560:	2340      	movs	r3, #64	@ 0x40
 8002562:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d023      	beq.n	80025b6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800256e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002570:	6a38      	ldr	r0, [r7, #32]
 8002572:	f002 fe15 	bl	80051a0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002578:	4613      	mov	r3, r2
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	4413      	add	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	3310      	adds	r3, #16
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	3304      	adds	r3, #4
 8002588:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	78db      	ldrb	r3, [r3, #3]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d108      	bne.n	80025a4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2200      	movs	r2, #0
 8002596:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259a:	b2db      	uxtb	r3, r3
 800259c:	4619      	mov	r1, r3
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f006 f94c 	bl	800883c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	015a      	lsls	r2, r3, #5
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	4413      	add	r3, r2
 80025ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025b0:	461a      	mov	r2, r3
 80025b2:	2302      	movs	r3, #2
 80025b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80025c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fcbb 	bl	8002f3e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80025c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ca:	3301      	adds	r3, #1
 80025cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80025ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d0:	085b      	lsrs	r3, r3, #1
 80025d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80025d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f47f af2e 	bne.w	8002438 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f003 fcf3 	bl	8005fcc <USB_ReadInterrupts>
 80025e6:	4603      	mov	r3, r0
 80025e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80025ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80025f0:	d122      	bne.n	8002638 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002600:	f023 0301 	bic.w	r3, r3, #1
 8002604:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800260c:	2b01      	cmp	r3, #1
 800260e:	d108      	bne.n	8002622 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002618:	2100      	movs	r1, #0
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fea2 	bl	8003364 <HAL_PCDEx_LPM_Callback>
 8002620:	e002      	b.n	8002628 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f006 f8ea 	bl	80087fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695a      	ldr	r2, [r3, #20]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002636:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f003 fcc5 	bl	8005fcc <USB_ReadInterrupts>
 8002642:	4603      	mov	r3, r0
 8002644:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002648:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800264c:	d112      	bne.n	8002674 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	2b01      	cmp	r3, #1
 800265c:	d102      	bne.n	8002664 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f006 f8a6 	bl	80087b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	695a      	ldr	r2, [r3, #20]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002672:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4618      	mov	r0, r3
 800267a:	f003 fca7 	bl	8005fcc <USB_ReadInterrupts>
 800267e:	4603      	mov	r3, r0
 8002680:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002688:	f040 80b7 	bne.w	80027fa <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	69fa      	ldr	r2, [r7, #28]
 8002696:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800269a:	f023 0301 	bic.w	r3, r3, #1
 800269e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2110      	movs	r1, #16
 80026a6:	4618      	mov	r0, r3
 80026a8:	f002 fd7a 	bl	80051a0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026ac:	2300      	movs	r3, #0
 80026ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026b0:	e046      	b.n	8002740 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80026b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026b4:	015a      	lsls	r2, r3, #5
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	4413      	add	r3, r2
 80026ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026be:	461a      	mov	r2, r3
 80026c0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80026c4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80026c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c8:	015a      	lsls	r2, r3, #5
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	4413      	add	r3, r2
 80026ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026d6:	0151      	lsls	r1, r2, #5
 80026d8:	69fa      	ldr	r2, [r7, #28]
 80026da:	440a      	add	r2, r1
 80026dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80026e0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80026e4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80026e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e8:	015a      	lsls	r2, r3, #5
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	4413      	add	r3, r2
 80026ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026f2:	461a      	mov	r2, r3
 80026f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80026f8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80026fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026fc:	015a      	lsls	r2, r3, #5
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	4413      	add	r3, r2
 8002702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800270a:	0151      	lsls	r1, r2, #5
 800270c:	69fa      	ldr	r2, [r7, #28]
 800270e:	440a      	add	r2, r1
 8002710:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002714:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002718:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800271a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800271c:	015a      	lsls	r2, r3, #5
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	4413      	add	r3, r2
 8002722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800272a:	0151      	lsls	r1, r2, #5
 800272c:	69fa      	ldr	r2, [r7, #28]
 800272e:	440a      	add	r2, r1
 8002730:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002734:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002738:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800273a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800273c:	3301      	adds	r3, #1
 800273e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	791b      	ldrb	r3, [r3, #4]
 8002744:	461a      	mov	r2, r3
 8002746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002748:	4293      	cmp	r3, r2
 800274a:	d3b2      	bcc.n	80026b2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	69fa      	ldr	r2, [r7, #28]
 8002756:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800275a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800275e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	7bdb      	ldrb	r3, [r3, #15]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d016      	beq.n	8002796 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800276e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002778:	f043 030b 	orr.w	r3, r3, #11
 800277c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002788:	69fa      	ldr	r2, [r7, #28]
 800278a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800278e:	f043 030b 	orr.w	r3, r3, #11
 8002792:	6453      	str	r3, [r2, #68]	@ 0x44
 8002794:	e015      	b.n	80027c2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	69fa      	ldr	r2, [r7, #28]
 80027a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027a8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80027ac:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	69fa      	ldr	r2, [r7, #28]
 80027b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027bc:	f043 030b 	orr.w	r3, r3, #11
 80027c0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	69fa      	ldr	r2, [r7, #28]
 80027cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027d0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80027d4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80027e4:	461a      	mov	r2, r3
 80027e6:	f003 fcb5 	bl	8006154 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	695a      	ldr	r2, [r3, #20]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80027f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f003 fbe4 	bl	8005fcc <USB_ReadInterrupts>
 8002804:	4603      	mov	r3, r0
 8002806:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800280a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800280e:	d123      	bne.n	8002858 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f003 fc7a 	bl	800610e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f002 fd37 	bl	8005292 <USB_GetDevSpeed>
 8002824:	4603      	mov	r3, r0
 8002826:	461a      	mov	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681c      	ldr	r4, [r3, #0]
 8002830:	f001 fa70 	bl	8003d14 <HAL_RCC_GetHCLKFreq>
 8002834:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800283a:	461a      	mov	r2, r3
 800283c:	4620      	mov	r0, r4
 800283e:	f002 fa3b 	bl	8004cb8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f005 ff8b 	bl	800875e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	695a      	ldr	r2, [r3, #20]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002856:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f003 fbb5 	bl	8005fcc <USB_ReadInterrupts>
 8002862:	4603      	mov	r3, r0
 8002864:	f003 0308 	and.w	r3, r3, #8
 8002868:	2b08      	cmp	r3, #8
 800286a:	d10a      	bne.n	8002882 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f005 ff68 	bl	8008742 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	695a      	ldr	r2, [r3, #20]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f002 0208 	and.w	r2, r2, #8
 8002880:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f003 fba0 	bl	8005fcc <USB_ReadInterrupts>
 800288c:	4603      	mov	r3, r0
 800288e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002892:	2b80      	cmp	r3, #128	@ 0x80
 8002894:	d123      	bne.n	80028de <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028a2:	2301      	movs	r3, #1
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80028a6:	e014      	b.n	80028d2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ac:	4613      	mov	r3, r2
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	4413      	add	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d105      	bne.n	80028cc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80028c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	4619      	mov	r1, r3
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 fb08 	bl	8002edc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	3301      	adds	r3, #1
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	791b      	ldrb	r3, [r3, #4]
 80028d6:	461a      	mov	r2, r3
 80028d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028da:	4293      	cmp	r3, r2
 80028dc:	d3e4      	bcc.n	80028a8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f003 fb72 	bl	8005fcc <USB_ReadInterrupts>
 80028e8:	4603      	mov	r3, r0
 80028ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028f2:	d13c      	bne.n	800296e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028f4:	2301      	movs	r3, #1
 80028f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80028f8:	e02b      	b.n	8002952 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80028fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fc:	015a      	lsls	r2, r3, #5
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	4413      	add	r3, r2
 8002902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800290e:	4613      	mov	r3, r2
 8002910:	00db      	lsls	r3, r3, #3
 8002912:	4413      	add	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	440b      	add	r3, r1
 8002918:	3318      	adds	r3, #24
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d115      	bne.n	800294c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002920:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002922:	2b00      	cmp	r3, #0
 8002924:	da12      	bge.n	800294c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800292a:	4613      	mov	r3, r2
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	4413      	add	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	440b      	add	r3, r1
 8002934:	3317      	adds	r3, #23
 8002936:	2201      	movs	r2, #1
 8002938:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	b2db      	uxtb	r3, r3
 800293e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002942:	b2db      	uxtb	r3, r3
 8002944:	4619      	mov	r1, r3
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 fac8 	bl	8002edc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800294c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294e:	3301      	adds	r3, #1
 8002950:	627b      	str	r3, [r7, #36]	@ 0x24
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	791b      	ldrb	r3, [r3, #4]
 8002956:	461a      	mov	r2, r3
 8002958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295a:	4293      	cmp	r3, r2
 800295c:	d3cd      	bcc.n	80028fa <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695a      	ldr	r2, [r3, #20]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800296c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f003 fb2a 	bl	8005fcc <USB_ReadInterrupts>
 8002978:	4603      	mov	r3, r0
 800297a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800297e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002982:	d156      	bne.n	8002a32 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002984:	2301      	movs	r3, #1
 8002986:	627b      	str	r3, [r7, #36]	@ 0x24
 8002988:	e045      	b.n	8002a16 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	015a      	lsls	r2, r3, #5
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	4413      	add	r3, r2
 8002992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800299e:	4613      	mov	r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	440b      	add	r3, r1
 80029a8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d12e      	bne.n	8002a10 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80029b2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	da2b      	bge.n	8002a10 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80029c4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d121      	bne.n	8002a10 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80029cc:	6879      	ldr	r1, [r7, #4]
 80029ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029d0:	4613      	mov	r3, r2
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	4413      	add	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80029de:	2201      	movs	r2, #1
 80029e0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d10a      	bne.n	8002a10 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	69fa      	ldr	r2, [r7, #28]
 8002a04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a08:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a0c:	6053      	str	r3, [r2, #4]
            break;
 8002a0e:	e008      	b.n	8002a22 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a12:	3301      	adds	r3, #1
 8002a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	791b      	ldrb	r3, [r3, #4]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d3b3      	bcc.n	800298a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	695a      	ldr	r2, [r3, #20]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002a30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f003 fac8 	bl	8005fcc <USB_ReadInterrupts>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a46:	d10a      	bne.n	8002a5e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f005 ff09 	bl	8008860 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	695a      	ldr	r2, [r3, #20]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002a5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f003 fab2 	bl	8005fcc <USB_ReadInterrupts>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f003 0304 	and.w	r3, r3, #4
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d115      	bne.n	8002a9e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d002      	beq.n	8002a8a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f005 fef9 	bl	800887c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6859      	ldr	r1, [r3, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	e000      	b.n	8002a9e <HAL_PCD_IRQHandler+0x93c>
      return;
 8002a9c:	bf00      	nop
    }
  }
}
 8002a9e:	3734      	adds	r7, #52	@ 0x34
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd90      	pop	{r4, r7, pc}

08002aa4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	460b      	mov	r3, r1
 8002aae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d101      	bne.n	8002abe <HAL_PCD_SetAddress+0x1a>
 8002aba:	2302      	movs	r3, #2
 8002abc:	e012      	b.n	8002ae4 <HAL_PCD_SetAddress+0x40>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	78fa      	ldrb	r2, [r7, #3]
 8002aca:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	78fa      	ldrb	r2, [r7, #3]
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f003 fa11 	bl	8005efc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	4608      	mov	r0, r1
 8002af6:	4611      	mov	r1, r2
 8002af8:	461a      	mov	r2, r3
 8002afa:	4603      	mov	r3, r0
 8002afc:	70fb      	strb	r3, [r7, #3]
 8002afe:	460b      	mov	r3, r1
 8002b00:	803b      	strh	r3, [r7, #0]
 8002b02:	4613      	mov	r3, r2
 8002b04:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002b06:	2300      	movs	r3, #0
 8002b08:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	da0f      	bge.n	8002b32 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b12:	78fb      	ldrb	r3, [r7, #3]
 8002b14:	f003 020f 	and.w	r2, r3, #15
 8002b18:	4613      	mov	r3, r2
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	4413      	add	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	3310      	adds	r3, #16
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	4413      	add	r3, r2
 8002b26:	3304      	adds	r3, #4
 8002b28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	705a      	strb	r2, [r3, #1]
 8002b30:	e00f      	b.n	8002b52 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b32:	78fb      	ldrb	r3, [r7, #3]
 8002b34:	f003 020f 	and.w	r2, r3, #15
 8002b38:	4613      	mov	r3, r2
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	4413      	add	r3, r2
 8002b48:	3304      	adds	r3, #4
 8002b4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b52:	78fb      	ldrb	r3, [r7, #3]
 8002b54:	f003 030f 	and.w	r3, r3, #15
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b5e:	883a      	ldrh	r2, [r7, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	78ba      	ldrb	r2, [r7, #2]
 8002b68:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	785b      	ldrb	r3, [r3, #1]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d004      	beq.n	8002b7c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	461a      	mov	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002b7c:	78bb      	ldrb	r3, [r7, #2]
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d102      	bne.n	8002b88 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d101      	bne.n	8002b96 <HAL_PCD_EP_Open+0xaa>
 8002b92:	2302      	movs	r3, #2
 8002b94:	e00e      	b.n	8002bb4 <HAL_PCD_EP_Open+0xc8>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68f9      	ldr	r1, [r7, #12]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f002 fb99 	bl	80052dc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002bb2:	7afb      	ldrb	r3, [r7, #11]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	da0f      	bge.n	8002bf0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	f003 020f 	and.w	r2, r3, #15
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	3310      	adds	r3, #16
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	4413      	add	r3, r2
 8002be4:	3304      	adds	r3, #4
 8002be6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2201      	movs	r2, #1
 8002bec:	705a      	strb	r2, [r3, #1]
 8002bee:	e00f      	b.n	8002c10 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	f003 020f 	and.w	r2, r3, #15
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	3304      	adds	r3, #4
 8002c08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c10:	78fb      	ldrb	r3, [r7, #3]
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d101      	bne.n	8002c2a <HAL_PCD_EP_Close+0x6e>
 8002c26:	2302      	movs	r3, #2
 8002c28:	e00e      	b.n	8002c48 <HAL_PCD_EP_Close+0x8c>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68f9      	ldr	r1, [r7, #12]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f002 fbd7 	bl	80053ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3710      	adds	r7, #16
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	607a      	str	r2, [r7, #4]
 8002c5a:	603b      	str	r3, [r7, #0]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c60:	7afb      	ldrb	r3, [r7, #11]
 8002c62:	f003 020f 	and.w	r2, r3, #15
 8002c66:	4613      	mov	r3, r2
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	4413      	add	r3, r2
 8002c76:	3304      	adds	r3, #4
 8002c78:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c92:	7afb      	ldrb	r3, [r7, #11]
 8002c94:	f003 030f 	and.w	r3, r3, #15
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	799b      	ldrb	r3, [r3, #6]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d102      	bne.n	8002cac <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6818      	ldr	r0, [r3, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	799b      	ldrb	r3, [r3, #6]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	6979      	ldr	r1, [r7, #20]
 8002cb8:	f002 fc74 	bl	80055a4 <USB_EPStartXfer>

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3718      	adds	r7, #24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
 8002cce:	460b      	mov	r3, r1
 8002cd0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	f003 020f 	and.w	r2, r3, #15
 8002cd8:	6879      	ldr	r1, [r7, #4]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	4413      	add	r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	440b      	add	r3, r1
 8002ce4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002ce8:	681b      	ldr	r3, [r3, #0]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b086      	sub	sp, #24
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	607a      	str	r2, [r7, #4]
 8002d00:	603b      	str	r3, [r7, #0]
 8002d02:	460b      	mov	r3, r1
 8002d04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d06:	7afb      	ldrb	r3, [r7, #11]
 8002d08:	f003 020f 	and.w	r2, r3, #15
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	3310      	adds	r3, #16
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4413      	add	r3, r2
 8002d1a:	3304      	adds	r3, #4
 8002d1c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2201      	movs	r2, #1
 8002d34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d36:	7afb      	ldrb	r3, [r7, #11]
 8002d38:	f003 030f 	and.w	r3, r3, #15
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	799b      	ldrb	r3, [r3, #6]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d102      	bne.n	8002d50 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6818      	ldr	r0, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	799b      	ldrb	r3, [r3, #6]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	6979      	ldr	r1, [r7, #20]
 8002d5c:	f002 fc22 	bl	80055a4 <USB_EPStartXfer>

  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b084      	sub	sp, #16
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
 8002d72:	460b      	mov	r3, r1
 8002d74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002d76:	78fb      	ldrb	r3, [r7, #3]
 8002d78:	f003 030f 	and.w	r3, r3, #15
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	7912      	ldrb	r2, [r2, #4]
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d901      	bls.n	8002d88 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e04f      	b.n	8002e28 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002d88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	da0f      	bge.n	8002db0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d90:	78fb      	ldrb	r3, [r7, #3]
 8002d92:	f003 020f 	and.w	r2, r3, #15
 8002d96:	4613      	mov	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	3310      	adds	r3, #16
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	4413      	add	r3, r2
 8002da4:	3304      	adds	r3, #4
 8002da6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2201      	movs	r2, #1
 8002dac:	705a      	strb	r2, [r3, #1]
 8002dae:	e00d      	b.n	8002dcc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002db0:	78fa      	ldrb	r2, [r7, #3]
 8002db2:	4613      	mov	r3, r2
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	3304      	adds	r3, #4
 8002dc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dd2:	78fb      	ldrb	r3, [r7, #3]
 8002dd4:	f003 030f 	and.w	r3, r3, #15
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d101      	bne.n	8002dec <HAL_PCD_EP_SetStall+0x82>
 8002de8:	2302      	movs	r3, #2
 8002dea:	e01d      	b.n	8002e28 <HAL_PCD_EP_SetStall+0xbe>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68f9      	ldr	r1, [r7, #12]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f002 ffaa 	bl	8005d54 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d109      	bne.n	8002e1e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	7999      	ldrb	r1, [r3, #6]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e18:	461a      	mov	r2, r3
 8002e1a:	f003 f99b 	bl	8006154 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002e3c:	78fb      	ldrb	r3, [r7, #3]
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	7912      	ldrb	r2, [r2, #4]
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d901      	bls.n	8002e4e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e042      	b.n	8002ed4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	da0f      	bge.n	8002e76 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e56:	78fb      	ldrb	r3, [r7, #3]
 8002e58:	f003 020f 	and.w	r2, r3, #15
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	4413      	add	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	3310      	adds	r3, #16
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	4413      	add	r3, r2
 8002e6a:	3304      	adds	r3, #4
 8002e6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2201      	movs	r2, #1
 8002e72:	705a      	strb	r2, [r3, #1]
 8002e74:	e00f      	b.n	8002e96 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	f003 020f 	and.w	r2, r3, #15
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	4413      	add	r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e9c:	78fb      	ldrb	r3, [r7, #3]
 8002e9e:	f003 030f 	and.w	r3, r3, #15
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_PCD_EP_ClrStall+0x86>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e00e      	b.n	8002ed4 <HAL_PCD_EP_ClrStall+0xa4>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68f9      	ldr	r1, [r7, #12]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f002 ffb3 	bl	8005e30 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002ee8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	da0c      	bge.n	8002f0a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ef0:	78fb      	ldrb	r3, [r7, #3]
 8002ef2:	f003 020f 	and.w	r2, r3, #15
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	4413      	add	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	3310      	adds	r3, #16
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	4413      	add	r3, r2
 8002f04:	3304      	adds	r3, #4
 8002f06:	60fb      	str	r3, [r7, #12]
 8002f08:	e00c      	b.n	8002f24 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f0a:	78fb      	ldrb	r3, [r7, #3]
 8002f0c:	f003 020f 	and.w	r2, r3, #15
 8002f10:	4613      	mov	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4413      	add	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	4413      	add	r3, r2
 8002f20:	3304      	adds	r3, #4
 8002f22:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68f9      	ldr	r1, [r7, #12]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f002 fdd2 	bl	8005ad4 <USB_EPStopXfer>
 8002f30:	4603      	mov	r3, r0
 8002f32:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002f34:	7afb      	ldrb	r3, [r7, #11]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b08a      	sub	sp, #40	@ 0x28
 8002f42:	af02      	add	r7, sp, #8
 8002f44:	6078      	str	r0, [r7, #4]
 8002f46:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	4613      	mov	r3, r2
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	4413      	add	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	3310      	adds	r3, #16
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	4413      	add	r3, r2
 8002f62:	3304      	adds	r3, #4
 8002f64:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	695a      	ldr	r2, [r3, #20]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d901      	bls.n	8002f76 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e06b      	b.n	800304e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	691a      	ldr	r2, [r3, #16]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	69fa      	ldr	r2, [r7, #28]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d902      	bls.n	8002f92 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3303      	adds	r3, #3
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002f9a:	e02a      	b.n	8002ff2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	69fa      	ldr	r2, [r7, #28]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d902      	bls.n	8002fb8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	3303      	adds	r3, #3
 8002fbc:	089b      	lsrs	r3, r3, #2
 8002fbe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	68d9      	ldr	r1, [r3, #12]
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	6978      	ldr	r0, [r7, #20]
 8002fd6:	f002 fe27 	bl	8005c28 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	441a      	add	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	695a      	ldr	r2, [r3, #20]
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	441a      	add	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	015a      	lsls	r2, r3, #5
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	429a      	cmp	r2, r3
 8003006:	d809      	bhi.n	800301c <PCD_WriteEmptyTxFifo+0xde>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	695a      	ldr	r2, [r3, #20]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003010:	429a      	cmp	r2, r3
 8003012:	d203      	bcs.n	800301c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1bf      	bne.n	8002f9c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	691a      	ldr	r2, [r3, #16]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	695b      	ldr	r3, [r3, #20]
 8003024:	429a      	cmp	r2, r3
 8003026:	d811      	bhi.n	800304c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	2201      	movs	r2, #1
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800303c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	43db      	mvns	r3, r3
 8003042:	6939      	ldr	r1, [r7, #16]
 8003044:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003048:	4013      	ands	r3, r2
 800304a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3720      	adds	r7, #32
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
	...

08003058 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	333c      	adds	r3, #60	@ 0x3c
 8003070:	3304      	adds	r3, #4
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	015a      	lsls	r2, r3, #5
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	4413      	add	r3, r2
 800307e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	799b      	ldrb	r3, [r3, #6]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d17b      	bne.n	8003186 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	f003 0308 	and.w	r3, r3, #8
 8003094:	2b00      	cmp	r3, #0
 8003096:	d015      	beq.n	80030c4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	4a61      	ldr	r2, [pc, #388]	@ (8003220 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800309c:	4293      	cmp	r3, r2
 800309e:	f240 80b9 	bls.w	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	f000 80b3 	beq.w	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	015a      	lsls	r2, r3, #5
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	4413      	add	r3, r2
 80030b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030ba:	461a      	mov	r2, r3
 80030bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030c0:	6093      	str	r3, [r2, #8]
 80030c2:	e0a7      	b.n	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d009      	beq.n	80030e2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	015a      	lsls	r2, r3, #5
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	4413      	add	r3, r2
 80030d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030da:	461a      	mov	r2, r3
 80030dc:	2320      	movs	r3, #32
 80030de:	6093      	str	r3, [r2, #8]
 80030e0:	e098      	b.n	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f040 8093 	bne.w	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	4a4b      	ldr	r2, [pc, #300]	@ (8003220 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d90f      	bls.n	8003116 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00a      	beq.n	8003116 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	015a      	lsls	r2, r3, #5
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	4413      	add	r3, r2
 8003108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800310c:	461a      	mov	r2, r3
 800310e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003112:	6093      	str	r3, [r2, #8]
 8003114:	e07e      	b.n	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	4413      	add	r3, r2
 8003128:	3304      	adds	r3, #4
 800312a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a1a      	ldr	r2, [r3, #32]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	0159      	lsls	r1, r3, #5
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	440b      	add	r3, r1
 8003138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003142:	1ad2      	subs	r2, r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d114      	bne.n	8003178 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d109      	bne.n	800316a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6818      	ldr	r0, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003160:	461a      	mov	r2, r3
 8003162:	2101      	movs	r1, #1
 8003164:	f002 fff6 	bl	8006154 <USB_EP0_OutStart>
 8003168:	e006      	b.n	8003178 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	441a      	add	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	b2db      	uxtb	r3, r3
 800317c:	4619      	mov	r1, r3
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f005 faaa 	bl	80086d8 <HAL_PCD_DataOutStageCallback>
 8003184:	e046      	b.n	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	4a26      	ldr	r2, [pc, #152]	@ (8003224 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d124      	bne.n	80031d8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00a      	beq.n	80031ae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	015a      	lsls	r2, r3, #5
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	4413      	add	r3, r2
 80031a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031a4:	461a      	mov	r2, r3
 80031a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031aa:	6093      	str	r3, [r2, #8]
 80031ac:	e032      	b.n	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	f003 0320 	and.w	r3, r3, #32
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d008      	beq.n	80031ca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	015a      	lsls	r2, r3, #5
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	4413      	add	r3, r2
 80031c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031c4:	461a      	mov	r2, r3
 80031c6:	2320      	movs	r3, #32
 80031c8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	4619      	mov	r1, r3
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f005 fa81 	bl	80086d8 <HAL_PCD_DataOutStageCallback>
 80031d6:	e01d      	b.n	8003214 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d114      	bne.n	8003208 <PCD_EP_OutXfrComplete_int+0x1b0>
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	4613      	mov	r3, r2
 80031e4:	00db      	lsls	r3, r3, #3
 80031e6:	4413      	add	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	440b      	add	r3, r1
 80031ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d108      	bne.n	8003208 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6818      	ldr	r0, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003200:	461a      	mov	r2, r3
 8003202:	2100      	movs	r1, #0
 8003204:	f002 ffa6 	bl	8006154 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	b2db      	uxtb	r3, r3
 800320c:	4619      	mov	r1, r3
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f005 fa62 	bl	80086d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3720      	adds	r7, #32
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	4f54300a 	.word	0x4f54300a
 8003224:	4f54310a 	.word	0x4f54310a

08003228 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	333c      	adds	r3, #60	@ 0x3c
 8003240:	3304      	adds	r3, #4
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	015a      	lsls	r2, r3, #5
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	4413      	add	r3, r2
 800324e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4a15      	ldr	r2, [pc, #84]	@ (80032b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d90e      	bls.n	800327c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003264:	2b00      	cmp	r3, #0
 8003266:	d009      	beq.n	800327c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	015a      	lsls	r2, r3, #5
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	4413      	add	r3, r2
 8003270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003274:	461a      	mov	r2, r3
 8003276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800327a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f005 fa19 	bl	80086b4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4a0a      	ldr	r2, [pc, #40]	@ (80032b0 <PCD_EP_OutSetupPacket_int+0x88>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d90c      	bls.n	80032a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	799b      	ldrb	r3, [r3, #6]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d108      	bne.n	80032a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6818      	ldr	r0, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800329c:	461a      	mov	r2, r3
 800329e:	2101      	movs	r1, #1
 80032a0:	f002 ff58 	bl	8006154 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	4f54300a 	.word	0x4f54300a

080032b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	460b      	mov	r3, r1
 80032be:	70fb      	strb	r3, [r7, #3]
 80032c0:	4613      	mov	r3, r2
 80032c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80032cc:	78fb      	ldrb	r3, [r7, #3]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d107      	bne.n	80032e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80032d2:	883b      	ldrh	r3, [r7, #0]
 80032d4:	0419      	lsls	r1, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	430a      	orrs	r2, r1
 80032de:	629a      	str	r2, [r3, #40]	@ 0x28
 80032e0:	e028      	b.n	8003334 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e8:	0c1b      	lsrs	r3, r3, #16
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4413      	add	r3, r2
 80032ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80032f0:	2300      	movs	r3, #0
 80032f2:	73fb      	strb	r3, [r7, #15]
 80032f4:	e00d      	b.n	8003312 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	7bfb      	ldrb	r3, [r7, #15]
 80032fc:	3340      	adds	r3, #64	@ 0x40
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4413      	add	r3, r2
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	0c1b      	lsrs	r3, r3, #16
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	4413      	add	r3, r2
 800330a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800330c:	7bfb      	ldrb	r3, [r7, #15]
 800330e:	3301      	adds	r3, #1
 8003310:	73fb      	strb	r3, [r7, #15]
 8003312:	7bfa      	ldrb	r2, [r7, #15]
 8003314:	78fb      	ldrb	r3, [r7, #3]
 8003316:	3b01      	subs	r3, #1
 8003318:	429a      	cmp	r2, r3
 800331a:	d3ec      	bcc.n	80032f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800331c:	883b      	ldrh	r3, [r7, #0]
 800331e:	0418      	lsls	r0, r3, #16
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6819      	ldr	r1, [r3, #0]
 8003324:	78fb      	ldrb	r3, [r7, #3]
 8003326:	3b01      	subs	r3, #1
 8003328:	68ba      	ldr	r2, [r7, #8]
 800332a:	4302      	orrs	r2, r0
 800332c:	3340      	adds	r3, #64	@ 0x40
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3714      	adds	r7, #20
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr

08003342 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
 800334a:	460b      	mov	r3, r1
 800334c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	887a      	ldrh	r2, [r7, #2]
 8003354:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e267      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d075      	beq.n	8003486 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800339a:	4b88      	ldr	r3, [pc, #544]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 030c 	and.w	r3, r3, #12
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	d00c      	beq.n	80033c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033a6:	4b85      	ldr	r3, [pc, #532]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033ae:	2b08      	cmp	r3, #8
 80033b0:	d112      	bne.n	80033d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033b2:	4b82      	ldr	r3, [pc, #520]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033be:	d10b      	bne.n	80033d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033c0:	4b7e      	ldr	r3, [pc, #504]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d05b      	beq.n	8003484 <HAL_RCC_OscConfig+0x108>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d157      	bne.n	8003484 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e242      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033e0:	d106      	bne.n	80033f0 <HAL_RCC_OscConfig+0x74>
 80033e2:	4b76      	ldr	r3, [pc, #472]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a75      	ldr	r2, [pc, #468]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80033e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	e01d      	b.n	800342c <HAL_RCC_OscConfig+0xb0>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033f8:	d10c      	bne.n	8003414 <HAL_RCC_OscConfig+0x98>
 80033fa:	4b70      	ldr	r3, [pc, #448]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a6f      	ldr	r2, [pc, #444]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003400:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003404:	6013      	str	r3, [r2, #0]
 8003406:	4b6d      	ldr	r3, [pc, #436]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a6c      	ldr	r2, [pc, #432]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 800340c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	e00b      	b.n	800342c <HAL_RCC_OscConfig+0xb0>
 8003414:	4b69      	ldr	r3, [pc, #420]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a68      	ldr	r2, [pc, #416]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 800341a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	4b66      	ldr	r3, [pc, #408]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a65      	ldr	r2, [pc, #404]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800342a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d013      	beq.n	800345c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003434:	f7fd ff46 	bl	80012c4 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800343c:	f7fd ff42 	bl	80012c4 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b64      	cmp	r3, #100	@ 0x64
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e207      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344e:	4b5b      	ldr	r3, [pc, #364]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0xc0>
 800345a:	e014      	b.n	8003486 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345c:	f7fd ff32 	bl	80012c4 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003464:	f7fd ff2e 	bl	80012c4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b64      	cmp	r3, #100	@ 0x64
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e1f3      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003476:	4b51      	ldr	r3, [pc, #324]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1f0      	bne.n	8003464 <HAL_RCC_OscConfig+0xe8>
 8003482:	e000      	b.n	8003486 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d063      	beq.n	800355a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003492:	4b4a      	ldr	r3, [pc, #296]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f003 030c 	and.w	r3, r3, #12
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00b      	beq.n	80034b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800349e:	4b47      	ldr	r3, [pc, #284]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d11c      	bne.n	80034e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034aa:	4b44      	ldr	r3, [pc, #272]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d116      	bne.n	80034e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034b6:	4b41      	ldr	r3, [pc, #260]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <HAL_RCC_OscConfig+0x152>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d001      	beq.n	80034ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e1c7      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ce:	4b3b      	ldr	r3, [pc, #236]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	4937      	ldr	r1, [pc, #220]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e2:	e03a      	b.n	800355a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d020      	beq.n	800352e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034ec:	4b34      	ldr	r3, [pc, #208]	@ (80035c0 <HAL_RCC_OscConfig+0x244>)
 80034ee:	2201      	movs	r2, #1
 80034f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f2:	f7fd fee7 	bl	80012c4 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034fa:	f7fd fee3 	bl	80012c4 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e1a8      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350c:	4b2b      	ldr	r3, [pc, #172]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f0      	beq.n	80034fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003518:	4b28      	ldr	r3, [pc, #160]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	4925      	ldr	r1, [pc, #148]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003528:	4313      	orrs	r3, r2
 800352a:	600b      	str	r3, [r1, #0]
 800352c:	e015      	b.n	800355a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800352e:	4b24      	ldr	r3, [pc, #144]	@ (80035c0 <HAL_RCC_OscConfig+0x244>)
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003534:	f7fd fec6 	bl	80012c4 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800353c:	f7fd fec2 	bl	80012c4 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e187      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800354e:	4b1b      	ldr	r3, [pc, #108]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d036      	beq.n	80035d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d016      	beq.n	800359c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800356e:	4b15      	ldr	r3, [pc, #84]	@ (80035c4 <HAL_RCC_OscConfig+0x248>)
 8003570:	2201      	movs	r2, #1
 8003572:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003574:	f7fd fea6 	bl	80012c4 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800357c:	f7fd fea2 	bl	80012c4 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e167      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800358e:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_RCC_OscConfig+0x240>)
 8003590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f0      	beq.n	800357c <HAL_RCC_OscConfig+0x200>
 800359a:	e01b      	b.n	80035d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800359c:	4b09      	ldr	r3, [pc, #36]	@ (80035c4 <HAL_RCC_OscConfig+0x248>)
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035a2:	f7fd fe8f 	bl	80012c4 <HAL_GetTick>
 80035a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035a8:	e00e      	b.n	80035c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035aa:	f7fd fe8b 	bl	80012c4 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d907      	bls.n	80035c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e150      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
 80035bc:	40023800 	.word	0x40023800
 80035c0:	42470000 	.word	0x42470000
 80035c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035c8:	4b88      	ldr	r3, [pc, #544]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80035ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1ea      	bne.n	80035aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f000 8097 	beq.w	8003710 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035e2:	2300      	movs	r3, #0
 80035e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035e6:	4b81      	ldr	r3, [pc, #516]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10f      	bne.n	8003612 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	60bb      	str	r3, [r7, #8]
 80035f6:	4b7d      	ldr	r3, [pc, #500]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	4a7c      	ldr	r2, [pc, #496]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80035fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003600:	6413      	str	r3, [r2, #64]	@ 0x40
 8003602:	4b7a      	ldr	r3, [pc, #488]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800360a:	60bb      	str	r3, [r7, #8]
 800360c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800360e:	2301      	movs	r3, #1
 8003610:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003612:	4b77      	ldr	r3, [pc, #476]	@ (80037f0 <HAL_RCC_OscConfig+0x474>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800361a:	2b00      	cmp	r3, #0
 800361c:	d118      	bne.n	8003650 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800361e:	4b74      	ldr	r3, [pc, #464]	@ (80037f0 <HAL_RCC_OscConfig+0x474>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a73      	ldr	r2, [pc, #460]	@ (80037f0 <HAL_RCC_OscConfig+0x474>)
 8003624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003628:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800362a:	f7fd fe4b 	bl	80012c4 <HAL_GetTick>
 800362e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003630:	e008      	b.n	8003644 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003632:	f7fd fe47 	bl	80012c4 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e10c      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003644:	4b6a      	ldr	r3, [pc, #424]	@ (80037f0 <HAL_RCC_OscConfig+0x474>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0f0      	beq.n	8003632 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d106      	bne.n	8003666 <HAL_RCC_OscConfig+0x2ea>
 8003658:	4b64      	ldr	r3, [pc, #400]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800365a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800365c:	4a63      	ldr	r2, [pc, #396]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	6713      	str	r3, [r2, #112]	@ 0x70
 8003664:	e01c      	b.n	80036a0 <HAL_RCC_OscConfig+0x324>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	2b05      	cmp	r3, #5
 800366c:	d10c      	bne.n	8003688 <HAL_RCC_OscConfig+0x30c>
 800366e:	4b5f      	ldr	r3, [pc, #380]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003672:	4a5e      	ldr	r2, [pc, #376]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003674:	f043 0304 	orr.w	r3, r3, #4
 8003678:	6713      	str	r3, [r2, #112]	@ 0x70
 800367a:	4b5c      	ldr	r3, [pc, #368]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800367c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800367e:	4a5b      	ldr	r2, [pc, #364]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	6713      	str	r3, [r2, #112]	@ 0x70
 8003686:	e00b      	b.n	80036a0 <HAL_RCC_OscConfig+0x324>
 8003688:	4b58      	ldr	r3, [pc, #352]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800368a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800368c:	4a57      	ldr	r2, [pc, #348]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800368e:	f023 0301 	bic.w	r3, r3, #1
 8003692:	6713      	str	r3, [r2, #112]	@ 0x70
 8003694:	4b55      	ldr	r3, [pc, #340]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003698:	4a54      	ldr	r2, [pc, #336]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800369a:	f023 0304 	bic.w	r3, r3, #4
 800369e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d015      	beq.n	80036d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a8:	f7fd fe0c 	bl	80012c4 <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ae:	e00a      	b.n	80036c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036b0:	f7fd fe08 	bl	80012c4 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036be:	4293      	cmp	r3, r2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e0cb      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c6:	4b49      	ldr	r3, [pc, #292]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80036c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d0ee      	beq.n	80036b0 <HAL_RCC_OscConfig+0x334>
 80036d2:	e014      	b.n	80036fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d4:	f7fd fdf6 	bl	80012c4 <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036da:	e00a      	b.n	80036f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036dc:	f7fd fdf2 	bl	80012c4 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e0b5      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036f2:	4b3e      	ldr	r3, [pc, #248]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80036f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1ee      	bne.n	80036dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d105      	bne.n	8003710 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003704:	4b39      	ldr	r3, [pc, #228]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	4a38      	ldr	r2, [pc, #224]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800370a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800370e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80a1 	beq.w	800385c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800371a:	4b34      	ldr	r3, [pc, #208]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f003 030c 	and.w	r3, r3, #12
 8003722:	2b08      	cmp	r3, #8
 8003724:	d05c      	beq.n	80037e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d141      	bne.n	80037b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800372e:	4b31      	ldr	r3, [pc, #196]	@ (80037f4 <HAL_RCC_OscConfig+0x478>)
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003734:	f7fd fdc6 	bl	80012c4 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800373c:	f7fd fdc2 	bl	80012c4 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e087      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800374e:	4b27      	ldr	r3, [pc, #156]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	69da      	ldr	r2, [r3, #28]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a1b      	ldr	r3, [r3, #32]
 8003762:	431a      	orrs	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	019b      	lsls	r3, r3, #6
 800376a:	431a      	orrs	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003770:	085b      	lsrs	r3, r3, #1
 8003772:	3b01      	subs	r3, #1
 8003774:	041b      	lsls	r3, r3, #16
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377c:	061b      	lsls	r3, r3, #24
 800377e:	491b      	ldr	r1, [pc, #108]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 8003780:	4313      	orrs	r3, r2
 8003782:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003784:	4b1b      	ldr	r3, [pc, #108]	@ (80037f4 <HAL_RCC_OscConfig+0x478>)
 8003786:	2201      	movs	r2, #1
 8003788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378a:	f7fd fd9b 	bl	80012c4 <HAL_GetTick>
 800378e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003790:	e008      	b.n	80037a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003792:	f7fd fd97 	bl	80012c4 <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d901      	bls.n	80037a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e05c      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a4:	4b11      	ldr	r3, [pc, #68]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0f0      	beq.n	8003792 <HAL_RCC_OscConfig+0x416>
 80037b0:	e054      	b.n	800385c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037b2:	4b10      	ldr	r3, [pc, #64]	@ (80037f4 <HAL_RCC_OscConfig+0x478>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fd fd84 	bl	80012c4 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037c0:	f7fd fd80 	bl	80012c4 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e045      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037d2:	4b06      	ldr	r3, [pc, #24]	@ (80037ec <HAL_RCC_OscConfig+0x470>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f0      	bne.n	80037c0 <HAL_RCC_OscConfig+0x444>
 80037de:	e03d      	b.n	800385c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d107      	bne.n	80037f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e038      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
 80037ec:	40023800 	.word	0x40023800
 80037f0:	40007000 	.word	0x40007000
 80037f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80037f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003868 <HAL_RCC_OscConfig+0x4ec>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d028      	beq.n	8003858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003810:	429a      	cmp	r2, r3
 8003812:	d121      	bne.n	8003858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800381e:	429a      	cmp	r2, r3
 8003820:	d11a      	bne.n	8003858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003828:	4013      	ands	r3, r2
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800382e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003830:	4293      	cmp	r3, r2
 8003832:	d111      	bne.n	8003858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800383e:	085b      	lsrs	r3, r3, #1
 8003840:	3b01      	subs	r3, #1
 8003842:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003844:	429a      	cmp	r2, r3
 8003846:	d107      	bne.n	8003858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003852:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003854:	429a      	cmp	r2, r3
 8003856:	d001      	beq.n	800385c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e000      	b.n	800385e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3718      	adds	r7, #24
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40023800 	.word	0x40023800

0800386c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e0cc      	b.n	8003a1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003880:	4b68      	ldr	r3, [pc, #416]	@ (8003a24 <HAL_RCC_ClockConfig+0x1b8>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 030f 	and.w	r3, r3, #15
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	429a      	cmp	r2, r3
 800388c:	d90c      	bls.n	80038a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800388e:	4b65      	ldr	r3, [pc, #404]	@ (8003a24 <HAL_RCC_ClockConfig+0x1b8>)
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	b2d2      	uxtb	r2, r2
 8003894:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003896:	4b63      	ldr	r3, [pc, #396]	@ (8003a24 <HAL_RCC_ClockConfig+0x1b8>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 030f 	and.w	r3, r3, #15
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d001      	beq.n	80038a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e0b8      	b.n	8003a1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d020      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d005      	beq.n	80038cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038c0:	4b59      	ldr	r3, [pc, #356]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	4a58      	ldr	r2, [pc, #352]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80038ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0308 	and.w	r3, r3, #8
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d005      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038d8:	4b53      	ldr	r3, [pc, #332]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	4a52      	ldr	r2, [pc, #328]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80038de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80038e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e4:	4b50      	ldr	r3, [pc, #320]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	494d      	ldr	r1, [pc, #308]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d044      	beq.n	800398c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d107      	bne.n	800391a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800390a:	4b47      	ldr	r3, [pc, #284]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d119      	bne.n	800394a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e07f      	b.n	8003a1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b02      	cmp	r3, #2
 8003920:	d003      	beq.n	800392a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003926:	2b03      	cmp	r3, #3
 8003928:	d107      	bne.n	800393a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d109      	bne.n	800394a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e06f      	b.n	8003a1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800393a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e067      	b.n	8003a1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800394a:	4b37      	ldr	r3, [pc, #220]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f023 0203 	bic.w	r2, r3, #3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	4934      	ldr	r1, [pc, #208]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 8003958:	4313      	orrs	r3, r2
 800395a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800395c:	f7fd fcb2 	bl	80012c4 <HAL_GetTick>
 8003960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003962:	e00a      	b.n	800397a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003964:	f7fd fcae 	bl	80012c4 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003972:	4293      	cmp	r3, r2
 8003974:	d901      	bls.n	800397a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e04f      	b.n	8003a1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397a:	4b2b      	ldr	r3, [pc, #172]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 020c 	and.w	r2, r3, #12
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	429a      	cmp	r2, r3
 800398a:	d1eb      	bne.n	8003964 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800398c:	4b25      	ldr	r3, [pc, #148]	@ (8003a24 <HAL_RCC_ClockConfig+0x1b8>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 030f 	and.w	r3, r3, #15
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	429a      	cmp	r2, r3
 8003998:	d20c      	bcs.n	80039b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800399a:	4b22      	ldr	r3, [pc, #136]	@ (8003a24 <HAL_RCC_ClockConfig+0x1b8>)
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	b2d2      	uxtb	r2, r2
 80039a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039a2:	4b20      	ldr	r3, [pc, #128]	@ (8003a24 <HAL_RCC_ClockConfig+0x1b8>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d001      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e032      	b.n	8003a1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0304 	and.w	r3, r3, #4
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d008      	beq.n	80039d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039c0:	4b19      	ldr	r3, [pc, #100]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	4916      	ldr	r1, [pc, #88]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0308 	and.w	r3, r3, #8
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d009      	beq.n	80039f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039de:	4b12      	ldr	r3, [pc, #72]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	490e      	ldr	r1, [pc, #56]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039f2:	f000 f889 	bl	8003b08 <HAL_RCC_GetSysClockFreq>
 80039f6:	4602      	mov	r2, r0
 80039f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003a28 <HAL_RCC_ClockConfig+0x1bc>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	091b      	lsrs	r3, r3, #4
 80039fe:	f003 030f 	and.w	r3, r3, #15
 8003a02:	490a      	ldr	r1, [pc, #40]	@ (8003a2c <HAL_RCC_ClockConfig+0x1c0>)
 8003a04:	5ccb      	ldrb	r3, [r1, r3]
 8003a06:	fa22 f303 	lsr.w	r3, r2, r3
 8003a0a:	4a09      	ldr	r2, [pc, #36]	@ (8003a30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a0e:	4b09      	ldr	r3, [pc, #36]	@ (8003a34 <HAL_RCC_ClockConfig+0x1c8>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fd fc12 	bl	800123c <HAL_InitTick>

  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	40023c00 	.word	0x40023c00
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	080097ac 	.word	0x080097ac
 8003a30:	20000000 	.word	0x20000000
 8003a34:	20000004 	.word	0x20000004

08003a38 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b08c      	sub	sp, #48	@ 0x30
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d129      	bne.n	8003a9e <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61bb      	str	r3, [r7, #24]
 8003a4e:	4b2b      	ldr	r3, [pc, #172]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a52:	4a2a      	ldr	r2, [pc, #168]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003a54:	f043 0301 	orr.w	r3, r3, #1
 8003a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a5a:	4b28      	ldr	r3, [pc, #160]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	61bb      	str	r3, [r7, #24]
 8003a64:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8003a66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a70:	2303      	movs	r3, #3
 8003a72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a74:	2300      	movs	r3, #0
 8003a76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003a7c:	f107 031c 	add.w	r3, r7, #28
 8003a80:	4619      	mov	r1, r3
 8003a82:	481f      	ldr	r0, [pc, #124]	@ (8003b00 <HAL_RCC_MCOConfig+0xc8>)
 8003a84:	f7fe f84a 	bl	8001b1c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8003a88:	4b1c      	ldr	r3, [pc, #112]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8003a90:	68b9      	ldr	r1, [r7, #8]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	430b      	orrs	r3, r1
 8003a96:	4919      	ldr	r1, [pc, #100]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8003a9c:	e029      	b.n	8003af2 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	4b16      	ldr	r3, [pc, #88]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa6:	4a15      	ldr	r2, [pc, #84]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003aa8:	f043 0304 	orr.w	r3, r3, #4
 8003aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aae:	4b13      	ldr	r3, [pc, #76]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	617b      	str	r3, [r7, #20]
 8003ab8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8003aba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003acc:	2300      	movs	r3, #0
 8003ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8003ad0:	f107 031c 	add.w	r3, r7, #28
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	480b      	ldr	r0, [pc, #44]	@ (8003b04 <HAL_RCC_MCOConfig+0xcc>)
 8003ad8:	f7fe f820 	bl	8001b1c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8003adc:	4b07      	ldr	r3, [pc, #28]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	00d9      	lsls	r1, r3, #3
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	430b      	orrs	r3, r1
 8003aec:	4903      	ldr	r1, [pc, #12]	@ (8003afc <HAL_RCC_MCOConfig+0xc4>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]
}
 8003af2:	bf00      	nop
 8003af4:	3730      	adds	r7, #48	@ 0x30
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40023800 	.word	0x40023800
 8003b00:	40020000 	.word	0x40020000
 8003b04:	40020800 	.word	0x40020800

08003b08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b0c:	b094      	sub	sp, #80	@ 0x50
 8003b0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b14:	2300      	movs	r3, #0
 8003b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b18:	2300      	movs	r3, #0
 8003b1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b20:	4b79      	ldr	r3, [pc, #484]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 030c 	and.w	r3, r3, #12
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d00d      	beq.n	8003b48 <HAL_RCC_GetSysClockFreq+0x40>
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	f200 80e1 	bhi.w	8003cf4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d002      	beq.n	8003b3c <HAL_RCC_GetSysClockFreq+0x34>
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d003      	beq.n	8003b42 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b3a:	e0db      	b.n	8003cf4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b3c:	4b73      	ldr	r3, [pc, #460]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x204>)
 8003b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003b40:	e0db      	b.n	8003cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b42:	4b73      	ldr	r3, [pc, #460]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0x208>)
 8003b44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b46:	e0d8      	b.n	8003cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b48:	4b6f      	ldr	r3, [pc, #444]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b50:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b52:	4b6d      	ldr	r3, [pc, #436]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d063      	beq.n	8003c26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	099b      	lsrs	r3, r3, #6
 8003b64:	2200      	movs	r2, #0
 8003b66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b70:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b72:	2300      	movs	r3, #0
 8003b74:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003b7a:	4622      	mov	r2, r4
 8003b7c:	462b      	mov	r3, r5
 8003b7e:	f04f 0000 	mov.w	r0, #0
 8003b82:	f04f 0100 	mov.w	r1, #0
 8003b86:	0159      	lsls	r1, r3, #5
 8003b88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b8c:	0150      	lsls	r0, r2, #5
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4621      	mov	r1, r4
 8003b94:	1a51      	subs	r1, r2, r1
 8003b96:	6139      	str	r1, [r7, #16]
 8003b98:	4629      	mov	r1, r5
 8003b9a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b9e:	617b      	str	r3, [r7, #20]
 8003ba0:	f04f 0200 	mov.w	r2, #0
 8003ba4:	f04f 0300 	mov.w	r3, #0
 8003ba8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bac:	4659      	mov	r1, fp
 8003bae:	018b      	lsls	r3, r1, #6
 8003bb0:	4651      	mov	r1, sl
 8003bb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bb6:	4651      	mov	r1, sl
 8003bb8:	018a      	lsls	r2, r1, #6
 8003bba:	4651      	mov	r1, sl
 8003bbc:	ebb2 0801 	subs.w	r8, r2, r1
 8003bc0:	4659      	mov	r1, fp
 8003bc2:	eb63 0901 	sbc.w	r9, r3, r1
 8003bc6:	f04f 0200 	mov.w	r2, #0
 8003bca:	f04f 0300 	mov.w	r3, #0
 8003bce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bda:	4690      	mov	r8, r2
 8003bdc:	4699      	mov	r9, r3
 8003bde:	4623      	mov	r3, r4
 8003be0:	eb18 0303 	adds.w	r3, r8, r3
 8003be4:	60bb      	str	r3, [r7, #8]
 8003be6:	462b      	mov	r3, r5
 8003be8:	eb49 0303 	adc.w	r3, r9, r3
 8003bec:	60fb      	str	r3, [r7, #12]
 8003bee:	f04f 0200 	mov.w	r2, #0
 8003bf2:	f04f 0300 	mov.w	r3, #0
 8003bf6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003bfa:	4629      	mov	r1, r5
 8003bfc:	024b      	lsls	r3, r1, #9
 8003bfe:	4621      	mov	r1, r4
 8003c00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c04:	4621      	mov	r1, r4
 8003c06:	024a      	lsls	r2, r1, #9
 8003c08:	4610      	mov	r0, r2
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c0e:	2200      	movs	r2, #0
 8003c10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c18:	f7fc fb42 	bl	80002a0 <__aeabi_uldivmod>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	460b      	mov	r3, r1
 8003c20:	4613      	mov	r3, r2
 8003c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c24:	e058      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c26:	4b38      	ldr	r3, [pc, #224]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	099b      	lsrs	r3, r3, #6
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	4618      	mov	r0, r3
 8003c30:	4611      	mov	r1, r2
 8003c32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c36:	623b      	str	r3, [r7, #32]
 8003c38:	2300      	movs	r3, #0
 8003c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c40:	4642      	mov	r2, r8
 8003c42:	464b      	mov	r3, r9
 8003c44:	f04f 0000 	mov.w	r0, #0
 8003c48:	f04f 0100 	mov.w	r1, #0
 8003c4c:	0159      	lsls	r1, r3, #5
 8003c4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c52:	0150      	lsls	r0, r2, #5
 8003c54:	4602      	mov	r2, r0
 8003c56:	460b      	mov	r3, r1
 8003c58:	4641      	mov	r1, r8
 8003c5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c5e:	4649      	mov	r1, r9
 8003c60:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c78:	ebb2 040a 	subs.w	r4, r2, sl
 8003c7c:	eb63 050b 	sbc.w	r5, r3, fp
 8003c80:	f04f 0200 	mov.w	r2, #0
 8003c84:	f04f 0300 	mov.w	r3, #0
 8003c88:	00eb      	lsls	r3, r5, #3
 8003c8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c8e:	00e2      	lsls	r2, r4, #3
 8003c90:	4614      	mov	r4, r2
 8003c92:	461d      	mov	r5, r3
 8003c94:	4643      	mov	r3, r8
 8003c96:	18e3      	adds	r3, r4, r3
 8003c98:	603b      	str	r3, [r7, #0]
 8003c9a:	464b      	mov	r3, r9
 8003c9c:	eb45 0303 	adc.w	r3, r5, r3
 8003ca0:	607b      	str	r3, [r7, #4]
 8003ca2:	f04f 0200 	mov.w	r2, #0
 8003ca6:	f04f 0300 	mov.w	r3, #0
 8003caa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cae:	4629      	mov	r1, r5
 8003cb0:	028b      	lsls	r3, r1, #10
 8003cb2:	4621      	mov	r1, r4
 8003cb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003cb8:	4621      	mov	r1, r4
 8003cba:	028a      	lsls	r2, r1, #10
 8003cbc:	4610      	mov	r0, r2
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	61bb      	str	r3, [r7, #24]
 8003cc6:	61fa      	str	r2, [r7, #28]
 8003cc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ccc:	f7fc fae8 	bl	80002a0 <__aeabi_uldivmod>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	0c1b      	lsrs	r3, r3, #16
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003ce8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003cf2:	e002      	b.n	8003cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003cf4:	4b05      	ldr	r3, [pc, #20]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x204>)
 8003cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003cf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3750      	adds	r7, #80	@ 0x50
 8003d00:	46bd      	mov	sp, r7
 8003d02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d06:	bf00      	nop
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	00f42400 	.word	0x00f42400
 8003d10:	007a1200 	.word	0x007a1200

08003d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d18:	4b03      	ldr	r3, [pc, #12]	@ (8003d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20000000 	.word	0x20000000

08003d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d30:	f7ff fff0 	bl	8003d14 <HAL_RCC_GetHCLKFreq>
 8003d34:	4602      	mov	r2, r0
 8003d36:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	0a9b      	lsrs	r3, r3, #10
 8003d3c:	f003 0307 	and.w	r3, r3, #7
 8003d40:	4903      	ldr	r1, [pc, #12]	@ (8003d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d42:	5ccb      	ldrb	r3, [r1, r3]
 8003d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40023800 	.word	0x40023800
 8003d50:	080097bc 	.word	0x080097bc

08003d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d58:	f7ff ffdc 	bl	8003d14 <HAL_RCC_GetHCLKFreq>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	4b05      	ldr	r3, [pc, #20]	@ (8003d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	0b5b      	lsrs	r3, r3, #13
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	4903      	ldr	r1, [pc, #12]	@ (8003d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d6a:	5ccb      	ldrb	r3, [r1, r3]
 8003d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40023800 	.word	0x40023800
 8003d78:	080097bc 	.word	0x080097bc

08003d7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e041      	b.n	8003e12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d106      	bne.n	8003da8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7fc fe8c 	bl	8000ac0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	3304      	adds	r3, #4
 8003db8:	4619      	mov	r1, r3
 8003dba:	4610      	mov	r0, r2
 8003dbc:	f000 fa7e 	bl	80042bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
	...

08003e1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d001      	beq.n	8003e34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e04e      	b.n	8003ed2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2202      	movs	r2, #2
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0201 	orr.w	r2, r2, #1
 8003e4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a23      	ldr	r2, [pc, #140]	@ (8003ee0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d022      	beq.n	8003e9c <HAL_TIM_Base_Start_IT+0x80>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e5e:	d01d      	beq.n	8003e9c <HAL_TIM_Base_Start_IT+0x80>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a1f      	ldr	r2, [pc, #124]	@ (8003ee4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d018      	beq.n	8003e9c <HAL_TIM_Base_Start_IT+0x80>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ee8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d013      	beq.n	8003e9c <HAL_TIM_Base_Start_IT+0x80>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a1c      	ldr	r2, [pc, #112]	@ (8003eec <HAL_TIM_Base_Start_IT+0xd0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d00e      	beq.n	8003e9c <HAL_TIM_Base_Start_IT+0x80>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a1b      	ldr	r2, [pc, #108]	@ (8003ef0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d009      	beq.n	8003e9c <HAL_TIM_Base_Start_IT+0x80>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a19      	ldr	r2, [pc, #100]	@ (8003ef4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d004      	beq.n	8003e9c <HAL_TIM_Base_Start_IT+0x80>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a18      	ldr	r2, [pc, #96]	@ (8003ef8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d111      	bne.n	8003ec0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2b06      	cmp	r3, #6
 8003eac:	d010      	beq.n	8003ed0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f042 0201 	orr.w	r2, r2, #1
 8003ebc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ebe:	e007      	b.n	8003ed0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0201 	orr.w	r2, r2, #1
 8003ece:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3714      	adds	r7, #20
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40010000 	.word	0x40010000
 8003ee4:	40000400 	.word	0x40000400
 8003ee8:	40000800 	.word	0x40000800
 8003eec:	40000c00 	.word	0x40000c00
 8003ef0:	40010400 	.word	0x40010400
 8003ef4:	40014000 	.word	0x40014000
 8003ef8:	40001800 	.word	0x40001800

08003efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d020      	beq.n	8003f60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d01b      	beq.n	8003f60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f06f 0202 	mvn.w	r2, #2
 8003f30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	f003 0303 	and.w	r3, r3, #3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f999 	bl	800427e <HAL_TIM_IC_CaptureCallback>
 8003f4c:	e005      	b.n	8003f5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f98b 	bl	800426a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 f99c 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	f003 0304 	and.w	r3, r3, #4
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d020      	beq.n	8003fac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d01b      	beq.n	8003fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f06f 0204 	mvn.w	r2, #4
 8003f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2202      	movs	r2, #2
 8003f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f973 	bl	800427e <HAL_TIM_IC_CaptureCallback>
 8003f98:	e005      	b.n	8003fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f965 	bl	800426a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f976 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	f003 0308 	and.w	r3, r3, #8
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d020      	beq.n	8003ff8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f003 0308 	and.w	r3, r3, #8
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d01b      	beq.n	8003ff8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f06f 0208 	mvn.w	r2, #8
 8003fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2204      	movs	r2, #4
 8003fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f94d 	bl	800427e <HAL_TIM_IC_CaptureCallback>
 8003fe4:	e005      	b.n	8003ff2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f93f 	bl	800426a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 f950 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f003 0310 	and.w	r3, r3, #16
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d020      	beq.n	8004044 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f003 0310 	and.w	r3, r3, #16
 8004008:	2b00      	cmp	r3, #0
 800400a:	d01b      	beq.n	8004044 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f06f 0210 	mvn.w	r2, #16
 8004014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2208      	movs	r2, #8
 800401a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f927 	bl	800427e <HAL_TIM_IC_CaptureCallback>
 8004030:	e005      	b.n	800403e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f919 	bl	800426a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f92a 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00c      	beq.n	8004068 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	2b00      	cmp	r3, #0
 8004056:	d007      	beq.n	8004068 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f06f 0201 	mvn.w	r2, #1
 8004060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7fc fc7c 	bl	8000960 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00c      	beq.n	800408c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004078:	2b00      	cmp	r3, #0
 800407a:	d007      	beq.n	800408c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fae4 	bl	8004654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00c      	beq.n	80040b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800409c:	2b00      	cmp	r3, #0
 800409e:	d007      	beq.n	80040b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80040a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f8fb 	bl	80042a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	f003 0320 	and.w	r3, r3, #32
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00c      	beq.n	80040d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f003 0320 	and.w	r3, r3, #32
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d007      	beq.n	80040d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f06f 0220 	mvn.w	r2, #32
 80040cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 fab6 	bl	8004640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040d4:	bf00      	nop
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_TIM_ConfigClockSource+0x1c>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e0b4      	b.n	8004262 <HAL_TIM_ConfigClockSource+0x186>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004116:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800411e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68ba      	ldr	r2, [r7, #8]
 8004126:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004130:	d03e      	beq.n	80041b0 <HAL_TIM_ConfigClockSource+0xd4>
 8004132:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004136:	f200 8087 	bhi.w	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 800413a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800413e:	f000 8086 	beq.w	800424e <HAL_TIM_ConfigClockSource+0x172>
 8004142:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004146:	d87f      	bhi.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 8004148:	2b70      	cmp	r3, #112	@ 0x70
 800414a:	d01a      	beq.n	8004182 <HAL_TIM_ConfigClockSource+0xa6>
 800414c:	2b70      	cmp	r3, #112	@ 0x70
 800414e:	d87b      	bhi.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 8004150:	2b60      	cmp	r3, #96	@ 0x60
 8004152:	d050      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0x11a>
 8004154:	2b60      	cmp	r3, #96	@ 0x60
 8004156:	d877      	bhi.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 8004158:	2b50      	cmp	r3, #80	@ 0x50
 800415a:	d03c      	beq.n	80041d6 <HAL_TIM_ConfigClockSource+0xfa>
 800415c:	2b50      	cmp	r3, #80	@ 0x50
 800415e:	d873      	bhi.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 8004160:	2b40      	cmp	r3, #64	@ 0x40
 8004162:	d058      	beq.n	8004216 <HAL_TIM_ConfigClockSource+0x13a>
 8004164:	2b40      	cmp	r3, #64	@ 0x40
 8004166:	d86f      	bhi.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 8004168:	2b30      	cmp	r3, #48	@ 0x30
 800416a:	d064      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0x15a>
 800416c:	2b30      	cmp	r3, #48	@ 0x30
 800416e:	d86b      	bhi.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 8004170:	2b20      	cmp	r3, #32
 8004172:	d060      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0x15a>
 8004174:	2b20      	cmp	r3, #32
 8004176:	d867      	bhi.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
 8004178:	2b00      	cmp	r3, #0
 800417a:	d05c      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0x15a>
 800417c:	2b10      	cmp	r3, #16
 800417e:	d05a      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0x15a>
 8004180:	e062      	b.n	8004248 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004192:	f000 f9b9 	bl	8004508 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80041a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	609a      	str	r2, [r3, #8]
      break;
 80041ae:	e04f      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041c0:	f000 f9a2 	bl	8004508 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689a      	ldr	r2, [r3, #8]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041d2:	609a      	str	r2, [r3, #8]
      break;
 80041d4:	e03c      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041e2:	461a      	mov	r2, r3
 80041e4:	f000 f916 	bl	8004414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2150      	movs	r1, #80	@ 0x50
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 f96f 	bl	80044d2 <TIM_ITRx_SetConfig>
      break;
 80041f4:	e02c      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004202:	461a      	mov	r2, r3
 8004204:	f000 f935 	bl	8004472 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2160      	movs	r1, #96	@ 0x60
 800420e:	4618      	mov	r0, r3
 8004210:	f000 f95f 	bl	80044d2 <TIM_ITRx_SetConfig>
      break;
 8004214:	e01c      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004222:	461a      	mov	r2, r3
 8004224:	f000 f8f6 	bl	8004414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2140      	movs	r1, #64	@ 0x40
 800422e:	4618      	mov	r0, r3
 8004230:	f000 f94f 	bl	80044d2 <TIM_ITRx_SetConfig>
      break;
 8004234:	e00c      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4619      	mov	r1, r3
 8004240:	4610      	mov	r0, r2
 8004242:	f000 f946 	bl	80044d2 <TIM_ITRx_SetConfig>
      break;
 8004246:	e003      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	73fb      	strb	r3, [r7, #15]
      break;
 800424c:	e000      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800424e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004260:	7bfb      	ldrb	r3, [r7, #15]
}
 8004262:	4618      	mov	r0, r3
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800426a:	b480      	push	{r7}
 800426c:	b083      	sub	sp, #12
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr

0800427e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800427e:	b480      	push	{r7}
 8004280:	b083      	sub	sp, #12
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004286:	bf00      	nop
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042ae:	bf00      	nop
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
	...

080042bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a46      	ldr	r2, [pc, #280]	@ (80043e8 <TIM_Base_SetConfig+0x12c>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d013      	beq.n	80042fc <TIM_Base_SetConfig+0x40>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042da:	d00f      	beq.n	80042fc <TIM_Base_SetConfig+0x40>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a43      	ldr	r2, [pc, #268]	@ (80043ec <TIM_Base_SetConfig+0x130>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d00b      	beq.n	80042fc <TIM_Base_SetConfig+0x40>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a42      	ldr	r2, [pc, #264]	@ (80043f0 <TIM_Base_SetConfig+0x134>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d007      	beq.n	80042fc <TIM_Base_SetConfig+0x40>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a41      	ldr	r2, [pc, #260]	@ (80043f4 <TIM_Base_SetConfig+0x138>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d003      	beq.n	80042fc <TIM_Base_SetConfig+0x40>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a40      	ldr	r2, [pc, #256]	@ (80043f8 <TIM_Base_SetConfig+0x13c>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d108      	bne.n	800430e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004302:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	4313      	orrs	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a35      	ldr	r2, [pc, #212]	@ (80043e8 <TIM_Base_SetConfig+0x12c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d02b      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800431c:	d027      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a32      	ldr	r2, [pc, #200]	@ (80043ec <TIM_Base_SetConfig+0x130>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d023      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a31      	ldr	r2, [pc, #196]	@ (80043f0 <TIM_Base_SetConfig+0x134>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d01f      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a30      	ldr	r2, [pc, #192]	@ (80043f4 <TIM_Base_SetConfig+0x138>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d01b      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a2f      	ldr	r2, [pc, #188]	@ (80043f8 <TIM_Base_SetConfig+0x13c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d017      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a2e      	ldr	r2, [pc, #184]	@ (80043fc <TIM_Base_SetConfig+0x140>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d013      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a2d      	ldr	r2, [pc, #180]	@ (8004400 <TIM_Base_SetConfig+0x144>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d00f      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a2c      	ldr	r2, [pc, #176]	@ (8004404 <TIM_Base_SetConfig+0x148>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d00b      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a2b      	ldr	r2, [pc, #172]	@ (8004408 <TIM_Base_SetConfig+0x14c>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d007      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a2a      	ldr	r2, [pc, #168]	@ (800440c <TIM_Base_SetConfig+0x150>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d003      	beq.n	800436e <TIM_Base_SetConfig+0xb2>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a29      	ldr	r2, [pc, #164]	@ (8004410 <TIM_Base_SetConfig+0x154>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d108      	bne.n	8004380 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004374:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4313      	orrs	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a10      	ldr	r2, [pc, #64]	@ (80043e8 <TIM_Base_SetConfig+0x12c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d003      	beq.n	80043b4 <TIM_Base_SetConfig+0xf8>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a12      	ldr	r2, [pc, #72]	@ (80043f8 <TIM_Base_SetConfig+0x13c>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d103      	bne.n	80043bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	691a      	ldr	r2, [r3, #16]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d105      	bne.n	80043da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	f023 0201 	bic.w	r2, r3, #1
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	611a      	str	r2, [r3, #16]
  }
}
 80043da:	bf00      	nop
 80043dc:	3714      	adds	r7, #20
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	40010000 	.word	0x40010000
 80043ec:	40000400 	.word	0x40000400
 80043f0:	40000800 	.word	0x40000800
 80043f4:	40000c00 	.word	0x40000c00
 80043f8:	40010400 	.word	0x40010400
 80043fc:	40014000 	.word	0x40014000
 8004400:	40014400 	.word	0x40014400
 8004404:	40014800 	.word	0x40014800
 8004408:	40001800 	.word	0x40001800
 800440c:	40001c00 	.word	0x40001c00
 8004410:	40002000 	.word	0x40002000

08004414 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	f023 0201 	bic.w	r2, r3, #1
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800443e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	4313      	orrs	r3, r2
 8004448:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f023 030a 	bic.w	r3, r3, #10
 8004450:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	621a      	str	r2, [r3, #32]
}
 8004466:	bf00      	nop
 8004468:	371c      	adds	r7, #28
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr

08004472 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004472:	b480      	push	{r7}
 8004474:	b087      	sub	sp, #28
 8004476:	af00      	add	r7, sp, #0
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	f023 0210 	bic.w	r2, r3, #16
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800449c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	031b      	lsls	r3, r3, #12
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80044ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	621a      	str	r2, [r3, #32]
}
 80044c6:	bf00      	nop
 80044c8:	371c      	adds	r7, #28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044d2:	b480      	push	{r7}
 80044d4:	b085      	sub	sp, #20
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
 80044da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044ea:	683a      	ldr	r2, [r7, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f043 0307 	orr.w	r3, r3, #7
 80044f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	609a      	str	r2, [r3, #8]
}
 80044fc:	bf00      	nop
 80044fe:	3714      	adds	r7, #20
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004508:	b480      	push	{r7}
 800450a:	b087      	sub	sp, #28
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004522:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	021a      	lsls	r2, r3, #8
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	431a      	orrs	r2, r3
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4313      	orrs	r3, r2
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	4313      	orrs	r3, r2
 8004534:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	609a      	str	r2, [r3, #8]
}
 800453c:	bf00      	nop
 800453e:	371c      	adds	r7, #28
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004558:	2b01      	cmp	r3, #1
 800455a:	d101      	bne.n	8004560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800455c:	2302      	movs	r3, #2
 800455e:	e05a      	b.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004586:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	4313      	orrs	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a21      	ldr	r2, [pc, #132]	@ (8004624 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d022      	beq.n	80045ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ac:	d01d      	beq.n	80045ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004628 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d018      	beq.n	80045ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a1b      	ldr	r2, [pc, #108]	@ (800462c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d013      	beq.n	80045ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004630 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d00e      	beq.n	80045ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a18      	ldr	r2, [pc, #96]	@ (8004634 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d009      	beq.n	80045ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a17      	ldr	r2, [pc, #92]	@ (8004638 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d004      	beq.n	80045ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a15      	ldr	r2, [pc, #84]	@ (800463c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d10c      	bne.n	8004604 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3714      	adds	r7, #20
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	40010000 	.word	0x40010000
 8004628:	40000400 	.word	0x40000400
 800462c:	40000800 	.word	0x40000800
 8004630:	40000c00 	.word	0x40000c00
 8004634:	40010400 	.word	0x40010400
 8004638:	40014000 	.word	0x40014000
 800463c:	40001800 	.word	0x40001800

08004640 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e042      	b.n	8004700 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d106      	bne.n	8004694 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fc fabc 	bl	8000c0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2224      	movs	r2, #36	@ 0x24
 8004698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f82b 	bl	8004708 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	691a      	ldr	r2, [r3, #16]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	695a      	ldr	r2, [r3, #20]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68da      	ldr	r2, [r3, #12]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2220      	movs	r2, #32
 80046ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800470c:	b0c0      	sub	sp, #256	@ 0x100
 800470e:	af00      	add	r7, sp, #0
 8004710:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004724:	68d9      	ldr	r1, [r3, #12]
 8004726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	ea40 0301 	orr.w	r3, r0, r1
 8004730:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	431a      	orrs	r2, r3
 8004740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	431a      	orrs	r2, r3
 8004748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	4313      	orrs	r3, r2
 8004750:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004760:	f021 010c 	bic.w	r1, r1, #12
 8004764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800476e:	430b      	orrs	r3, r1
 8004770:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800477e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004782:	6999      	ldr	r1, [r3, #24]
 8004784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	ea40 0301 	orr.w	r3, r0, r1
 800478e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	4b8f      	ldr	r3, [pc, #572]	@ (80049d4 <UART_SetConfig+0x2cc>)
 8004798:	429a      	cmp	r2, r3
 800479a:	d005      	beq.n	80047a8 <UART_SetConfig+0xa0>
 800479c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	4b8d      	ldr	r3, [pc, #564]	@ (80049d8 <UART_SetConfig+0x2d0>)
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d104      	bne.n	80047b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047a8:	f7ff fad4 	bl	8003d54 <HAL_RCC_GetPCLK2Freq>
 80047ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80047b0:	e003      	b.n	80047ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047b2:	f7ff fabb 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 80047b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047c4:	f040 810c 	bne.w	80049e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047cc:	2200      	movs	r2, #0
 80047ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80047d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80047da:	4622      	mov	r2, r4
 80047dc:	462b      	mov	r3, r5
 80047de:	1891      	adds	r1, r2, r2
 80047e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80047e2:	415b      	adcs	r3, r3
 80047e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80047ea:	4621      	mov	r1, r4
 80047ec:	eb12 0801 	adds.w	r8, r2, r1
 80047f0:	4629      	mov	r1, r5
 80047f2:	eb43 0901 	adc.w	r9, r3, r1
 80047f6:	f04f 0200 	mov.w	r2, #0
 80047fa:	f04f 0300 	mov.w	r3, #0
 80047fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800480a:	4690      	mov	r8, r2
 800480c:	4699      	mov	r9, r3
 800480e:	4623      	mov	r3, r4
 8004810:	eb18 0303 	adds.w	r3, r8, r3
 8004814:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004818:	462b      	mov	r3, r5
 800481a:	eb49 0303 	adc.w	r3, r9, r3
 800481e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800482e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004832:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004836:	460b      	mov	r3, r1
 8004838:	18db      	adds	r3, r3, r3
 800483a:	653b      	str	r3, [r7, #80]	@ 0x50
 800483c:	4613      	mov	r3, r2
 800483e:	eb42 0303 	adc.w	r3, r2, r3
 8004842:	657b      	str	r3, [r7, #84]	@ 0x54
 8004844:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004848:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800484c:	f7fb fd28 	bl	80002a0 <__aeabi_uldivmod>
 8004850:	4602      	mov	r2, r0
 8004852:	460b      	mov	r3, r1
 8004854:	4b61      	ldr	r3, [pc, #388]	@ (80049dc <UART_SetConfig+0x2d4>)
 8004856:	fba3 2302 	umull	r2, r3, r3, r2
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	011c      	lsls	r4, r3, #4
 800485e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004862:	2200      	movs	r2, #0
 8004864:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004868:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800486c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004870:	4642      	mov	r2, r8
 8004872:	464b      	mov	r3, r9
 8004874:	1891      	adds	r1, r2, r2
 8004876:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004878:	415b      	adcs	r3, r3
 800487a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800487c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004880:	4641      	mov	r1, r8
 8004882:	eb12 0a01 	adds.w	sl, r2, r1
 8004886:	4649      	mov	r1, r9
 8004888:	eb43 0b01 	adc.w	fp, r3, r1
 800488c:	f04f 0200 	mov.w	r2, #0
 8004890:	f04f 0300 	mov.w	r3, #0
 8004894:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004898:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800489c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048a0:	4692      	mov	sl, r2
 80048a2:	469b      	mov	fp, r3
 80048a4:	4643      	mov	r3, r8
 80048a6:	eb1a 0303 	adds.w	r3, sl, r3
 80048aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048ae:	464b      	mov	r3, r9
 80048b0:	eb4b 0303 	adc.w	r3, fp, r3
 80048b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80048b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80048c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80048cc:	460b      	mov	r3, r1
 80048ce:	18db      	adds	r3, r3, r3
 80048d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80048d2:	4613      	mov	r3, r2
 80048d4:	eb42 0303 	adc.w	r3, r2, r3
 80048d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80048de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80048e2:	f7fb fcdd 	bl	80002a0 <__aeabi_uldivmod>
 80048e6:	4602      	mov	r2, r0
 80048e8:	460b      	mov	r3, r1
 80048ea:	4611      	mov	r1, r2
 80048ec:	4b3b      	ldr	r3, [pc, #236]	@ (80049dc <UART_SetConfig+0x2d4>)
 80048ee:	fba3 2301 	umull	r2, r3, r3, r1
 80048f2:	095b      	lsrs	r3, r3, #5
 80048f4:	2264      	movs	r2, #100	@ 0x64
 80048f6:	fb02 f303 	mul.w	r3, r2, r3
 80048fa:	1acb      	subs	r3, r1, r3
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004902:	4b36      	ldr	r3, [pc, #216]	@ (80049dc <UART_SetConfig+0x2d4>)
 8004904:	fba3 2302 	umull	r2, r3, r3, r2
 8004908:	095b      	lsrs	r3, r3, #5
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004910:	441c      	add	r4, r3
 8004912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004916:	2200      	movs	r2, #0
 8004918:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800491c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004920:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004924:	4642      	mov	r2, r8
 8004926:	464b      	mov	r3, r9
 8004928:	1891      	adds	r1, r2, r2
 800492a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800492c:	415b      	adcs	r3, r3
 800492e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004930:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004934:	4641      	mov	r1, r8
 8004936:	1851      	adds	r1, r2, r1
 8004938:	6339      	str	r1, [r7, #48]	@ 0x30
 800493a:	4649      	mov	r1, r9
 800493c:	414b      	adcs	r3, r1
 800493e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004940:	f04f 0200 	mov.w	r2, #0
 8004944:	f04f 0300 	mov.w	r3, #0
 8004948:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800494c:	4659      	mov	r1, fp
 800494e:	00cb      	lsls	r3, r1, #3
 8004950:	4651      	mov	r1, sl
 8004952:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004956:	4651      	mov	r1, sl
 8004958:	00ca      	lsls	r2, r1, #3
 800495a:	4610      	mov	r0, r2
 800495c:	4619      	mov	r1, r3
 800495e:	4603      	mov	r3, r0
 8004960:	4642      	mov	r2, r8
 8004962:	189b      	adds	r3, r3, r2
 8004964:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004968:	464b      	mov	r3, r9
 800496a:	460a      	mov	r2, r1
 800496c:	eb42 0303 	adc.w	r3, r2, r3
 8004970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004980:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004984:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004988:	460b      	mov	r3, r1
 800498a:	18db      	adds	r3, r3, r3
 800498c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800498e:	4613      	mov	r3, r2
 8004990:	eb42 0303 	adc.w	r3, r2, r3
 8004994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800499a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800499e:	f7fb fc7f 	bl	80002a0 <__aeabi_uldivmod>
 80049a2:	4602      	mov	r2, r0
 80049a4:	460b      	mov	r3, r1
 80049a6:	4b0d      	ldr	r3, [pc, #52]	@ (80049dc <UART_SetConfig+0x2d4>)
 80049a8:	fba3 1302 	umull	r1, r3, r3, r2
 80049ac:	095b      	lsrs	r3, r3, #5
 80049ae:	2164      	movs	r1, #100	@ 0x64
 80049b0:	fb01 f303 	mul.w	r3, r1, r3
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	00db      	lsls	r3, r3, #3
 80049b8:	3332      	adds	r3, #50	@ 0x32
 80049ba:	4a08      	ldr	r2, [pc, #32]	@ (80049dc <UART_SetConfig+0x2d4>)
 80049bc:	fba2 2303 	umull	r2, r3, r2, r3
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	f003 0207 	and.w	r2, r3, #7
 80049c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4422      	add	r2, r4
 80049ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80049d0:	e106      	b.n	8004be0 <UART_SetConfig+0x4d8>
 80049d2:	bf00      	nop
 80049d4:	40011000 	.word	0x40011000
 80049d8:	40011400 	.word	0x40011400
 80049dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049e4:	2200      	movs	r2, #0
 80049e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80049ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80049f2:	4642      	mov	r2, r8
 80049f4:	464b      	mov	r3, r9
 80049f6:	1891      	adds	r1, r2, r2
 80049f8:	6239      	str	r1, [r7, #32]
 80049fa:	415b      	adcs	r3, r3
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80049fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a02:	4641      	mov	r1, r8
 8004a04:	1854      	adds	r4, r2, r1
 8004a06:	4649      	mov	r1, r9
 8004a08:	eb43 0501 	adc.w	r5, r3, r1
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	00eb      	lsls	r3, r5, #3
 8004a16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a1a:	00e2      	lsls	r2, r4, #3
 8004a1c:	4614      	mov	r4, r2
 8004a1e:	461d      	mov	r5, r3
 8004a20:	4643      	mov	r3, r8
 8004a22:	18e3      	adds	r3, r4, r3
 8004a24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a28:	464b      	mov	r3, r9
 8004a2a:	eb45 0303 	adc.w	r3, r5, r3
 8004a2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a42:	f04f 0200 	mov.w	r2, #0
 8004a46:	f04f 0300 	mov.w	r3, #0
 8004a4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a4e:	4629      	mov	r1, r5
 8004a50:	008b      	lsls	r3, r1, #2
 8004a52:	4621      	mov	r1, r4
 8004a54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a58:	4621      	mov	r1, r4
 8004a5a:	008a      	lsls	r2, r1, #2
 8004a5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004a60:	f7fb fc1e 	bl	80002a0 <__aeabi_uldivmod>
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	4b60      	ldr	r3, [pc, #384]	@ (8004bec <UART_SetConfig+0x4e4>)
 8004a6a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a6e:	095b      	lsrs	r3, r3, #5
 8004a70:	011c      	lsls	r4, r3, #4
 8004a72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a76:	2200      	movs	r2, #0
 8004a78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004a84:	4642      	mov	r2, r8
 8004a86:	464b      	mov	r3, r9
 8004a88:	1891      	adds	r1, r2, r2
 8004a8a:	61b9      	str	r1, [r7, #24]
 8004a8c:	415b      	adcs	r3, r3
 8004a8e:	61fb      	str	r3, [r7, #28]
 8004a90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a94:	4641      	mov	r1, r8
 8004a96:	1851      	adds	r1, r2, r1
 8004a98:	6139      	str	r1, [r7, #16]
 8004a9a:	4649      	mov	r1, r9
 8004a9c:	414b      	adcs	r3, r1
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004aac:	4659      	mov	r1, fp
 8004aae:	00cb      	lsls	r3, r1, #3
 8004ab0:	4651      	mov	r1, sl
 8004ab2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ab6:	4651      	mov	r1, sl
 8004ab8:	00ca      	lsls	r2, r1, #3
 8004aba:	4610      	mov	r0, r2
 8004abc:	4619      	mov	r1, r3
 8004abe:	4603      	mov	r3, r0
 8004ac0:	4642      	mov	r2, r8
 8004ac2:	189b      	adds	r3, r3, r2
 8004ac4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ac8:	464b      	mov	r3, r9
 8004aca:	460a      	mov	r2, r1
 8004acc:	eb42 0303 	adc.w	r3, r2, r3
 8004ad0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ade:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ae0:	f04f 0200 	mov.w	r2, #0
 8004ae4:	f04f 0300 	mov.w	r3, #0
 8004ae8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004aec:	4649      	mov	r1, r9
 8004aee:	008b      	lsls	r3, r1, #2
 8004af0:	4641      	mov	r1, r8
 8004af2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004af6:	4641      	mov	r1, r8
 8004af8:	008a      	lsls	r2, r1, #2
 8004afa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004afe:	f7fb fbcf 	bl	80002a0 <__aeabi_uldivmod>
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	4611      	mov	r1, r2
 8004b08:	4b38      	ldr	r3, [pc, #224]	@ (8004bec <UART_SetConfig+0x4e4>)
 8004b0a:	fba3 2301 	umull	r2, r3, r3, r1
 8004b0e:	095b      	lsrs	r3, r3, #5
 8004b10:	2264      	movs	r2, #100	@ 0x64
 8004b12:	fb02 f303 	mul.w	r3, r2, r3
 8004b16:	1acb      	subs	r3, r1, r3
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	3332      	adds	r3, #50	@ 0x32
 8004b1c:	4a33      	ldr	r2, [pc, #204]	@ (8004bec <UART_SetConfig+0x4e4>)
 8004b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b22:	095b      	lsrs	r3, r3, #5
 8004b24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b28:	441c      	add	r4, r3
 8004b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b2e:	2200      	movs	r2, #0
 8004b30:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b32:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004b38:	4642      	mov	r2, r8
 8004b3a:	464b      	mov	r3, r9
 8004b3c:	1891      	adds	r1, r2, r2
 8004b3e:	60b9      	str	r1, [r7, #8]
 8004b40:	415b      	adcs	r3, r3
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b48:	4641      	mov	r1, r8
 8004b4a:	1851      	adds	r1, r2, r1
 8004b4c:	6039      	str	r1, [r7, #0]
 8004b4e:	4649      	mov	r1, r9
 8004b50:	414b      	adcs	r3, r1
 8004b52:	607b      	str	r3, [r7, #4]
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b60:	4659      	mov	r1, fp
 8004b62:	00cb      	lsls	r3, r1, #3
 8004b64:	4651      	mov	r1, sl
 8004b66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b6a:	4651      	mov	r1, sl
 8004b6c:	00ca      	lsls	r2, r1, #3
 8004b6e:	4610      	mov	r0, r2
 8004b70:	4619      	mov	r1, r3
 8004b72:	4603      	mov	r3, r0
 8004b74:	4642      	mov	r2, r8
 8004b76:	189b      	adds	r3, r3, r2
 8004b78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b7a:	464b      	mov	r3, r9
 8004b7c:	460a      	mov	r2, r1
 8004b7e:	eb42 0303 	adc.w	r3, r2, r3
 8004b82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004b90:	f04f 0200 	mov.w	r2, #0
 8004b94:	f04f 0300 	mov.w	r3, #0
 8004b98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004b9c:	4649      	mov	r1, r9
 8004b9e:	008b      	lsls	r3, r1, #2
 8004ba0:	4641      	mov	r1, r8
 8004ba2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ba6:	4641      	mov	r1, r8
 8004ba8:	008a      	lsls	r2, r1, #2
 8004baa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004bae:	f7fb fb77 	bl	80002a0 <__aeabi_uldivmod>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bec <UART_SetConfig+0x4e4>)
 8004bb8:	fba3 1302 	umull	r1, r3, r3, r2
 8004bbc:	095b      	lsrs	r3, r3, #5
 8004bbe:	2164      	movs	r1, #100	@ 0x64
 8004bc0:	fb01 f303 	mul.w	r3, r1, r3
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	3332      	adds	r3, #50	@ 0x32
 8004bca:	4a08      	ldr	r2, [pc, #32]	@ (8004bec <UART_SetConfig+0x4e4>)
 8004bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd0:	095b      	lsrs	r3, r3, #5
 8004bd2:	f003 020f 	and.w	r2, r3, #15
 8004bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4422      	add	r2, r4
 8004bde:	609a      	str	r2, [r3, #8]
}
 8004be0:	bf00      	nop
 8004be2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004be6:	46bd      	mov	sp, r7
 8004be8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bec:	51eb851f 	.word	0x51eb851f

08004bf0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004bf0:	b084      	sub	sp, #16
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b084      	sub	sp, #16
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
 8004bfa:	f107 001c 	add.w	r0, r7, #28
 8004bfe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004c02:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d123      	bne.n	8004c52 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004c1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004c32:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d105      	bne.n	8004c46 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f001 fae2 	bl	8006210 <USB_CoreReset>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	73fb      	strb	r3, [r7, #15]
 8004c50:	e01b      	b.n	8004c8a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f001 fad6 	bl	8006210 <USB_CoreReset>
 8004c64:	4603      	mov	r3, r0
 8004c66:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004c68:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d106      	bne.n	8004c7e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c74:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004c7c:	e005      	b.n	8004c8a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c82:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004c8a:	7fbb      	ldrb	r3, [r7, #30]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d10b      	bne.n	8004ca8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f043 0206 	orr.w	r2, r3, #6
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f043 0220 	orr.w	r2, r3, #32
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004cb4:	b004      	add	sp, #16
 8004cb6:	4770      	bx	lr

08004cb8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004cc6:	79fb      	ldrb	r3, [r7, #7]
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d165      	bne.n	8004d98 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	4a41      	ldr	r2, [pc, #260]	@ (8004dd4 <USB_SetTurnaroundTime+0x11c>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d906      	bls.n	8004ce2 <USB_SetTurnaroundTime+0x2a>
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	4a40      	ldr	r2, [pc, #256]	@ (8004dd8 <USB_SetTurnaroundTime+0x120>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d202      	bcs.n	8004ce2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004cdc:	230f      	movs	r3, #15
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	e062      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	4a3c      	ldr	r2, [pc, #240]	@ (8004dd8 <USB_SetTurnaroundTime+0x120>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d306      	bcc.n	8004cf8 <USB_SetTurnaroundTime+0x40>
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	4a3b      	ldr	r2, [pc, #236]	@ (8004ddc <USB_SetTurnaroundTime+0x124>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d202      	bcs.n	8004cf8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004cf2:	230e      	movs	r3, #14
 8004cf4:	617b      	str	r3, [r7, #20]
 8004cf6:	e057      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	4a38      	ldr	r2, [pc, #224]	@ (8004ddc <USB_SetTurnaroundTime+0x124>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d306      	bcc.n	8004d0e <USB_SetTurnaroundTime+0x56>
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	4a37      	ldr	r2, [pc, #220]	@ (8004de0 <USB_SetTurnaroundTime+0x128>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d202      	bcs.n	8004d0e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004d08:	230d      	movs	r3, #13
 8004d0a:	617b      	str	r3, [r7, #20]
 8004d0c:	e04c      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	4a33      	ldr	r2, [pc, #204]	@ (8004de0 <USB_SetTurnaroundTime+0x128>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d306      	bcc.n	8004d24 <USB_SetTurnaroundTime+0x6c>
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	4a32      	ldr	r2, [pc, #200]	@ (8004de4 <USB_SetTurnaroundTime+0x12c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d802      	bhi.n	8004d24 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004d1e:	230c      	movs	r3, #12
 8004d20:	617b      	str	r3, [r7, #20]
 8004d22:	e041      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	4a2f      	ldr	r2, [pc, #188]	@ (8004de4 <USB_SetTurnaroundTime+0x12c>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d906      	bls.n	8004d3a <USB_SetTurnaroundTime+0x82>
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	4a2e      	ldr	r2, [pc, #184]	@ (8004de8 <USB_SetTurnaroundTime+0x130>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d802      	bhi.n	8004d3a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004d34:	230b      	movs	r3, #11
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	e036      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004de8 <USB_SetTurnaroundTime+0x130>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d906      	bls.n	8004d50 <USB_SetTurnaroundTime+0x98>
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	4a29      	ldr	r2, [pc, #164]	@ (8004dec <USB_SetTurnaroundTime+0x134>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d802      	bhi.n	8004d50 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004d4a:	230a      	movs	r3, #10
 8004d4c:	617b      	str	r3, [r7, #20]
 8004d4e:	e02b      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	4a26      	ldr	r2, [pc, #152]	@ (8004dec <USB_SetTurnaroundTime+0x134>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d906      	bls.n	8004d66 <USB_SetTurnaroundTime+0xae>
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	4a25      	ldr	r2, [pc, #148]	@ (8004df0 <USB_SetTurnaroundTime+0x138>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d202      	bcs.n	8004d66 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004d60:	2309      	movs	r3, #9
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	e020      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	4a21      	ldr	r2, [pc, #132]	@ (8004df0 <USB_SetTurnaroundTime+0x138>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d306      	bcc.n	8004d7c <USB_SetTurnaroundTime+0xc4>
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	4a20      	ldr	r2, [pc, #128]	@ (8004df4 <USB_SetTurnaroundTime+0x13c>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d802      	bhi.n	8004d7c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004d76:	2308      	movs	r3, #8
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	e015      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	4a1d      	ldr	r2, [pc, #116]	@ (8004df4 <USB_SetTurnaroundTime+0x13c>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d906      	bls.n	8004d92 <USB_SetTurnaroundTime+0xda>
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	4a1c      	ldr	r2, [pc, #112]	@ (8004df8 <USB_SetTurnaroundTime+0x140>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d202      	bcs.n	8004d92 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004d8c:	2307      	movs	r3, #7
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	e00a      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004d92:	2306      	movs	r3, #6
 8004d94:	617b      	str	r3, [r7, #20]
 8004d96:	e007      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004d98:	79fb      	ldrb	r3, [r7, #7]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d102      	bne.n	8004da4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004d9e:	2309      	movs	r3, #9
 8004da0:	617b      	str	r3, [r7, #20]
 8004da2:	e001      	b.n	8004da8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004da4:	2309      	movs	r3, #9
 8004da6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	029b      	lsls	r3, r3, #10
 8004dbc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	371c      	adds	r7, #28
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	00d8acbf 	.word	0x00d8acbf
 8004dd8:	00e4e1c0 	.word	0x00e4e1c0
 8004ddc:	00f42400 	.word	0x00f42400
 8004de0:	01067380 	.word	0x01067380
 8004de4:	011a499f 	.word	0x011a499f
 8004de8:	01312cff 	.word	0x01312cff
 8004dec:	014ca43f 	.word	0x014ca43f
 8004df0:	016e3600 	.word	0x016e3600
 8004df4:	01a6ab1f 	.word	0x01a6ab1f
 8004df8:	01e84800 	.word	0x01e84800

08004dfc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f043 0201 	orr.w	r2, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b083      	sub	sp, #12
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f023 0201 	bic.w	r2, r3, #1
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e32:	2300      	movs	r3, #0
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d115      	bne.n	8004e8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004e6e:	200a      	movs	r0, #10
 8004e70:	f7fc fa34 	bl	80012dc <HAL_Delay>
      ms += 10U;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	330a      	adds	r3, #10
 8004e78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f001 f939 	bl	80060f2 <USB_GetMode>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d01e      	beq.n	8004ec4 <USB_SetCurrentMode+0x84>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2bc7      	cmp	r3, #199	@ 0xc7
 8004e8a:	d9f0      	bls.n	8004e6e <USB_SetCurrentMode+0x2e>
 8004e8c:	e01a      	b.n	8004ec4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004e8e:	78fb      	ldrb	r3, [r7, #3]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d115      	bne.n	8004ec0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004ea0:	200a      	movs	r0, #10
 8004ea2:	f7fc fa1b 	bl	80012dc <HAL_Delay>
      ms += 10U;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	330a      	adds	r3, #10
 8004eaa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f001 f920 	bl	80060f2 <USB_GetMode>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d005      	beq.n	8004ec4 <USB_SetCurrentMode+0x84>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2bc7      	cmp	r3, #199	@ 0xc7
 8004ebc:	d9f0      	bls.n	8004ea0 <USB_SetCurrentMode+0x60>
 8004ebe:	e001      	b.n	8004ec4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e005      	b.n	8004ed0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ec8:	d101      	bne.n	8004ece <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ed8:	b084      	sub	sp, #16
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b086      	sub	sp, #24
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004ee6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004eea:	2300      	movs	r3, #0
 8004eec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	613b      	str	r3, [r7, #16]
 8004ef6:	e009      	b.n	8004f0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	3340      	adds	r3, #64	@ 0x40
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4413      	add	r3, r2
 8004f02:	2200      	movs	r2, #0
 8004f04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	3301      	adds	r3, #1
 8004f0a:	613b      	str	r3, [r7, #16]
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	2b0e      	cmp	r3, #14
 8004f10:	d9f2      	bls.n	8004ef8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004f12:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d11c      	bne.n	8004f54 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f28:	f043 0302 	orr.w	r3, r3, #2
 8004f2c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f32:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f52:	e00b      	b.n	8004f6c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f58:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f64:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004f72:	461a      	mov	r2, r3
 8004f74:	2300      	movs	r3, #0
 8004f76:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f78:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d10d      	bne.n	8004f9c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004f80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d104      	bne.n	8004f92 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004f88:	2100      	movs	r1, #0
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f968 	bl	8005260 <USB_SetDevSpeed>
 8004f90:	e008      	b.n	8004fa4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004f92:	2101      	movs	r1, #1
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f963 	bl	8005260 <USB_SetDevSpeed>
 8004f9a:	e003      	b.n	8004fa4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004f9c:	2103      	movs	r1, #3
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 f95e 	bl	8005260 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004fa4:	2110      	movs	r1, #16
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f8fa 	bl	80051a0 <USB_FlushTxFifo>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f924 	bl	8005204 <USB_FlushRxFifo>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fcc:	461a      	mov	r2, r3
 8004fce:	2300      	movs	r3, #0
 8004fd0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fd8:	461a      	mov	r2, r3
 8004fda:	2300      	movs	r3, #0
 8004fdc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004fea:	2300      	movs	r3, #0
 8004fec:	613b      	str	r3, [r7, #16]
 8004fee:	e043      	b.n	8005078 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005002:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005006:	d118      	bne.n	800503a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10a      	bne.n	8005024 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	015a      	lsls	r2, r3, #5
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	4413      	add	r3, r2
 8005016:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800501a:	461a      	mov	r2, r3
 800501c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005020:	6013      	str	r3, [r2, #0]
 8005022:	e013      	b.n	800504c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	015a      	lsls	r2, r3, #5
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4413      	add	r3, r2
 800502c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005030:	461a      	mov	r2, r3
 8005032:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005036:	6013      	str	r3, [r2, #0]
 8005038:	e008      	b.n	800504c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	015a      	lsls	r2, r3, #5
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	4413      	add	r3, r2
 8005042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005046:	461a      	mov	r2, r3
 8005048:	2300      	movs	r3, #0
 800504a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	4413      	add	r3, r2
 8005054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005058:	461a      	mov	r2, r3
 800505a:	2300      	movs	r3, #0
 800505c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	015a      	lsls	r2, r3, #5
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	4413      	add	r3, r2
 8005066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800506a:	461a      	mov	r2, r3
 800506c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005070:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	3301      	adds	r3, #1
 8005076:	613b      	str	r3, [r7, #16]
 8005078:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800507c:	461a      	mov	r2, r3
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	4293      	cmp	r3, r2
 8005082:	d3b5      	bcc.n	8004ff0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005084:	2300      	movs	r3, #0
 8005086:	613b      	str	r3, [r7, #16]
 8005088:	e043      	b.n	8005112 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	015a      	lsls	r2, r3, #5
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	4413      	add	r3, r2
 8005092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800509c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050a0:	d118      	bne.n	80050d4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10a      	bne.n	80050be <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	015a      	lsls	r2, r3, #5
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4413      	add	r3, r2
 80050b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050b4:	461a      	mov	r2, r3
 80050b6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80050ba:	6013      	str	r3, [r2, #0]
 80050bc:	e013      	b.n	80050e6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	015a      	lsls	r2, r3, #5
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	4413      	add	r3, r2
 80050c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ca:	461a      	mov	r2, r3
 80050cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80050d0:	6013      	str	r3, [r2, #0]
 80050d2:	e008      	b.n	80050e6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	015a      	lsls	r2, r3, #5
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4413      	add	r3, r2
 80050dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050e0:	461a      	mov	r2, r3
 80050e2:	2300      	movs	r3, #0
 80050e4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	015a      	lsls	r2, r3, #5
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	4413      	add	r3, r2
 80050ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050f2:	461a      	mov	r2, r3
 80050f4:	2300      	movs	r3, #0
 80050f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005104:	461a      	mov	r2, r3
 8005106:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800510a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	3301      	adds	r3, #1
 8005110:	613b      	str	r3, [r7, #16]
 8005112:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005116:	461a      	mov	r2, r3
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	4293      	cmp	r3, r2
 800511c:	d3b5      	bcc.n	800508a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800512c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005130:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800513e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005140:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005144:	2b00      	cmp	r3, #0
 8005146:	d105      	bne.n	8005154 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	f043 0210 	orr.w	r2, r3, #16
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	699a      	ldr	r2, [r3, #24]
 8005158:	4b10      	ldr	r3, [pc, #64]	@ (800519c <USB_DevInit+0x2c4>)
 800515a:	4313      	orrs	r3, r2
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005160:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005164:	2b00      	cmp	r3, #0
 8005166:	d005      	beq.n	8005174 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	f043 0208 	orr.w	r2, r3, #8
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005174:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005178:	2b01      	cmp	r3, #1
 800517a:	d107      	bne.n	800518c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005184:	f043 0304 	orr.w	r3, r3, #4
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800518c:	7dfb      	ldrb	r3, [r7, #23]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3718      	adds	r7, #24
 8005192:	46bd      	mov	sp, r7
 8005194:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005198:	b004      	add	sp, #16
 800519a:	4770      	bx	lr
 800519c:	803c3800 	.word	0x803c3800

080051a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	3301      	adds	r3, #1
 80051b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051ba:	d901      	bls.n	80051c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e01b      	b.n	80051f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	daf2      	bge.n	80051ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80051c8:	2300      	movs	r3, #0
 80051ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	019b      	lsls	r3, r3, #6
 80051d0:	f043 0220 	orr.w	r2, r3, #32
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	3301      	adds	r3, #1
 80051dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051e4:	d901      	bls.n	80051ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e006      	b.n	80051f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	f003 0320 	and.w	r3, r3, #32
 80051f2:	2b20      	cmp	r3, #32
 80051f4:	d0f0      	beq.n	80051d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3714      	adds	r7, #20
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	3301      	adds	r3, #1
 8005214:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800521c:	d901      	bls.n	8005222 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e018      	b.n	8005254 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	691b      	ldr	r3, [r3, #16]
 8005226:	2b00      	cmp	r3, #0
 8005228:	daf2      	bge.n	8005210 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800522a:	2300      	movs	r3, #0
 800522c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2210      	movs	r2, #16
 8005232:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	3301      	adds	r3, #1
 8005238:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005240:	d901      	bls.n	8005246 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e006      	b.n	8005254 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	f003 0310 	and.w	r3, r3, #16
 800524e:	2b10      	cmp	r3, #16
 8005250:	d0f0      	beq.n	8005234 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	460b      	mov	r3, r1
 800526a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	78fb      	ldrb	r3, [r7, #3]
 800527a:	68f9      	ldr	r1, [r7, #12]
 800527c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005280:	4313      	orrs	r3, r2
 8005282:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005292:	b480      	push	{r7}
 8005294:	b087      	sub	sp, #28
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 0306 	and.w	r3, r3, #6
 80052aa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d102      	bne.n	80052b8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80052b2:	2300      	movs	r3, #0
 80052b4:	75fb      	strb	r3, [r7, #23]
 80052b6:	e00a      	b.n	80052ce <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d002      	beq.n	80052c4 <USB_GetDevSpeed+0x32>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2b06      	cmp	r3, #6
 80052c2:	d102      	bne.n	80052ca <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80052c4:	2302      	movs	r3, #2
 80052c6:	75fb      	strb	r3, [r7, #23]
 80052c8:	e001      	b.n	80052ce <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80052ca:	230f      	movs	r3, #15
 80052cc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80052ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	371c      	adds	r7, #28
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	785b      	ldrb	r3, [r3, #1]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d13a      	bne.n	800536e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052fe:	69da      	ldr	r2, [r3, #28]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	f003 030f 	and.w	r3, r3, #15
 8005308:	2101      	movs	r1, #1
 800530a:	fa01 f303 	lsl.w	r3, r1, r3
 800530e:	b29b      	uxth	r3, r3
 8005310:	68f9      	ldr	r1, [r7, #12]
 8005312:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005316:	4313      	orrs	r3, r2
 8005318:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	015a      	lsls	r2, r3, #5
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	4413      	add	r3, r2
 8005322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800532c:	2b00      	cmp	r3, #0
 800532e:	d155      	bne.n	80053dc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	015a      	lsls	r2, r3, #5
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	4413      	add	r3, r2
 8005338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	791b      	ldrb	r3, [r3, #4]
 800534a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800534c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	059b      	lsls	r3, r3, #22
 8005352:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005354:	4313      	orrs	r3, r2
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	0151      	lsls	r1, r2, #5
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	440a      	add	r2, r1
 800535e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005362:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800536a:	6013      	str	r3, [r2, #0]
 800536c:	e036      	b.n	80053dc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005374:	69da      	ldr	r2, [r3, #28]
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	f003 030f 	and.w	r3, r3, #15
 800537e:	2101      	movs	r1, #1
 8005380:	fa01 f303 	lsl.w	r3, r1, r3
 8005384:	041b      	lsls	r3, r3, #16
 8005386:	68f9      	ldr	r1, [r7, #12]
 8005388:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800538c:	4313      	orrs	r3, r2
 800538e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	015a      	lsls	r2, r3, #5
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	4413      	add	r3, r2
 8005398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d11a      	bne.n	80053dc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	015a      	lsls	r2, r3, #5
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	791b      	ldrb	r3, [r3, #4]
 80053c0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80053c2:	430b      	orrs	r3, r1
 80053c4:	4313      	orrs	r3, r2
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	0151      	lsls	r1, r2, #5
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	440a      	add	r2, r1
 80053ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053da:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3714      	adds	r7, #20
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr
	...

080053ec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	785b      	ldrb	r3, [r3, #1]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d161      	bne.n	80054cc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	015a      	lsls	r2, r3, #5
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	4413      	add	r3, r2
 8005410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800541a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800541e:	d11f      	bne.n	8005460 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4413      	add	r3, r2
 8005428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	0151      	lsls	r1, r2, #5
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	440a      	add	r2, r1
 8005436:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800543a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800543e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	015a      	lsls	r2, r3, #5
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	4413      	add	r3, r2
 8005448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	0151      	lsls	r1, r2, #5
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	440a      	add	r2, r1
 8005456:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800545a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800545e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005466:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	f003 030f 	and.w	r3, r3, #15
 8005470:	2101      	movs	r1, #1
 8005472:	fa01 f303 	lsl.w	r3, r1, r3
 8005476:	b29b      	uxth	r3, r3
 8005478:	43db      	mvns	r3, r3
 800547a:	68f9      	ldr	r1, [r7, #12]
 800547c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005480:	4013      	ands	r3, r2
 8005482:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800548a:	69da      	ldr	r2, [r3, #28]
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	f003 030f 	and.w	r3, r3, #15
 8005494:	2101      	movs	r1, #1
 8005496:	fa01 f303 	lsl.w	r3, r1, r3
 800549a:	b29b      	uxth	r3, r3
 800549c:	43db      	mvns	r3, r3
 800549e:	68f9      	ldr	r1, [r7, #12]
 80054a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054a4:	4013      	ands	r3, r2
 80054a6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	015a      	lsls	r2, r3, #5
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	4413      	add	r3, r2
 80054b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	0159      	lsls	r1, r3, #5
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	440b      	add	r3, r1
 80054be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054c2:	4619      	mov	r1, r3
 80054c4:	4b35      	ldr	r3, [pc, #212]	@ (800559c <USB_DeactivateEndpoint+0x1b0>)
 80054c6:	4013      	ands	r3, r2
 80054c8:	600b      	str	r3, [r1, #0]
 80054ca:	e060      	b.n	800558e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054e2:	d11f      	bne.n	8005524 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68ba      	ldr	r2, [r7, #8]
 80054f4:	0151      	lsls	r1, r2, #5
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	440a      	add	r2, r1
 80054fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005502:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	015a      	lsls	r2, r3, #5
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	4413      	add	r3, r2
 800550c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	0151      	lsls	r1, r2, #5
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	440a      	add	r2, r1
 800551a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800551e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005522:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800552a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	f003 030f 	and.w	r3, r3, #15
 8005534:	2101      	movs	r1, #1
 8005536:	fa01 f303 	lsl.w	r3, r1, r3
 800553a:	041b      	lsls	r3, r3, #16
 800553c:	43db      	mvns	r3, r3
 800553e:	68f9      	ldr	r1, [r7, #12]
 8005540:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005544:	4013      	ands	r3, r2
 8005546:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800554e:	69da      	ldr	r2, [r3, #28]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	f003 030f 	and.w	r3, r3, #15
 8005558:	2101      	movs	r1, #1
 800555a:	fa01 f303 	lsl.w	r3, r1, r3
 800555e:	041b      	lsls	r3, r3, #16
 8005560:	43db      	mvns	r3, r3
 8005562:	68f9      	ldr	r1, [r7, #12]
 8005564:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005568:	4013      	ands	r3, r2
 800556a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	015a      	lsls	r2, r3, #5
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	4413      	add	r3, r2
 8005574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	0159      	lsls	r1, r3, #5
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	440b      	add	r3, r1
 8005582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005586:	4619      	mov	r1, r3
 8005588:	4b05      	ldr	r3, [pc, #20]	@ (80055a0 <USB_DeactivateEndpoint+0x1b4>)
 800558a:	4013      	ands	r3, r2
 800558c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3714      	adds	r7, #20
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	ec337800 	.word	0xec337800
 80055a0:	eff37800 	.word	0xeff37800

080055a4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08a      	sub	sp, #40	@ 0x28
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	4613      	mov	r3, r2
 80055b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	785b      	ldrb	r3, [r3, #1]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	f040 817a 	bne.w	80058ba <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d132      	bne.n	8005634 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	015a      	lsls	r2, r3, #5
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	4413      	add	r3, r2
 80055d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	0151      	lsls	r1, r2, #5
 80055e0:	69fa      	ldr	r2, [r7, #28]
 80055e2:	440a      	add	r2, r1
 80055e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055e8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80055ec:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80055f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	015a      	lsls	r2, r3, #5
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	4413      	add	r3, r2
 80055fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	69ba      	ldr	r2, [r7, #24]
 8005602:	0151      	lsls	r1, r2, #5
 8005604:	69fa      	ldr	r2, [r7, #28]
 8005606:	440a      	add	r2, r1
 8005608:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800560c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005610:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	0151      	lsls	r1, r2, #5
 8005624:	69fa      	ldr	r2, [r7, #28]
 8005626:	440a      	add	r2, r1
 8005628:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800562c:	0cdb      	lsrs	r3, r3, #19
 800562e:	04db      	lsls	r3, r3, #19
 8005630:	6113      	str	r3, [r2, #16]
 8005632:	e092      	b.n	800575a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	015a      	lsls	r2, r3, #5
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	4413      	add	r3, r2
 800563c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	69ba      	ldr	r2, [r7, #24]
 8005644:	0151      	lsls	r1, r2, #5
 8005646:	69fa      	ldr	r2, [r7, #28]
 8005648:	440a      	add	r2, r1
 800564a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800564e:	0cdb      	lsrs	r3, r3, #19
 8005650:	04db      	lsls	r3, r3, #19
 8005652:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	015a      	lsls	r2, r3, #5
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	4413      	add	r3, r2
 800565c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	0151      	lsls	r1, r2, #5
 8005666:	69fa      	ldr	r2, [r7, #28]
 8005668:	440a      	add	r2, r1
 800566a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800566e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005672:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005676:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d11a      	bne.n	80056b4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	429a      	cmp	r2, r3
 8005688:	d903      	bls.n	8005692 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	015a      	lsls	r2, r3, #5
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	4413      	add	r3, r2
 800569a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	0151      	lsls	r1, r2, #5
 80056a4:	69fa      	ldr	r2, [r7, #28]
 80056a6:	440a      	add	r2, r1
 80056a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80056b0:	6113      	str	r3, [r2, #16]
 80056b2:	e01b      	b.n	80056ec <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	015a      	lsls	r2, r3, #5
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	4413      	add	r3, r2
 80056bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056c0:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	6919      	ldr	r1, [r3, #16]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	440b      	add	r3, r1
 80056cc:	1e59      	subs	r1, r3, #1
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80056d6:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80056d8:	4ba2      	ldr	r3, [pc, #648]	@ (8005964 <USB_EPStartXfer+0x3c0>)
 80056da:	400b      	ands	r3, r1
 80056dc:	69b9      	ldr	r1, [r7, #24]
 80056de:	0148      	lsls	r0, r1, #5
 80056e0:	69f9      	ldr	r1, [r7, #28]
 80056e2:	4401      	add	r1, r0
 80056e4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80056e8:	4313      	orrs	r3, r2
 80056ea:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f8:	691a      	ldr	r2, [r3, #16]
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005702:	69b9      	ldr	r1, [r7, #24]
 8005704:	0148      	lsls	r0, r1, #5
 8005706:	69f9      	ldr	r1, [r7, #28]
 8005708:	4401      	add	r1, r0
 800570a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800570e:	4313      	orrs	r3, r2
 8005710:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	791b      	ldrb	r3, [r3, #4]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d11f      	bne.n	800575a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	015a      	lsls	r2, r3, #5
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	4413      	add	r3, r2
 8005722:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	0151      	lsls	r1, r2, #5
 800572c:	69fa      	ldr	r2, [r7, #28]
 800572e:	440a      	add	r2, r1
 8005730:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005734:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005738:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	015a      	lsls	r2, r3, #5
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	4413      	add	r3, r2
 8005742:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	0151      	lsls	r1, r2, #5
 800574c:	69fa      	ldr	r2, [r7, #28]
 800574e:	440a      	add	r2, r1
 8005750:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005754:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005758:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800575a:	79fb      	ldrb	r3, [r7, #7]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d14b      	bne.n	80057f8 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	69db      	ldr	r3, [r3, #28]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d009      	beq.n	800577c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	015a      	lsls	r2, r3, #5
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	4413      	add	r3, r2
 8005770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005774:	461a      	mov	r2, r3
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	791b      	ldrb	r3, [r3, #4]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d128      	bne.n	80057d6 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005790:	2b00      	cmp	r3, #0
 8005792:	d110      	bne.n	80057b6 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	4413      	add	r3, r2
 800579c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69ba      	ldr	r2, [r7, #24]
 80057a4:	0151      	lsls	r1, r2, #5
 80057a6:	69fa      	ldr	r2, [r7, #28]
 80057a8:	440a      	add	r2, r1
 80057aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057ae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80057b2:	6013      	str	r3, [r2, #0]
 80057b4:	e00f      	b.n	80057d6 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	015a      	lsls	r2, r3, #5
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	4413      	add	r3, r2
 80057be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	69ba      	ldr	r2, [r7, #24]
 80057c6:	0151      	lsls	r1, r2, #5
 80057c8:	69fa      	ldr	r2, [r7, #28]
 80057ca:	440a      	add	r2, r1
 80057cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	015a      	lsls	r2, r3, #5
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	4413      	add	r3, r2
 80057de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	69ba      	ldr	r2, [r7, #24]
 80057e6:	0151      	lsls	r1, r2, #5
 80057e8:	69fa      	ldr	r2, [r7, #28]
 80057ea:	440a      	add	r2, r1
 80057ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057f0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	e165      	b.n	8005ac4 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	0151      	lsls	r1, r2, #5
 800580a:	69fa      	ldr	r2, [r7, #28]
 800580c:	440a      	add	r2, r1
 800580e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005812:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005816:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	791b      	ldrb	r3, [r3, #4]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d015      	beq.n	800584c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 814d 	beq.w	8005ac4 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005830:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	f003 030f 	and.w	r3, r3, #15
 800583a:	2101      	movs	r1, #1
 800583c:	fa01 f303 	lsl.w	r3, r1, r3
 8005840:	69f9      	ldr	r1, [r7, #28]
 8005842:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005846:	4313      	orrs	r3, r2
 8005848:	634b      	str	r3, [r1, #52]	@ 0x34
 800584a:	e13b      	b.n	8005ac4 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005858:	2b00      	cmp	r3, #0
 800585a:	d110      	bne.n	800587e <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	015a      	lsls	r2, r3, #5
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	4413      	add	r3, r2
 8005864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	69ba      	ldr	r2, [r7, #24]
 800586c:	0151      	lsls	r1, r2, #5
 800586e:	69fa      	ldr	r2, [r7, #28]
 8005870:	440a      	add	r2, r1
 8005872:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005876:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800587a:	6013      	str	r3, [r2, #0]
 800587c:	e00f      	b.n	800589e <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	015a      	lsls	r2, r3, #5
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	4413      	add	r3, r2
 8005886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	0151      	lsls	r1, r2, #5
 8005890:	69fa      	ldr	r2, [r7, #28]
 8005892:	440a      	add	r2, r1
 8005894:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800589c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	68d9      	ldr	r1, [r3, #12]
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	781a      	ldrb	r2, [r3, #0]
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	b298      	uxth	r0, r3
 80058ac:	79fb      	ldrb	r3, [r7, #7]
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	4603      	mov	r3, r0
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 f9b8 	bl	8005c28 <USB_WritePacket>
 80058b8:	e104      	b.n	8005ac4 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	015a      	lsls	r2, r3, #5
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	4413      	add	r3, r2
 80058c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	0151      	lsls	r1, r2, #5
 80058cc:	69fa      	ldr	r2, [r7, #28]
 80058ce:	440a      	add	r2, r1
 80058d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058d4:	0cdb      	lsrs	r3, r3, #19
 80058d6:	04db      	lsls	r3, r3, #19
 80058d8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	015a      	lsls	r2, r3, #5
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	4413      	add	r3, r2
 80058e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	0151      	lsls	r1, r2, #5
 80058ec:	69fa      	ldr	r2, [r7, #28]
 80058ee:	440a      	add	r2, r1
 80058f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058f4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80058f8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80058fc:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d131      	bne.n	8005968 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d003      	beq.n	8005914 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	689a      	ldr	r2, [r3, #8]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	015a      	lsls	r2, r3, #5
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	4413      	add	r3, r2
 8005924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005928:	691a      	ldr	r2, [r3, #16]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005932:	69b9      	ldr	r1, [r7, #24]
 8005934:	0148      	lsls	r0, r1, #5
 8005936:	69f9      	ldr	r1, [r7, #28]
 8005938:	4401      	add	r1, r0
 800593a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800593e:	4313      	orrs	r3, r2
 8005940:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	015a      	lsls	r2, r3, #5
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	4413      	add	r3, r2
 800594a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	0151      	lsls	r1, r2, #5
 8005954:	69fa      	ldr	r2, [r7, #28]
 8005956:	440a      	add	r2, r1
 8005958:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800595c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005960:	6113      	str	r3, [r2, #16]
 8005962:	e061      	b.n	8005a28 <USB_EPStartXfer+0x484>
 8005964:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d123      	bne.n	80059b8 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	015a      	lsls	r2, r3, #5
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	4413      	add	r3, r2
 8005978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800597c:	691a      	ldr	r2, [r3, #16]
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005986:	69b9      	ldr	r1, [r7, #24]
 8005988:	0148      	lsls	r0, r1, #5
 800598a:	69f9      	ldr	r1, [r7, #28]
 800598c:	4401      	add	r1, r0
 800598e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005992:	4313      	orrs	r3, r2
 8005994:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	4413      	add	r3, r2
 800599e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	0151      	lsls	r1, r2, #5
 80059a8:	69fa      	ldr	r2, [r7, #28]
 80059aa:	440a      	add	r2, r1
 80059ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059b4:	6113      	str	r3, [r2, #16]
 80059b6:	e037      	b.n	8005a28 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	691a      	ldr	r2, [r3, #16]
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	4413      	add	r3, r2
 80059c2:	1e5a      	subs	r2, r3, #1
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059cc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	8afa      	ldrh	r2, [r7, #22]
 80059d4:	fb03 f202 	mul.w	r2, r3, r2
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059e8:	691a      	ldr	r2, [r3, #16]
 80059ea:	8afb      	ldrh	r3, [r7, #22]
 80059ec:	04d9      	lsls	r1, r3, #19
 80059ee:	4b38      	ldr	r3, [pc, #224]	@ (8005ad0 <USB_EPStartXfer+0x52c>)
 80059f0:	400b      	ands	r3, r1
 80059f2:	69b9      	ldr	r1, [r7, #24]
 80059f4:	0148      	lsls	r0, r1, #5
 80059f6:	69f9      	ldr	r1, [r7, #28]
 80059f8:	4401      	add	r1, r0
 80059fa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80059fe:	4313      	orrs	r3, r2
 8005a00:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	015a      	lsls	r2, r3, #5
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	4413      	add	r3, r2
 8005a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a0e:	691a      	ldr	r2, [r3, #16]
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a18:	69b9      	ldr	r1, [r7, #24]
 8005a1a:	0148      	lsls	r0, r1, #5
 8005a1c:	69f9      	ldr	r1, [r7, #28]
 8005a1e:	4401      	add	r1, r0
 8005a20:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005a24:	4313      	orrs	r3, r2
 8005a26:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005a28:	79fb      	ldrb	r3, [r7, #7]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d10d      	bne.n	8005a4a <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d009      	beq.n	8005a4a <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	68d9      	ldr	r1, [r3, #12]
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	015a      	lsls	r2, r3, #5
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	4413      	add	r3, r2
 8005a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a46:	460a      	mov	r2, r1
 8005a48:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	791b      	ldrb	r3, [r3, #4]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d128      	bne.n	8005aa4 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d110      	bne.n	8005a84 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	015a      	lsls	r2, r3, #5
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	4413      	add	r3, r2
 8005a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	0151      	lsls	r1, r2, #5
 8005a74:	69fa      	ldr	r2, [r7, #28]
 8005a76:	440a      	add	r2, r1
 8005a78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a80:	6013      	str	r3, [r2, #0]
 8005a82:	e00f      	b.n	8005aa4 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	015a      	lsls	r2, r3, #5
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	4413      	add	r3, r2
 8005a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	0151      	lsls	r1, r2, #5
 8005a96:	69fa      	ldr	r2, [r7, #28]
 8005a98:	440a      	add	r2, r1
 8005a9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aa2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	69ba      	ldr	r2, [r7, #24]
 8005ab4:	0151      	lsls	r1, r2, #5
 8005ab6:	69fa      	ldr	r2, [r7, #28]
 8005ab8:	440a      	add	r2, r1
 8005aba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005abe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005ac2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3720      	adds	r7, #32
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	1ff80000 	.word	0x1ff80000

08005ad4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b087      	sub	sp, #28
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	785b      	ldrb	r3, [r3, #1]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d14a      	bne.n	8005b88 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	015a      	lsls	r2, r3, #5
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	4413      	add	r3, r2
 8005afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b0a:	f040 8086 	bne.w	8005c1a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	015a      	lsls	r2, r3, #5
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	4413      	add	r3, r2
 8005b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	683a      	ldr	r2, [r7, #0]
 8005b20:	7812      	ldrb	r2, [r2, #0]
 8005b22:	0151      	lsls	r1, r2, #5
 8005b24:	693a      	ldr	r2, [r7, #16]
 8005b26:	440a      	add	r2, r1
 8005b28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005b30:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	015a      	lsls	r2, r3, #5
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	7812      	ldrb	r2, [r2, #0]
 8005b46:	0151      	lsls	r1, r2, #5
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	440a      	add	r2, r1
 8005b4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d902      	bls.n	8005b6c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	75fb      	strb	r3, [r7, #23]
          break;
 8005b6a:	e056      	b.n	8005c1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b84:	d0e7      	beq.n	8005b56 <USB_EPStopXfer+0x82>
 8005b86:	e048      	b.n	8005c1a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	781b      	ldrb	r3, [r3, #0]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ba0:	d13b      	bne.n	8005c1a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	015a      	lsls	r2, r3, #5
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	4413      	add	r3, r2
 8005bac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	7812      	ldrb	r2, [r2, #0]
 8005bb6:	0151      	lsls	r1, r2, #5
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	440a      	add	r2, r1
 8005bbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bc0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005bc4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	015a      	lsls	r2, r3, #5
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	4413      	add	r3, r2
 8005bd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	7812      	ldrb	r2, [r2, #0]
 8005bda:	0151      	lsls	r1, r2, #5
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	440a      	add	r2, r1
 8005be0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005be4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005be8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	3301      	adds	r3, #1
 8005bee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d902      	bls.n	8005c00 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	75fb      	strb	r3, [r7, #23]
          break;
 8005bfe:	e00c      	b.n	8005c1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	015a      	lsls	r2, r3, #5
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c18:	d0e7      	beq.n	8005bea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	371c      	adds	r7, #28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b089      	sub	sp, #36	@ 0x24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	4611      	mov	r1, r2
 8005c34:	461a      	mov	r2, r3
 8005c36:	460b      	mov	r3, r1
 8005c38:	71fb      	strb	r3, [r7, #7]
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005c46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d123      	bne.n	8005c96 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005c4e:	88bb      	ldrh	r3, [r7, #4]
 8005c50:	3303      	adds	r3, #3
 8005c52:	089b      	lsrs	r3, r3, #2
 8005c54:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005c56:	2300      	movs	r3, #0
 8005c58:	61bb      	str	r3, [r7, #24]
 8005c5a:	e018      	b.n	8005c8e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005c5c:	79fb      	ldrb	r3, [r7, #7]
 8005c5e:	031a      	lsls	r2, r3, #12
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	4413      	add	r3, r2
 8005c64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c68:	461a      	mov	r2, r3
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	3301      	adds	r3, #1
 8005c74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	3301      	adds	r3, #1
 8005c80:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	3301      	adds	r3, #1
 8005c86:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	3301      	adds	r3, #1
 8005c8c:	61bb      	str	r3, [r7, #24]
 8005c8e:	69ba      	ldr	r2, [r7, #24]
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d3e2      	bcc.n	8005c5c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005c96:	2300      	movs	r3, #0
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3724      	adds	r7, #36	@ 0x24
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b08b      	sub	sp, #44	@ 0x2c
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	4613      	mov	r3, r2
 8005cb0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005cba:	88fb      	ldrh	r3, [r7, #6]
 8005cbc:	089b      	lsrs	r3, r3, #2
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005cc2:	88fb      	ldrh	r3, [r7, #6]
 8005cc4:	f003 0303 	and.w	r3, r3, #3
 8005cc8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005cca:	2300      	movs	r3, #0
 8005ccc:	623b      	str	r3, [r7, #32]
 8005cce:	e014      	b.n	8005cfa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cda:	601a      	str	r2, [r3, #0]
    pDest++;
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cde:	3301      	adds	r3, #1
 8005ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cea:	3301      	adds	r3, #1
 8005cec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	623b      	str	r3, [r7, #32]
 8005cfa:	6a3a      	ldr	r2, [r7, #32]
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d3e6      	bcc.n	8005cd0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005d02:	8bfb      	ldrh	r3, [r7, #30]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d01e      	beq.n	8005d46 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d12:	461a      	mov	r2, r3
 8005d14:	f107 0310 	add.w	r3, r7, #16
 8005d18:	6812      	ldr	r2, [r2, #0]
 8005d1a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	6a3b      	ldr	r3, [r7, #32]
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	fa22 f303 	lsr.w	r3, r2, r3
 8005d28:	b2da      	uxtb	r2, r3
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2c:	701a      	strb	r2, [r3, #0]
      i++;
 8005d2e:	6a3b      	ldr	r3, [r7, #32]
 8005d30:	3301      	adds	r3, #1
 8005d32:	623b      	str	r3, [r7, #32]
      pDest++;
 8005d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d36:	3301      	adds	r3, #1
 8005d38:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005d3a:	8bfb      	ldrh	r3, [r7, #30]
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005d40:	8bfb      	ldrh	r3, [r7, #30]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1ea      	bne.n	8005d1c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	372c      	adds	r7, #44	@ 0x2c
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	785b      	ldrb	r3, [r3, #1]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d12c      	bne.n	8005dca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	015a      	lsls	r2, r3, #5
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	4413      	add	r3, r2
 8005d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	db12      	blt.n	8005da8 <USB_EPSetStall+0x54>
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00f      	beq.n	8005da8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	0151      	lsls	r1, r2, #5
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	440a      	add	r2, r1
 8005d9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005da2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005da6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	015a      	lsls	r2, r3, #5
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	4413      	add	r3, r2
 8005db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68ba      	ldr	r2, [r7, #8]
 8005db8:	0151      	lsls	r1, r2, #5
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	440a      	add	r2, r1
 8005dbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005dc2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005dc6:	6013      	str	r3, [r2, #0]
 8005dc8:	e02b      	b.n	8005e22 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	015a      	lsls	r2, r3, #5
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	db12      	blt.n	8005e02 <USB_EPSetStall+0xae>
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00f      	beq.n	8005e02 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	015a      	lsls	r2, r3, #5
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	0151      	lsls	r1, r2, #5
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	440a      	add	r2, r1
 8005df8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dfc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005e00:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	015a      	lsls	r2, r3, #5
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4413      	add	r3, r2
 8005e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	0151      	lsls	r1, r2, #5
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	440a      	add	r2, r1
 8005e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005e20:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3714      	adds	r7, #20
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	785b      	ldrb	r3, [r3, #1]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d128      	bne.n	8005e9e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	0151      	lsls	r1, r2, #5
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	440a      	add	r2, r1
 8005e62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005e6a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	791b      	ldrb	r3, [r3, #4]
 8005e70:	2b03      	cmp	r3, #3
 8005e72:	d003      	beq.n	8005e7c <USB_EPClearStall+0x4c>
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	791b      	ldrb	r3, [r3, #4]
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d138      	bne.n	8005eee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	0151      	lsls	r1, r2, #5
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	440a      	add	r2, r1
 8005e92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e9a:	6013      	str	r3, [r2, #0]
 8005e9c:	e027      	b.n	8005eee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	0151      	lsls	r1, r2, #5
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	440a      	add	r2, r1
 8005eb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005eb8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ebc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	791b      	ldrb	r3, [r3, #4]
 8005ec2:	2b03      	cmp	r3, #3
 8005ec4:	d003      	beq.n	8005ece <USB_EPClearStall+0x9e>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	791b      	ldrb	r3, [r3, #4]
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d10f      	bne.n	8005eee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	015a      	lsls	r2, r3, #5
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	0151      	lsls	r1, r2, #5
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	440a      	add	r2, r1
 8005ee4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3714      	adds	r7, #20
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	460b      	mov	r3, r1
 8005f06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f1a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005f1e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	78fb      	ldrb	r3, [r7, #3]
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005f30:	68f9      	ldr	r1, [r7, #12]
 8005f32:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f36:	4313      	orrs	r3, r2
 8005f38:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3714      	adds	r7, #20
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005f62:	f023 0303 	bic.w	r3, r3, #3
 8005f66:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f76:	f023 0302 	bic.w	r3, r3, #2
 8005f7a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	b085      	sub	sp, #20
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005fa4:	f023 0303 	bic.w	r3, r3, #3
 8005fa8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fb8:	f043 0302 	orr.w	r3, r3, #2
 8005fbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b085      	sub	sp, #20
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800600e:	69db      	ldr	r3, [r3, #28]
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	4013      	ands	r3, r2
 8006014:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	0c1b      	lsrs	r3, r3, #16
}
 800601a:	4618      	mov	r0, r3
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006026:	b480      	push	{r7}
 8006028:	b085      	sub	sp, #20
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006042:	69db      	ldr	r3, [r3, #28]
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	4013      	ands	r3, r2
 8006048:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	b29b      	uxth	r3, r3
}
 800604e:	4618      	mov	r0, r3
 8006050:	3714      	adds	r7, #20
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800605a:	b480      	push	{r7}
 800605c:	b085      	sub	sp, #20
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
 8006062:	460b      	mov	r3, r1
 8006064:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800606a:	78fb      	ldrb	r3, [r7, #3]
 800606c:	015a      	lsls	r2, r3, #5
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	4413      	add	r3, r2
 8006072:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	68ba      	ldr	r2, [r7, #8]
 8006084:	4013      	ands	r3, r2
 8006086:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006088:	68bb      	ldr	r3, [r7, #8]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3714      	adds	r7, #20
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006096:	b480      	push	{r7}
 8006098:	b087      	sub	sp, #28
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
 800609e:	460b      	mov	r3, r1
 80060a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060b8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80060ba:	78fb      	ldrb	r3, [r7, #3]
 80060bc:	f003 030f 	and.w	r3, r3, #15
 80060c0:	68fa      	ldr	r2, [r7, #12]
 80060c2:	fa22 f303 	lsr.w	r3, r2, r3
 80060c6:	01db      	lsls	r3, r3, #7
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80060d0:	78fb      	ldrb	r3, [r7, #3]
 80060d2:	015a      	lsls	r2, r3, #5
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	4413      	add	r3, r2
 80060d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	4013      	ands	r3, r2
 80060e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80060e4:	68bb      	ldr	r3, [r7, #8]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b083      	sub	sp, #12
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	f003 0301 	and.w	r3, r3, #1
}
 8006102:	4618      	mov	r0, r3
 8006104:	370c      	adds	r7, #12
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr

0800610e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800610e:	b480      	push	{r7}
 8006110:	b085      	sub	sp, #20
 8006112:	af00      	add	r7, sp, #0
 8006114:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006128:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800612c:	f023 0307 	bic.w	r3, r3, #7
 8006130:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006144:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3714      	adds	r7, #20
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006154:	b480      	push	{r7}
 8006156:	b087      	sub	sp, #28
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	460b      	mov	r3, r1
 800615e:	607a      	str	r2, [r7, #4]
 8006160:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	333c      	adds	r3, #60	@ 0x3c
 800616a:	3304      	adds	r3, #4
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	4a26      	ldr	r2, [pc, #152]	@ (800620c <USB_EP0_OutStart+0xb8>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d90a      	bls.n	800618e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006184:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006188:	d101      	bne.n	800618e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800618a:	2300      	movs	r3, #0
 800618c:	e037      	b.n	80061fe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006194:	461a      	mov	r2, r3
 8006196:	2300      	movs	r3, #0
 8006198:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061bc:	f043 0318 	orr.w	r3, r3, #24
 80061c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061d0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80061d4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80061d6:	7afb      	ldrb	r3, [r7, #11]
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d10f      	bne.n	80061fc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061e2:	461a      	mov	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061f6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80061fa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	371c      	adds	r7, #28
 8006202:	46bd      	mov	sp, r7
 8006204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006208:	4770      	bx	lr
 800620a:	bf00      	nop
 800620c:	4f54300a 	.word	0x4f54300a

08006210 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006210:	b480      	push	{r7}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006218:	2300      	movs	r3, #0
 800621a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	3301      	adds	r3, #1
 8006220:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006228:	d901      	bls.n	800622e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e01b      	b.n	8006266 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	daf2      	bge.n	800621c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006236:	2300      	movs	r3, #0
 8006238:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	f043 0201 	orr.w	r2, r3, #1
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	3301      	adds	r3, #1
 800624a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006252:	d901      	bls.n	8006258 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006254:	2303      	movs	r3, #3
 8006256:	e006      	b.n	8006266 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b01      	cmp	r3, #1
 8006262:	d0f0      	beq.n	8006246 <USB_CoreReset+0x36>

  return HAL_OK;
 8006264:	2300      	movs	r3, #0
}
 8006266:	4618      	mov	r0, r3
 8006268:	3714      	adds	r7, #20
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
	...

08006274 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	460b      	mov	r3, r1
 800627e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006280:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006284:	f002 fc92 	bl	8008bac <USBD_static_malloc>
 8006288:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d109      	bne.n	80062a4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	32b0      	adds	r2, #176	@ 0xb0
 800629a:	2100      	movs	r1, #0
 800629c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80062a0:	2302      	movs	r3, #2
 80062a2:	e0d4      	b.n	800644e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80062a4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80062a8:	2100      	movs	r1, #0
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f002 fce2 	bl	8008c74 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	32b0      	adds	r2, #176	@ 0xb0
 80062ba:	68f9      	ldr	r1, [r7, #12]
 80062bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	32b0      	adds	r2, #176	@ 0xb0
 80062ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	7c1b      	ldrb	r3, [r3, #16]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d138      	bne.n	800634e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80062dc:	4b5e      	ldr	r3, [pc, #376]	@ (8006458 <USBD_CDC_Init+0x1e4>)
 80062de:	7819      	ldrb	r1, [r3, #0]
 80062e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062e4:	2202      	movs	r2, #2
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f002 fb3d 	bl	8008966 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80062ec:	4b5a      	ldr	r3, [pc, #360]	@ (8006458 <USBD_CDC_Init+0x1e4>)
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	f003 020f 	and.w	r2, r3, #15
 80062f4:	6879      	ldr	r1, [r7, #4]
 80062f6:	4613      	mov	r3, r2
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	440b      	add	r3, r1
 8006300:	3324      	adds	r3, #36	@ 0x24
 8006302:	2201      	movs	r2, #1
 8006304:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006306:	4b55      	ldr	r3, [pc, #340]	@ (800645c <USBD_CDC_Init+0x1e8>)
 8006308:	7819      	ldrb	r1, [r3, #0]
 800630a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800630e:	2202      	movs	r2, #2
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f002 fb28 	bl	8008966 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006316:	4b51      	ldr	r3, [pc, #324]	@ (800645c <USBD_CDC_Init+0x1e8>)
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	f003 020f 	and.w	r2, r3, #15
 800631e:	6879      	ldr	r1, [r7, #4]
 8006320:	4613      	mov	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	440b      	add	r3, r1
 800632a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800632e:	2201      	movs	r2, #1
 8006330:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006332:	4b4b      	ldr	r3, [pc, #300]	@ (8006460 <USBD_CDC_Init+0x1ec>)
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	f003 020f 	and.w	r2, r3, #15
 800633a:	6879      	ldr	r1, [r7, #4]
 800633c:	4613      	mov	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	3326      	adds	r3, #38	@ 0x26
 8006348:	2210      	movs	r2, #16
 800634a:	801a      	strh	r2, [r3, #0]
 800634c:	e035      	b.n	80063ba <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800634e:	4b42      	ldr	r3, [pc, #264]	@ (8006458 <USBD_CDC_Init+0x1e4>)
 8006350:	7819      	ldrb	r1, [r3, #0]
 8006352:	2340      	movs	r3, #64	@ 0x40
 8006354:	2202      	movs	r2, #2
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f002 fb05 	bl	8008966 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800635c:	4b3e      	ldr	r3, [pc, #248]	@ (8006458 <USBD_CDC_Init+0x1e4>)
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	f003 020f 	and.w	r2, r3, #15
 8006364:	6879      	ldr	r1, [r7, #4]
 8006366:	4613      	mov	r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	4413      	add	r3, r2
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	440b      	add	r3, r1
 8006370:	3324      	adds	r3, #36	@ 0x24
 8006372:	2201      	movs	r2, #1
 8006374:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006376:	4b39      	ldr	r3, [pc, #228]	@ (800645c <USBD_CDC_Init+0x1e8>)
 8006378:	7819      	ldrb	r1, [r3, #0]
 800637a:	2340      	movs	r3, #64	@ 0x40
 800637c:	2202      	movs	r2, #2
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f002 faf1 	bl	8008966 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006384:	4b35      	ldr	r3, [pc, #212]	@ (800645c <USBD_CDC_Init+0x1e8>)
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	f003 020f 	and.w	r2, r3, #15
 800638c:	6879      	ldr	r1, [r7, #4]
 800638e:	4613      	mov	r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	4413      	add	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	440b      	add	r3, r1
 8006398:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800639c:	2201      	movs	r2, #1
 800639e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80063a0:	4b2f      	ldr	r3, [pc, #188]	@ (8006460 <USBD_CDC_Init+0x1ec>)
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	f003 020f 	and.w	r2, r3, #15
 80063a8:	6879      	ldr	r1, [r7, #4]
 80063aa:	4613      	mov	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	4413      	add	r3, r2
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	440b      	add	r3, r1
 80063b4:	3326      	adds	r3, #38	@ 0x26
 80063b6:	2210      	movs	r2, #16
 80063b8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80063ba:	4b29      	ldr	r3, [pc, #164]	@ (8006460 <USBD_CDC_Init+0x1ec>)
 80063bc:	7819      	ldrb	r1, [r3, #0]
 80063be:	2308      	movs	r3, #8
 80063c0:	2203      	movs	r2, #3
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f002 facf 	bl	8008966 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80063c8:	4b25      	ldr	r3, [pc, #148]	@ (8006460 <USBD_CDC_Init+0x1ec>)
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	f003 020f 	and.w	r2, r3, #15
 80063d0:	6879      	ldr	r1, [r7, #4]
 80063d2:	4613      	mov	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4413      	add	r3, r2
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	440b      	add	r3, r1
 80063dc:	3324      	adds	r3, #36	@ 0x24
 80063de:	2201      	movs	r2, #1
 80063e0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	33b0      	adds	r3, #176	@ 0xb0
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	4413      	add	r3, r2
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006418:	2302      	movs	r3, #2
 800641a:	e018      	b.n	800644e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	7c1b      	ldrb	r3, [r3, #16]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10a      	bne.n	800643a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006424:	4b0d      	ldr	r3, [pc, #52]	@ (800645c <USBD_CDC_Init+0x1e8>)
 8006426:	7819      	ldrb	r1, [r3, #0]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800642e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f002 fb86 	bl	8008b44 <USBD_LL_PrepareReceive>
 8006438:	e008      	b.n	800644c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800643a:	4b08      	ldr	r3, [pc, #32]	@ (800645c <USBD_CDC_Init+0x1e8>)
 800643c:	7819      	ldrb	r1, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006444:	2340      	movs	r3, #64	@ 0x40
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f002 fb7c 	bl	8008b44 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	20000093 	.word	0x20000093
 800645c:	20000094 	.word	0x20000094
 8006460:	20000095 	.word	0x20000095

08006464 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	460b      	mov	r3, r1
 800646e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006470:	4b3a      	ldr	r3, [pc, #232]	@ (800655c <USBD_CDC_DeInit+0xf8>)
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	4619      	mov	r1, r3
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f002 fa9b 	bl	80089b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800647c:	4b37      	ldr	r3, [pc, #220]	@ (800655c <USBD_CDC_DeInit+0xf8>)
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	f003 020f 	and.w	r2, r3, #15
 8006484:	6879      	ldr	r1, [r7, #4]
 8006486:	4613      	mov	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4413      	add	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	440b      	add	r3, r1
 8006490:	3324      	adds	r3, #36	@ 0x24
 8006492:	2200      	movs	r2, #0
 8006494:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006496:	4b32      	ldr	r3, [pc, #200]	@ (8006560 <USBD_CDC_DeInit+0xfc>)
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	4619      	mov	r1, r3
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f002 fa88 	bl	80089b2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80064a2:	4b2f      	ldr	r3, [pc, #188]	@ (8006560 <USBD_CDC_DeInit+0xfc>)
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	f003 020f 	and.w	r2, r3, #15
 80064aa:	6879      	ldr	r1, [r7, #4]
 80064ac:	4613      	mov	r3, r2
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	4413      	add	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	440b      	add	r3, r1
 80064b6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80064ba:	2200      	movs	r2, #0
 80064bc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80064be:	4b29      	ldr	r3, [pc, #164]	@ (8006564 <USBD_CDC_DeInit+0x100>)
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	4619      	mov	r1, r3
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f002 fa74 	bl	80089b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80064ca:	4b26      	ldr	r3, [pc, #152]	@ (8006564 <USBD_CDC_DeInit+0x100>)
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	f003 020f 	and.w	r2, r3, #15
 80064d2:	6879      	ldr	r1, [r7, #4]
 80064d4:	4613      	mov	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	440b      	add	r3, r1
 80064de:	3324      	adds	r3, #36	@ 0x24
 80064e0:	2200      	movs	r2, #0
 80064e2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80064e4:	4b1f      	ldr	r3, [pc, #124]	@ (8006564 <USBD_CDC_DeInit+0x100>)
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	f003 020f 	and.w	r2, r3, #15
 80064ec:	6879      	ldr	r1, [r7, #4]
 80064ee:	4613      	mov	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4413      	add	r3, r2
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	440b      	add	r3, r1
 80064f8:	3326      	adds	r3, #38	@ 0x26
 80064fa:	2200      	movs	r2, #0
 80064fc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	32b0      	adds	r2, #176	@ 0xb0
 8006508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d01f      	beq.n	8006550 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	33b0      	adds	r3, #176	@ 0xb0
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	4413      	add	r3, r2
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	32b0      	adds	r2, #176	@ 0xb0
 800652e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006532:	4618      	mov	r0, r3
 8006534:	f002 fb48 	bl	8008bc8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	32b0      	adds	r2, #176	@ 0xb0
 8006542:	2100      	movs	r1, #0
 8006544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	20000093 	.word	0x20000093
 8006560:	20000094 	.word	0x20000094
 8006564:	20000095 	.word	0x20000095

08006568 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	32b0      	adds	r2, #176	@ 0xb0
 800657c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006580:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006582:	2300      	movs	r3, #0
 8006584:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006586:	2300      	movs	r3, #0
 8006588:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800658a:	2300      	movs	r3, #0
 800658c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d101      	bne.n	8006598 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006594:	2303      	movs	r3, #3
 8006596:	e0bf      	b.n	8006718 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d050      	beq.n	8006646 <USBD_CDC_Setup+0xde>
 80065a4:	2b20      	cmp	r3, #32
 80065a6:	f040 80af 	bne.w	8006708 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	88db      	ldrh	r3, [r3, #6]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d03a      	beq.n	8006628 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	b25b      	sxtb	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	da1b      	bge.n	80065f4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	33b0      	adds	r3, #176	@ 0xb0
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	4413      	add	r3, r2
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80065d2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	88d2      	ldrh	r2, [r2, #6]
 80065d8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	88db      	ldrh	r3, [r3, #6]
 80065de:	2b07      	cmp	r3, #7
 80065e0:	bf28      	it	cs
 80065e2:	2307      	movcs	r3, #7
 80065e4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	89fa      	ldrh	r2, [r7, #14]
 80065ea:	4619      	mov	r1, r3
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f001 fd87 	bl	8008100 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80065f2:	e090      	b.n	8006716 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	785a      	ldrb	r2, [r3, #1]
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	88db      	ldrh	r3, [r3, #6]
 8006602:	2b3f      	cmp	r3, #63	@ 0x3f
 8006604:	d803      	bhi.n	800660e <USBD_CDC_Setup+0xa6>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	88db      	ldrh	r3, [r3, #6]
 800660a:	b2da      	uxtb	r2, r3
 800660c:	e000      	b.n	8006610 <USBD_CDC_Setup+0xa8>
 800660e:	2240      	movs	r2, #64	@ 0x40
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006616:	6939      	ldr	r1, [r7, #16]
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800661e:	461a      	mov	r2, r3
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f001 fd99 	bl	8008158 <USBD_CtlPrepareRx>
      break;
 8006626:	e076      	b.n	8006716 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	33b0      	adds	r3, #176	@ 0xb0
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	4413      	add	r3, r2
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	7850      	ldrb	r0, [r2, #1]
 800663e:	2200      	movs	r2, #0
 8006640:	6839      	ldr	r1, [r7, #0]
 8006642:	4798      	blx	r3
      break;
 8006644:	e067      	b.n	8006716 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	785b      	ldrb	r3, [r3, #1]
 800664a:	2b0b      	cmp	r3, #11
 800664c:	d851      	bhi.n	80066f2 <USBD_CDC_Setup+0x18a>
 800664e:	a201      	add	r2, pc, #4	@ (adr r2, 8006654 <USBD_CDC_Setup+0xec>)
 8006650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006654:	08006685 	.word	0x08006685
 8006658:	08006701 	.word	0x08006701
 800665c:	080066f3 	.word	0x080066f3
 8006660:	080066f3 	.word	0x080066f3
 8006664:	080066f3 	.word	0x080066f3
 8006668:	080066f3 	.word	0x080066f3
 800666c:	080066f3 	.word	0x080066f3
 8006670:	080066f3 	.word	0x080066f3
 8006674:	080066f3 	.word	0x080066f3
 8006678:	080066f3 	.word	0x080066f3
 800667c:	080066af 	.word	0x080066af
 8006680:	080066d9 	.word	0x080066d9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800668a:	b2db      	uxtb	r3, r3
 800668c:	2b03      	cmp	r3, #3
 800668e:	d107      	bne.n	80066a0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006690:	f107 030a 	add.w	r3, r7, #10
 8006694:	2202      	movs	r2, #2
 8006696:	4619      	mov	r1, r3
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f001 fd31 	bl	8008100 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800669e:	e032      	b.n	8006706 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80066a0:	6839      	ldr	r1, [r7, #0]
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f001 fcbb 	bl	800801e <USBD_CtlError>
            ret = USBD_FAIL;
 80066a8:	2303      	movs	r3, #3
 80066aa:	75fb      	strb	r3, [r7, #23]
          break;
 80066ac:	e02b      	b.n	8006706 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b03      	cmp	r3, #3
 80066b8:	d107      	bne.n	80066ca <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80066ba:	f107 030d 	add.w	r3, r7, #13
 80066be:	2201      	movs	r2, #1
 80066c0:	4619      	mov	r1, r3
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f001 fd1c 	bl	8008100 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80066c8:	e01d      	b.n	8006706 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80066ca:	6839      	ldr	r1, [r7, #0]
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f001 fca6 	bl	800801e <USBD_CtlError>
            ret = USBD_FAIL;
 80066d2:	2303      	movs	r3, #3
 80066d4:	75fb      	strb	r3, [r7, #23]
          break;
 80066d6:	e016      	b.n	8006706 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	2b03      	cmp	r3, #3
 80066e2:	d00f      	beq.n	8006704 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80066e4:	6839      	ldr	r1, [r7, #0]
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f001 fc99 	bl	800801e <USBD_CtlError>
            ret = USBD_FAIL;
 80066ec:	2303      	movs	r3, #3
 80066ee:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80066f0:	e008      	b.n	8006704 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80066f2:	6839      	ldr	r1, [r7, #0]
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f001 fc92 	bl	800801e <USBD_CtlError>
          ret = USBD_FAIL;
 80066fa:	2303      	movs	r3, #3
 80066fc:	75fb      	strb	r3, [r7, #23]
          break;
 80066fe:	e002      	b.n	8006706 <USBD_CDC_Setup+0x19e>
          break;
 8006700:	bf00      	nop
 8006702:	e008      	b.n	8006716 <USBD_CDC_Setup+0x1ae>
          break;
 8006704:	bf00      	nop
      }
      break;
 8006706:	e006      	b.n	8006716 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006708:	6839      	ldr	r1, [r7, #0]
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f001 fc87 	bl	800801e <USBD_CtlError>
      ret = USBD_FAIL;
 8006710:	2303      	movs	r3, #3
 8006712:	75fb      	strb	r3, [r7, #23]
      break;
 8006714:	bf00      	nop
  }

  return (uint8_t)ret;
 8006716:	7dfb      	ldrb	r3, [r7, #23]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3718      	adds	r7, #24
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	460b      	mov	r3, r1
 800672a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006732:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	32b0      	adds	r2, #176	@ 0xb0
 800673e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006746:	2303      	movs	r3, #3
 8006748:	e065      	b.n	8006816 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	32b0      	adds	r2, #176	@ 0xb0
 8006754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006758:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800675a:	78fb      	ldrb	r3, [r7, #3]
 800675c:	f003 020f 	and.w	r2, r3, #15
 8006760:	6879      	ldr	r1, [r7, #4]
 8006762:	4613      	mov	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	440b      	add	r3, r1
 800676c:	3318      	adds	r3, #24
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d02f      	beq.n	80067d4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006774:	78fb      	ldrb	r3, [r7, #3]
 8006776:	f003 020f 	and.w	r2, r3, #15
 800677a:	6879      	ldr	r1, [r7, #4]
 800677c:	4613      	mov	r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	4413      	add	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	440b      	add	r3, r1
 8006786:	3318      	adds	r3, #24
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	78fb      	ldrb	r3, [r7, #3]
 800678c:	f003 010f 	and.w	r1, r3, #15
 8006790:	68f8      	ldr	r0, [r7, #12]
 8006792:	460b      	mov	r3, r1
 8006794:	00db      	lsls	r3, r3, #3
 8006796:	440b      	add	r3, r1
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	4403      	add	r3, r0
 800679c:	331c      	adds	r3, #28
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80067a4:	fb01 f303 	mul.w	r3, r1, r3
 80067a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d112      	bne.n	80067d4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80067ae:	78fb      	ldrb	r3, [r7, #3]
 80067b0:	f003 020f 	and.w	r2, r3, #15
 80067b4:	6879      	ldr	r1, [r7, #4]
 80067b6:	4613      	mov	r3, r2
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	4413      	add	r3, r2
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	440b      	add	r3, r1
 80067c0:	3318      	adds	r3, #24
 80067c2:	2200      	movs	r2, #0
 80067c4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80067c6:	78f9      	ldrb	r1, [r7, #3]
 80067c8:	2300      	movs	r3, #0
 80067ca:	2200      	movs	r2, #0
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f002 f998 	bl	8008b02 <USBD_LL_Transmit>
 80067d2:	e01f      	b.n	8006814 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	33b0      	adds	r3, #176	@ 0xb0
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	4413      	add	r3, r2
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d010      	beq.n	8006814 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	33b0      	adds	r3, #176	@ 0xb0
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	4413      	add	r3, r2
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	691b      	ldr	r3, [r3, #16]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006810:	78fa      	ldrb	r2, [r7, #3]
 8006812:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3710      	adds	r7, #16
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
 8006826:	460b      	mov	r3, r1
 8006828:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	32b0      	adds	r2, #176	@ 0xb0
 8006834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006838:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	32b0      	adds	r2, #176	@ 0xb0
 8006844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800684c:	2303      	movs	r3, #3
 800684e:	e01a      	b.n	8006886 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006850:	78fb      	ldrb	r3, [r7, #3]
 8006852:	4619      	mov	r1, r3
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f002 f996 	bl	8008b86 <USBD_LL_GetRxDataSize>
 800685a:	4602      	mov	r2, r0
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	33b0      	adds	r3, #176	@ 0xb0
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	4413      	add	r3, r2
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006880:	4611      	mov	r1, r2
 8006882:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	3710      	adds	r7, #16
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b084      	sub	sp, #16
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	32b0      	adds	r2, #176	@ 0xb0
 80068a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068a4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d101      	bne.n	80068b0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e024      	b.n	80068fa <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	33b0      	adds	r3, #176	@ 0xb0
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d019      	beq.n	80068f8 <USBD_CDC_EP0_RxReady+0x6a>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80068ca:	2bff      	cmp	r3, #255	@ 0xff
 80068cc:	d014      	beq.n	80068f8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	33b0      	adds	r3, #176	@ 0xb0
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	4413      	add	r3, r2
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80068e6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80068ee:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	22ff      	movs	r2, #255	@ 0xff
 80068f4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3710      	adds	r7, #16
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
	...

08006904 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b086      	sub	sp, #24
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800690c:	2182      	movs	r1, #130	@ 0x82
 800690e:	4818      	ldr	r0, [pc, #96]	@ (8006970 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006910:	f000 fd4f 	bl	80073b2 <USBD_GetEpDesc>
 8006914:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006916:	2101      	movs	r1, #1
 8006918:	4815      	ldr	r0, [pc, #84]	@ (8006970 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800691a:	f000 fd4a 	bl	80073b2 <USBD_GetEpDesc>
 800691e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006920:	2181      	movs	r1, #129	@ 0x81
 8006922:	4813      	ldr	r0, [pc, #76]	@ (8006970 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006924:	f000 fd45 	bl	80073b2 <USBD_GetEpDesc>
 8006928:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d002      	beq.n	8006936 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	2210      	movs	r2, #16
 8006934:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d006      	beq.n	800694a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	2200      	movs	r2, #0
 8006940:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006944:	711a      	strb	r2, [r3, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d006      	beq.n	800695e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006958:	711a      	strb	r2, [r3, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2243      	movs	r2, #67	@ 0x43
 8006962:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006964:	4b02      	ldr	r3, [pc, #8]	@ (8006970 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006966:	4618      	mov	r0, r3
 8006968:	3718      	adds	r7, #24
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	20000050 	.word	0x20000050

08006974 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b086      	sub	sp, #24
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800697c:	2182      	movs	r1, #130	@ 0x82
 800697e:	4818      	ldr	r0, [pc, #96]	@ (80069e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006980:	f000 fd17 	bl	80073b2 <USBD_GetEpDesc>
 8006984:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006986:	2101      	movs	r1, #1
 8006988:	4815      	ldr	r0, [pc, #84]	@ (80069e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800698a:	f000 fd12 	bl	80073b2 <USBD_GetEpDesc>
 800698e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006990:	2181      	movs	r1, #129	@ 0x81
 8006992:	4813      	ldr	r0, [pc, #76]	@ (80069e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006994:	f000 fd0d 	bl	80073b2 <USBD_GetEpDesc>
 8006998:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d002      	beq.n	80069a6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	2210      	movs	r2, #16
 80069a4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d006      	beq.n	80069ba <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	2200      	movs	r2, #0
 80069b0:	711a      	strb	r2, [r3, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f042 0202 	orr.w	r2, r2, #2
 80069b8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d006      	beq.n	80069ce <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	711a      	strb	r2, [r3, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f042 0202 	orr.w	r2, r2, #2
 80069cc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2243      	movs	r2, #67	@ 0x43
 80069d2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80069d4:	4b02      	ldr	r3, [pc, #8]	@ (80069e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	20000050 	.word	0x20000050

080069e4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b086      	sub	sp, #24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80069ec:	2182      	movs	r1, #130	@ 0x82
 80069ee:	4818      	ldr	r0, [pc, #96]	@ (8006a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069f0:	f000 fcdf 	bl	80073b2 <USBD_GetEpDesc>
 80069f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80069f6:	2101      	movs	r1, #1
 80069f8:	4815      	ldr	r0, [pc, #84]	@ (8006a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069fa:	f000 fcda 	bl	80073b2 <USBD_GetEpDesc>
 80069fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006a00:	2181      	movs	r1, #129	@ 0x81
 8006a02:	4813      	ldr	r0, [pc, #76]	@ (8006a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006a04:	f000 fcd5 	bl	80073b2 <USBD_GetEpDesc>
 8006a08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d002      	beq.n	8006a16 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	2210      	movs	r2, #16
 8006a14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d006      	beq.n	8006a2a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a24:	711a      	strb	r2, [r3, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d006      	beq.n	8006a3e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a38:	711a      	strb	r2, [r3, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2243      	movs	r2, #67	@ 0x43
 8006a42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006a44:	4b02      	ldr	r3, [pc, #8]	@ (8006a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3718      	adds	r7, #24
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	20000050 	.word	0x20000050

08006a54 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	220a      	movs	r2, #10
 8006a60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006a62:	4b03      	ldr	r3, [pc, #12]	@ (8006a70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	2000000c 	.word	0x2000000c

08006a74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006a84:	2303      	movs	r3, #3
 8006a86:	e009      	b.n	8006a9c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	33b0      	adds	r3, #176	@ 0xb0
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	4413      	add	r3, r2
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	32b0      	adds	r2, #176	@ 0xb0
 8006abe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ac2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d101      	bne.n	8006ace <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e008      	b.n	8006ae0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	371c      	adds	r7, #28
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b085      	sub	sp, #20
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	32b0      	adds	r2, #176	@ 0xb0
 8006b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b04:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d101      	bne.n	8006b10 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	e004      	b.n	8006b1a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	683a      	ldr	r2, [r7, #0]
 8006b14:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3714      	adds	r7, #20
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
	...

08006b28 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	32b0      	adds	r2, #176	@ 0xb0
 8006b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b3e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006b40:	2301      	movs	r3, #1
 8006b42:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	e025      	b.n	8006b9a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d11f      	bne.n	8006b98 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006b60:	4b10      	ldr	r3, [pc, #64]	@ (8006ba4 <USBD_CDC_TransmitPacket+0x7c>)
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	f003 020f 	and.w	r2, r3, #15
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4403      	add	r3, r0
 8006b7a:	3318      	adds	r3, #24
 8006b7c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006b7e:	4b09      	ldr	r3, [pc, #36]	@ (8006ba4 <USBD_CDC_TransmitPacket+0x7c>)
 8006b80:	7819      	ldrb	r1, [r3, #0]
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f001 ffb7 	bl	8008b02 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000093 	.word	0x20000093

08006ba8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	32b0      	adds	r2, #176	@ 0xb0
 8006bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bbe:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	32b0      	adds	r2, #176	@ 0xb0
 8006bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006bd2:	2303      	movs	r3, #3
 8006bd4:	e018      	b.n	8006c08 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	7c1b      	ldrb	r3, [r3, #16]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10a      	bne.n	8006bf4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bde:	4b0c      	ldr	r3, [pc, #48]	@ (8006c10 <USBD_CDC_ReceivePacket+0x68>)
 8006be0:	7819      	ldrb	r1, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006be8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f001 ffa9 	bl	8008b44 <USBD_LL_PrepareReceive>
 8006bf2:	e008      	b.n	8006c06 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bf4:	4b06      	ldr	r3, [pc, #24]	@ (8006c10 <USBD_CDC_ReceivePacket+0x68>)
 8006bf6:	7819      	ldrb	r1, [r3, #0]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006bfe:	2340      	movs	r3, #64	@ 0x40
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f001 ff9f 	bl	8008b44 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	20000094 	.word	0x20000094

08006c14 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d101      	bne.n	8006c2c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e01f      	b.n	8006c6c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d003      	beq.n	8006c52 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2201      	movs	r2, #1
 8006c56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	79fa      	ldrb	r2, [r7, #7]
 8006c5e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006c60:	68f8      	ldr	r0, [r7, #12]
 8006c62:	f001 fe19 	bl	8008898 <USBD_LL_Init>
 8006c66:	4603      	mov	r3, r0
 8006c68:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3718      	adds	r7, #24
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d101      	bne.n	8006c8c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e025      	b.n	8006cd8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	32ae      	adds	r2, #174	@ 0xae
 8006c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d00f      	beq.n	8006cc8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	32ae      	adds	r2, #174	@ 0xae
 8006cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb8:	f107 020e 	add.w	r2, r7, #14
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	4798      	blx	r3
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b082      	sub	sp, #8
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f001 fe21 	bl	8008930 <USBD_LL_Start>
 8006cee:	4603      	mov	r3, r0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3708      	adds	r7, #8
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006d00:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	370c      	adds	r7, #12
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr

08006d0e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
 8006d16:	460b      	mov	r3, r1
 8006d18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d009      	beq.n	8006d3c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	78fa      	ldrb	r2, [r7, #3]
 8006d32:	4611      	mov	r1, r2
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	4798      	blx	r3
 8006d38:	4603      	mov	r3, r0
 8006d3a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}

08006d46 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d46:	b580      	push	{r7, lr}
 8006d48:	b084      	sub	sp, #16
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	460b      	mov	r3, r1
 8006d50:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d52:	2300      	movs	r3, #0
 8006d54:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	78fa      	ldrb	r2, [r7, #3]
 8006d60:	4611      	mov	r1, r2
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	4798      	blx	r3
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d001      	beq.n	8006d70 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b084      	sub	sp, #16
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
 8006d82:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006d8a:	6839      	ldr	r1, [r7, #0]
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f001 f90c 	bl	8007faa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006da0:	461a      	mov	r2, r3
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006dae:	f003 031f 	and.w	r3, r3, #31
 8006db2:	2b02      	cmp	r3, #2
 8006db4:	d01a      	beq.n	8006dec <USBD_LL_SetupStage+0x72>
 8006db6:	2b02      	cmp	r3, #2
 8006db8:	d822      	bhi.n	8006e00 <USBD_LL_SetupStage+0x86>
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d002      	beq.n	8006dc4 <USBD_LL_SetupStage+0x4a>
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d00a      	beq.n	8006dd8 <USBD_LL_SetupStage+0x5e>
 8006dc2:	e01d      	b.n	8006e00 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006dca:	4619      	mov	r1, r3
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 fb63 	bl	8007498 <USBD_StdDevReq>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	73fb      	strb	r3, [r7, #15]
      break;
 8006dd6:	e020      	b.n	8006e1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006dde:	4619      	mov	r1, r3
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f000 fbcb 	bl	800757c <USBD_StdItfReq>
 8006de6:	4603      	mov	r3, r0
 8006de8:	73fb      	strb	r3, [r7, #15]
      break;
 8006dea:	e016      	b.n	8006e1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fc2d 	bl	8007654 <USBD_StdEPReq>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	73fb      	strb	r3, [r7, #15]
      break;
 8006dfe:	e00c      	b.n	8006e1a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006e06:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f001 fdee 	bl	80089f0 <USBD_LL_StallEP>
 8006e14:	4603      	mov	r3, r0
 8006e16:	73fb      	strb	r3, [r7, #15]
      break;
 8006e18:	bf00      	nop
  }

  return ret;
 8006e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3710      	adds	r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006e32:	2300      	movs	r3, #0
 8006e34:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006e36:	7afb      	ldrb	r3, [r7, #11]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d16e      	bne.n	8006f1a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006e42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006e4a:	2b03      	cmp	r3, #3
 8006e4c:	f040 8098 	bne.w	8006f80 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	689a      	ldr	r2, [r3, #8]
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d913      	bls.n	8006e84 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	1ad2      	subs	r2, r2, r3
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	68da      	ldr	r2, [r3, #12]
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	4293      	cmp	r3, r2
 8006e74:	bf28      	it	cs
 8006e76:	4613      	movcs	r3, r2
 8006e78:	461a      	mov	r2, r3
 8006e7a:	6879      	ldr	r1, [r7, #4]
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f001 f988 	bl	8008192 <USBD_CtlContinueRx>
 8006e82:	e07d      	b.n	8006f80 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006e8a:	f003 031f 	and.w	r3, r3, #31
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	d014      	beq.n	8006ebc <USBD_LL_DataOutStage+0x98>
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d81d      	bhi.n	8006ed2 <USBD_LL_DataOutStage+0xae>
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d002      	beq.n	8006ea0 <USBD_LL_DataOutStage+0x7c>
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d003      	beq.n	8006ea6 <USBD_LL_DataOutStage+0x82>
 8006e9e:	e018      	b.n	8006ed2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	75bb      	strb	r3, [r7, #22]
            break;
 8006ea4:	e018      	b.n	8006ed8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	4619      	mov	r1, r3
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f000 fa64 	bl	800737e <USBD_CoreFindIF>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	75bb      	strb	r3, [r7, #22]
            break;
 8006eba:	e00d      	b.n	8006ed8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	68f8      	ldr	r0, [r7, #12]
 8006ec8:	f000 fa66 	bl	8007398 <USBD_CoreFindEP>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	75bb      	strb	r3, [r7, #22]
            break;
 8006ed0:	e002      	b.n	8006ed8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	75bb      	strb	r3, [r7, #22]
            break;
 8006ed6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006ed8:	7dbb      	ldrb	r3, [r7, #22]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d119      	bne.n	8006f12 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b03      	cmp	r3, #3
 8006ee8:	d113      	bne.n	8006f12 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006eea:	7dba      	ldrb	r2, [r7, #22]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	32ae      	adds	r2, #174	@ 0xae
 8006ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00b      	beq.n	8006f12 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006efa:	7dba      	ldrb	r2, [r7, #22]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006f02:	7dba      	ldrb	r2, [r7, #22]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	32ae      	adds	r2, #174	@ 0xae
 8006f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f001 f94e 	bl	80081b4 <USBD_CtlSendStatus>
 8006f18:	e032      	b.n	8006f80 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006f1a:	7afb      	ldrb	r3, [r7, #11]
 8006f1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	4619      	mov	r1, r3
 8006f24:	68f8      	ldr	r0, [r7, #12]
 8006f26:	f000 fa37 	bl	8007398 <USBD_CoreFindEP>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006f2e:	7dbb      	ldrb	r3, [r7, #22]
 8006f30:	2bff      	cmp	r3, #255	@ 0xff
 8006f32:	d025      	beq.n	8006f80 <USBD_LL_DataOutStage+0x15c>
 8006f34:	7dbb      	ldrb	r3, [r7, #22]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d122      	bne.n	8006f80 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	2b03      	cmp	r3, #3
 8006f44:	d117      	bne.n	8006f76 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006f46:	7dba      	ldrb	r2, [r7, #22]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	32ae      	adds	r2, #174	@ 0xae
 8006f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00f      	beq.n	8006f76 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006f56:	7dba      	ldrb	r2, [r7, #22]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006f5e:	7dba      	ldrb	r2, [r7, #22]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	32ae      	adds	r2, #174	@ 0xae
 8006f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	7afa      	ldrb	r2, [r7, #11]
 8006f6c:	4611      	mov	r1, r2
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	4798      	blx	r3
 8006f72:	4603      	mov	r3, r0
 8006f74:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006f76:	7dfb      	ldrb	r3, [r7, #23]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d001      	beq.n	8006f80 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006f7c:	7dfb      	ldrb	r3, [r7, #23]
 8006f7e:	e000      	b.n	8006f82 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3718      	adds	r7, #24
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b086      	sub	sp, #24
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	60f8      	str	r0, [r7, #12]
 8006f92:	460b      	mov	r3, r1
 8006f94:	607a      	str	r2, [r7, #4]
 8006f96:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006f98:	7afb      	ldrb	r3, [r7, #11]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d16f      	bne.n	800707e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	3314      	adds	r3, #20
 8006fa2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006faa:	2b02      	cmp	r3, #2
 8006fac:	d15a      	bne.n	8007064 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	689a      	ldr	r2, [r3, #8]
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d914      	bls.n	8006fe4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	689a      	ldr	r2, [r3, #8]
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	68db      	ldr	r3, [r3, #12]
 8006fc2:	1ad2      	subs	r2, r2, r3
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	461a      	mov	r2, r3
 8006fce:	6879      	ldr	r1, [r7, #4]
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f001 f8b0 	bl	8008136 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	2200      	movs	r2, #0
 8006fda:	2100      	movs	r1, #0
 8006fdc:	68f8      	ldr	r0, [r7, #12]
 8006fde:	f001 fdb1 	bl	8008b44 <USBD_LL_PrepareReceive>
 8006fe2:	e03f      	b.n	8007064 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	68da      	ldr	r2, [r3, #12]
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d11c      	bne.n	800702a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	685a      	ldr	r2, [r3, #4]
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d316      	bcc.n	800702a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007006:	429a      	cmp	r2, r3
 8007008:	d20f      	bcs.n	800702a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800700a:	2200      	movs	r2, #0
 800700c:	2100      	movs	r1, #0
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f001 f891 	bl	8008136 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2200      	movs	r2, #0
 8007018:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800701c:	2300      	movs	r3, #0
 800701e:	2200      	movs	r2, #0
 8007020:	2100      	movs	r1, #0
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f001 fd8e 	bl	8008b44 <USBD_LL_PrepareReceive>
 8007028:	e01c      	b.n	8007064 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b03      	cmp	r3, #3
 8007034:	d10f      	bne.n	8007056 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d009      	beq.n	8007056 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007056:	2180      	movs	r1, #128	@ 0x80
 8007058:	68f8      	ldr	r0, [r7, #12]
 800705a:	f001 fcc9 	bl	80089f0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800705e:	68f8      	ldr	r0, [r7, #12]
 8007060:	f001 f8bb 	bl	80081da <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d03a      	beq.n	80070e4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	f7ff fe42 	bl	8006cf8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800707c:	e032      	b.n	80070e4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800707e:	7afb      	ldrb	r3, [r7, #11]
 8007080:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007084:	b2db      	uxtb	r3, r3
 8007086:	4619      	mov	r1, r3
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f000 f985 	bl	8007398 <USBD_CoreFindEP>
 800708e:	4603      	mov	r3, r0
 8007090:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007092:	7dfb      	ldrb	r3, [r7, #23]
 8007094:	2bff      	cmp	r3, #255	@ 0xff
 8007096:	d025      	beq.n	80070e4 <USBD_LL_DataInStage+0x15a>
 8007098:	7dfb      	ldrb	r3, [r7, #23]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d122      	bne.n	80070e4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	2b03      	cmp	r3, #3
 80070a8:	d11c      	bne.n	80070e4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80070aa:	7dfa      	ldrb	r2, [r7, #23]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	32ae      	adds	r2, #174	@ 0xae
 80070b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d014      	beq.n	80070e4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80070ba:	7dfa      	ldrb	r2, [r7, #23]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80070c2:	7dfa      	ldrb	r2, [r7, #23]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	32ae      	adds	r2, #174	@ 0xae
 80070c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	7afa      	ldrb	r2, [r7, #11]
 80070d0:	4611      	mov	r1, r2
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	4798      	blx	r3
 80070d6:	4603      	mov	r3, r0
 80070d8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80070da:	7dbb      	ldrb	r3, [r7, #22]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80070e0:	7dbb      	ldrb	r3, [r7, #22]
 80070e2:	e000      	b.n	80070e6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b084      	sub	sp, #16
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80070f6:	2300      	movs	r3, #0
 80070f8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2201      	movs	r2, #1
 80070fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007126:	2b00      	cmp	r3, #0
 8007128:	d014      	beq.n	8007154 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00e      	beq.n	8007154 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	6852      	ldr	r2, [r2, #4]
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	4611      	mov	r1, r2
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	4798      	blx	r3
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d001      	beq.n	8007154 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007150:	2303      	movs	r3, #3
 8007152:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007154:	2340      	movs	r3, #64	@ 0x40
 8007156:	2200      	movs	r2, #0
 8007158:	2100      	movs	r1, #0
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f001 fc03 	bl	8008966 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2240      	movs	r2, #64	@ 0x40
 800716c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007170:	2340      	movs	r3, #64	@ 0x40
 8007172:	2200      	movs	r2, #0
 8007174:	2180      	movs	r1, #128	@ 0x80
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f001 fbf5 	bl	8008966 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2240      	movs	r2, #64	@ 0x40
 8007186:	621a      	str	r2, [r3, #32]

  return ret;
 8007188:	7bfb      	ldrb	r3, [r7, #15]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007192:	b480      	push	{r7}
 8007194:	b083      	sub	sp, #12
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
 800719a:	460b      	mov	r3, r1
 800719c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	78fa      	ldrb	r2, [r7, #3]
 80071a2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr

080071b2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80071b2:	b480      	push	{r7}
 80071b4:	b083      	sub	sp, #12
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	2b04      	cmp	r3, #4
 80071c4:	d006      	beq.n	80071d4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2204      	movs	r2, #4
 80071d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b083      	sub	sp, #12
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	2b04      	cmp	r3, #4
 80071fc:	d106      	bne.n	800720c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007204:	b2da      	uxtb	r2, r3
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	370c      	adds	r7, #12
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr

0800721a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800721a:	b580      	push	{r7, lr}
 800721c:	b082      	sub	sp, #8
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007228:	b2db      	uxtb	r3, r3
 800722a:	2b03      	cmp	r3, #3
 800722c:	d110      	bne.n	8007250 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00b      	beq.n	8007250 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800723e:	69db      	ldr	r3, [r3, #28]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d005      	beq.n	8007250 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800724a:	69db      	ldr	r3, [r3, #28]
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	b082      	sub	sp, #8
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	460b      	mov	r3, r1
 8007264:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	32ae      	adds	r2, #174	@ 0xae
 8007270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d101      	bne.n	800727c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007278:	2303      	movs	r3, #3
 800727a:	e01c      	b.n	80072b6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b03      	cmp	r3, #3
 8007286:	d115      	bne.n	80072b4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	32ae      	adds	r2, #174	@ 0xae
 8007292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007296:	6a1b      	ldr	r3, [r3, #32]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00b      	beq.n	80072b4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	32ae      	adds	r2, #174	@ 0xae
 80072a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072aa:	6a1b      	ldr	r3, [r3, #32]
 80072ac:	78fa      	ldrb	r2, [r7, #3]
 80072ae:	4611      	mov	r1, r2
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}

080072be <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b082      	sub	sp, #8
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
 80072c6:	460b      	mov	r3, r1
 80072c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	32ae      	adds	r2, #174	@ 0xae
 80072d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d101      	bne.n	80072e0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80072dc:	2303      	movs	r3, #3
 80072de:	e01c      	b.n	800731a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	2b03      	cmp	r3, #3
 80072ea:	d115      	bne.n	8007318 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	32ae      	adds	r2, #174	@ 0xae
 80072f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00b      	beq.n	8007318 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	32ae      	adds	r2, #174	@ 0xae
 800730a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800730e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007310:	78fa      	ldrb	r2, [r7, #3]
 8007312:	4611      	mov	r1, r2
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007322:	b480      	push	{r7}
 8007324:	b083      	sub	sp, #12
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007340:	2300      	movs	r3, #0
 8007342:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00e      	beq.n	8007374 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	6852      	ldr	r2, [r2, #4]
 8007362:	b2d2      	uxtb	r2, r2
 8007364:	4611      	mov	r1, r2
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	4798      	blx	r3
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007370:	2303      	movs	r3, #3
 8007372:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007374:	7bfb      	ldrb	r3, [r7, #15]
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800737e:	b480      	push	{r7}
 8007380:	b083      	sub	sp, #12
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
 8007386:	460b      	mov	r3, r1
 8007388:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800738a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800738c:	4618      	mov	r0, r3
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	460b      	mov	r3, r1
 80073a2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80073a4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr

080073b2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b086      	sub	sp, #24
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
 80073ba:	460b      	mov	r3, r1
 80073bc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80073c6:	2300      	movs	r3, #0
 80073c8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	885b      	ldrh	r3, [r3, #2]
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	7812      	ldrb	r2, [r2, #0]
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d91f      	bls.n	8007418 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80073de:	e013      	b.n	8007408 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80073e0:	f107 030a 	add.w	r3, r7, #10
 80073e4:	4619      	mov	r1, r3
 80073e6:	6978      	ldr	r0, [r7, #20]
 80073e8:	f000 f81b 	bl	8007422 <USBD_GetNextDesc>
 80073ec:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	785b      	ldrb	r3, [r3, #1]
 80073f2:	2b05      	cmp	r3, #5
 80073f4:	d108      	bne.n	8007408 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	789b      	ldrb	r3, [r3, #2]
 80073fe:	78fa      	ldrb	r2, [r7, #3]
 8007400:	429a      	cmp	r2, r3
 8007402:	d008      	beq.n	8007416 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007404:	2300      	movs	r3, #0
 8007406:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	885b      	ldrh	r3, [r3, #2]
 800740c:	b29a      	uxth	r2, r3
 800740e:	897b      	ldrh	r3, [r7, #10]
 8007410:	429a      	cmp	r2, r3
 8007412:	d8e5      	bhi.n	80073e0 <USBD_GetEpDesc+0x2e>
 8007414:	e000      	b.n	8007418 <USBD_GetEpDesc+0x66>
          break;
 8007416:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007418:	693b      	ldr	r3, [r7, #16]
}
 800741a:	4618      	mov	r0, r3
 800741c:	3718      	adds	r7, #24
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007422:	b480      	push	{r7}
 8007424:	b085      	sub	sp, #20
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
 800742a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	881b      	ldrh	r3, [r3, #0]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	7812      	ldrb	r2, [r2, #0]
 8007438:	4413      	add	r3, r2
 800743a:	b29a      	uxth	r2, r3
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	461a      	mov	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4413      	add	r3, r2
 800744a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800744c:	68fb      	ldr	r3, [r7, #12]
}
 800744e:	4618      	mov	r0, r3
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800745a:	b480      	push	{r7}
 800745c:	b087      	sub	sp, #28
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	3301      	adds	r3, #1
 8007470:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007478:	8a3b      	ldrh	r3, [r7, #16]
 800747a:	021b      	lsls	r3, r3, #8
 800747c:	b21a      	sxth	r2, r3
 800747e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007482:	4313      	orrs	r3, r2
 8007484:	b21b      	sxth	r3, r3
 8007486:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007488:	89fb      	ldrh	r3, [r7, #14]
}
 800748a:	4618      	mov	r0, r3
 800748c:	371c      	adds	r7, #28
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr
	...

08007498 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80074a2:	2300      	movs	r3, #0
 80074a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80074ae:	2b40      	cmp	r3, #64	@ 0x40
 80074b0:	d005      	beq.n	80074be <USBD_StdDevReq+0x26>
 80074b2:	2b40      	cmp	r3, #64	@ 0x40
 80074b4:	d857      	bhi.n	8007566 <USBD_StdDevReq+0xce>
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00f      	beq.n	80074da <USBD_StdDevReq+0x42>
 80074ba:	2b20      	cmp	r3, #32
 80074bc:	d153      	bne.n	8007566 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	32ae      	adds	r2, #174	@ 0xae
 80074c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	6839      	ldr	r1, [r7, #0]
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	4798      	blx	r3
 80074d4:	4603      	mov	r3, r0
 80074d6:	73fb      	strb	r3, [r7, #15]
      break;
 80074d8:	e04a      	b.n	8007570 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	785b      	ldrb	r3, [r3, #1]
 80074de:	2b09      	cmp	r3, #9
 80074e0:	d83b      	bhi.n	800755a <USBD_StdDevReq+0xc2>
 80074e2:	a201      	add	r2, pc, #4	@ (adr r2, 80074e8 <USBD_StdDevReq+0x50>)
 80074e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e8:	0800753d 	.word	0x0800753d
 80074ec:	08007551 	.word	0x08007551
 80074f0:	0800755b 	.word	0x0800755b
 80074f4:	08007547 	.word	0x08007547
 80074f8:	0800755b 	.word	0x0800755b
 80074fc:	0800751b 	.word	0x0800751b
 8007500:	08007511 	.word	0x08007511
 8007504:	0800755b 	.word	0x0800755b
 8007508:	08007533 	.word	0x08007533
 800750c:	08007525 	.word	0x08007525
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007510:	6839      	ldr	r1, [r7, #0]
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f000 fa3c 	bl	8007990 <USBD_GetDescriptor>
          break;
 8007518:	e024      	b.n	8007564 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800751a:	6839      	ldr	r1, [r7, #0]
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f000 fba1 	bl	8007c64 <USBD_SetAddress>
          break;
 8007522:	e01f      	b.n	8007564 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007524:	6839      	ldr	r1, [r7, #0]
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fbe0 	bl	8007cec <USBD_SetConfig>
 800752c:	4603      	mov	r3, r0
 800752e:	73fb      	strb	r3, [r7, #15]
          break;
 8007530:	e018      	b.n	8007564 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007532:	6839      	ldr	r1, [r7, #0]
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 fc83 	bl	8007e40 <USBD_GetConfig>
          break;
 800753a:	e013      	b.n	8007564 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800753c:	6839      	ldr	r1, [r7, #0]
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 fcb4 	bl	8007eac <USBD_GetStatus>
          break;
 8007544:	e00e      	b.n	8007564 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007546:	6839      	ldr	r1, [r7, #0]
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fce3 	bl	8007f14 <USBD_SetFeature>
          break;
 800754e:	e009      	b.n	8007564 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007550:	6839      	ldr	r1, [r7, #0]
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 fd07 	bl	8007f66 <USBD_ClrFeature>
          break;
 8007558:	e004      	b.n	8007564 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800755a:	6839      	ldr	r1, [r7, #0]
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fd5e 	bl	800801e <USBD_CtlError>
          break;
 8007562:	bf00      	nop
      }
      break;
 8007564:	e004      	b.n	8007570 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007566:	6839      	ldr	r1, [r7, #0]
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 fd58 	bl	800801e <USBD_CtlError>
      break;
 800756e:	bf00      	nop
  }

  return ret;
 8007570:	7bfb      	ldrb	r3, [r7, #15]
}
 8007572:	4618      	mov	r0, r3
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop

0800757c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007586:	2300      	movs	r3, #0
 8007588:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007592:	2b40      	cmp	r3, #64	@ 0x40
 8007594:	d005      	beq.n	80075a2 <USBD_StdItfReq+0x26>
 8007596:	2b40      	cmp	r3, #64	@ 0x40
 8007598:	d852      	bhi.n	8007640 <USBD_StdItfReq+0xc4>
 800759a:	2b00      	cmp	r3, #0
 800759c:	d001      	beq.n	80075a2 <USBD_StdItfReq+0x26>
 800759e:	2b20      	cmp	r3, #32
 80075a0:	d14e      	bne.n	8007640 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	3b01      	subs	r3, #1
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d840      	bhi.n	8007632 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	889b      	ldrh	r3, [r3, #4]
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d836      	bhi.n	8007628 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	889b      	ldrh	r3, [r3, #4]
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	4619      	mov	r1, r3
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f7ff fedb 	bl	800737e <USBD_CoreFindIF>
 80075c8:	4603      	mov	r3, r0
 80075ca:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80075cc:	7bbb      	ldrb	r3, [r7, #14]
 80075ce:	2bff      	cmp	r3, #255	@ 0xff
 80075d0:	d01d      	beq.n	800760e <USBD_StdItfReq+0x92>
 80075d2:	7bbb      	ldrb	r3, [r7, #14]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d11a      	bne.n	800760e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80075d8:	7bba      	ldrb	r2, [r7, #14]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	32ae      	adds	r2, #174	@ 0xae
 80075de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00f      	beq.n	8007608 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80075e8:	7bba      	ldrb	r2, [r7, #14]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80075f0:	7bba      	ldrb	r2, [r7, #14]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	32ae      	adds	r2, #174	@ 0xae
 80075f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	6839      	ldr	r1, [r7, #0]
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	4798      	blx	r3
 8007602:	4603      	mov	r3, r0
 8007604:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007606:	e004      	b.n	8007612 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007608:	2303      	movs	r3, #3
 800760a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800760c:	e001      	b.n	8007612 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800760e:	2303      	movs	r3, #3
 8007610:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	88db      	ldrh	r3, [r3, #6]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d110      	bne.n	800763c <USBD_StdItfReq+0xc0>
 800761a:	7bfb      	ldrb	r3, [r7, #15]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d10d      	bne.n	800763c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 fdc7 	bl	80081b4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007626:	e009      	b.n	800763c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 fcf7 	bl	800801e <USBD_CtlError>
          break;
 8007630:	e004      	b.n	800763c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007632:	6839      	ldr	r1, [r7, #0]
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fcf2 	bl	800801e <USBD_CtlError>
          break;
 800763a:	e000      	b.n	800763e <USBD_StdItfReq+0xc2>
          break;
 800763c:	bf00      	nop
      }
      break;
 800763e:	e004      	b.n	800764a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007640:	6839      	ldr	r1, [r7, #0]
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fceb 	bl	800801e <USBD_CtlError>
      break;
 8007648:	bf00      	nop
  }

  return ret;
 800764a:	7bfb      	ldrb	r3, [r7, #15]
}
 800764c:	4618      	mov	r0, r3
 800764e:	3710      	adds	r7, #16
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800765e:	2300      	movs	r3, #0
 8007660:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	889b      	ldrh	r3, [r3, #4]
 8007666:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007670:	2b40      	cmp	r3, #64	@ 0x40
 8007672:	d007      	beq.n	8007684 <USBD_StdEPReq+0x30>
 8007674:	2b40      	cmp	r3, #64	@ 0x40
 8007676:	f200 817f 	bhi.w	8007978 <USBD_StdEPReq+0x324>
 800767a:	2b00      	cmp	r3, #0
 800767c:	d02a      	beq.n	80076d4 <USBD_StdEPReq+0x80>
 800767e:	2b20      	cmp	r3, #32
 8007680:	f040 817a 	bne.w	8007978 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007684:	7bbb      	ldrb	r3, [r7, #14]
 8007686:	4619      	mov	r1, r3
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f7ff fe85 	bl	8007398 <USBD_CoreFindEP>
 800768e:	4603      	mov	r3, r0
 8007690:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007692:	7b7b      	ldrb	r3, [r7, #13]
 8007694:	2bff      	cmp	r3, #255	@ 0xff
 8007696:	f000 8174 	beq.w	8007982 <USBD_StdEPReq+0x32e>
 800769a:	7b7b      	ldrb	r3, [r7, #13]
 800769c:	2b00      	cmp	r3, #0
 800769e:	f040 8170 	bne.w	8007982 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80076a2:	7b7a      	ldrb	r2, [r7, #13]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80076aa:	7b7a      	ldrb	r2, [r7, #13]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	32ae      	adds	r2, #174	@ 0xae
 80076b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	f000 8163 	beq.w	8007982 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80076bc:	7b7a      	ldrb	r2, [r7, #13]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	32ae      	adds	r2, #174	@ 0xae
 80076c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	6839      	ldr	r1, [r7, #0]
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	4798      	blx	r3
 80076ce:	4603      	mov	r3, r0
 80076d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80076d2:	e156      	b.n	8007982 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	785b      	ldrb	r3, [r3, #1]
 80076d8:	2b03      	cmp	r3, #3
 80076da:	d008      	beq.n	80076ee <USBD_StdEPReq+0x9a>
 80076dc:	2b03      	cmp	r3, #3
 80076de:	f300 8145 	bgt.w	800796c <USBD_StdEPReq+0x318>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f000 809b 	beq.w	800781e <USBD_StdEPReq+0x1ca>
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d03c      	beq.n	8007766 <USBD_StdEPReq+0x112>
 80076ec:	e13e      	b.n	800796c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d002      	beq.n	8007700 <USBD_StdEPReq+0xac>
 80076fa:	2b03      	cmp	r3, #3
 80076fc:	d016      	beq.n	800772c <USBD_StdEPReq+0xd8>
 80076fe:	e02c      	b.n	800775a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007700:	7bbb      	ldrb	r3, [r7, #14]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00d      	beq.n	8007722 <USBD_StdEPReq+0xce>
 8007706:	7bbb      	ldrb	r3, [r7, #14]
 8007708:	2b80      	cmp	r3, #128	@ 0x80
 800770a:	d00a      	beq.n	8007722 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800770c:	7bbb      	ldrb	r3, [r7, #14]
 800770e:	4619      	mov	r1, r3
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f001 f96d 	bl	80089f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007716:	2180      	movs	r1, #128	@ 0x80
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f001 f969 	bl	80089f0 <USBD_LL_StallEP>
 800771e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007720:	e020      	b.n	8007764 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007722:	6839      	ldr	r1, [r7, #0]
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 fc7a 	bl	800801e <USBD_CtlError>
              break;
 800772a:	e01b      	b.n	8007764 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	885b      	ldrh	r3, [r3, #2]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d10e      	bne.n	8007752 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007734:	7bbb      	ldrb	r3, [r7, #14]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00b      	beq.n	8007752 <USBD_StdEPReq+0xfe>
 800773a:	7bbb      	ldrb	r3, [r7, #14]
 800773c:	2b80      	cmp	r3, #128	@ 0x80
 800773e:	d008      	beq.n	8007752 <USBD_StdEPReq+0xfe>
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	88db      	ldrh	r3, [r3, #6]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d104      	bne.n	8007752 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007748:	7bbb      	ldrb	r3, [r7, #14]
 800774a:	4619      	mov	r1, r3
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f001 f94f 	bl	80089f0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 fd2e 	bl	80081b4 <USBD_CtlSendStatus>

              break;
 8007758:	e004      	b.n	8007764 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800775a:	6839      	ldr	r1, [r7, #0]
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 fc5e 	bl	800801e <USBD_CtlError>
              break;
 8007762:	bf00      	nop
          }
          break;
 8007764:	e107      	b.n	8007976 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b02      	cmp	r3, #2
 8007770:	d002      	beq.n	8007778 <USBD_StdEPReq+0x124>
 8007772:	2b03      	cmp	r3, #3
 8007774:	d016      	beq.n	80077a4 <USBD_StdEPReq+0x150>
 8007776:	e04b      	b.n	8007810 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007778:	7bbb      	ldrb	r3, [r7, #14]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d00d      	beq.n	800779a <USBD_StdEPReq+0x146>
 800777e:	7bbb      	ldrb	r3, [r7, #14]
 8007780:	2b80      	cmp	r3, #128	@ 0x80
 8007782:	d00a      	beq.n	800779a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007784:	7bbb      	ldrb	r3, [r7, #14]
 8007786:	4619      	mov	r1, r3
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f001 f931 	bl	80089f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800778e:	2180      	movs	r1, #128	@ 0x80
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f001 f92d 	bl	80089f0 <USBD_LL_StallEP>
 8007796:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007798:	e040      	b.n	800781c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800779a:	6839      	ldr	r1, [r7, #0]
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 fc3e 	bl	800801e <USBD_CtlError>
              break;
 80077a2:	e03b      	b.n	800781c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	885b      	ldrh	r3, [r3, #2]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d136      	bne.n	800781a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80077ac:	7bbb      	ldrb	r3, [r7, #14]
 80077ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d004      	beq.n	80077c0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80077b6:	7bbb      	ldrb	r3, [r7, #14]
 80077b8:	4619      	mov	r1, r3
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f001 f937 	bl	8008a2e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f000 fcf7 	bl	80081b4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80077c6:	7bbb      	ldrb	r3, [r7, #14]
 80077c8:	4619      	mov	r1, r3
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f7ff fde4 	bl	8007398 <USBD_CoreFindEP>
 80077d0:	4603      	mov	r3, r0
 80077d2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80077d4:	7b7b      	ldrb	r3, [r7, #13]
 80077d6:	2bff      	cmp	r3, #255	@ 0xff
 80077d8:	d01f      	beq.n	800781a <USBD_StdEPReq+0x1c6>
 80077da:	7b7b      	ldrb	r3, [r7, #13]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d11c      	bne.n	800781a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80077e0:	7b7a      	ldrb	r2, [r7, #13]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80077e8:	7b7a      	ldrb	r2, [r7, #13]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	32ae      	adds	r2, #174	@ 0xae
 80077ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d010      	beq.n	800781a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80077f8:	7b7a      	ldrb	r2, [r7, #13]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	32ae      	adds	r2, #174	@ 0xae
 80077fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	6839      	ldr	r1, [r7, #0]
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	4798      	blx	r3
 800780a:	4603      	mov	r3, r0
 800780c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800780e:	e004      	b.n	800781a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007810:	6839      	ldr	r1, [r7, #0]
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 fc03 	bl	800801e <USBD_CtlError>
              break;
 8007818:	e000      	b.n	800781c <USBD_StdEPReq+0x1c8>
              break;
 800781a:	bf00      	nop
          }
          break;
 800781c:	e0ab      	b.n	8007976 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007824:	b2db      	uxtb	r3, r3
 8007826:	2b02      	cmp	r3, #2
 8007828:	d002      	beq.n	8007830 <USBD_StdEPReq+0x1dc>
 800782a:	2b03      	cmp	r3, #3
 800782c:	d032      	beq.n	8007894 <USBD_StdEPReq+0x240>
 800782e:	e097      	b.n	8007960 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007830:	7bbb      	ldrb	r3, [r7, #14]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d007      	beq.n	8007846 <USBD_StdEPReq+0x1f2>
 8007836:	7bbb      	ldrb	r3, [r7, #14]
 8007838:	2b80      	cmp	r3, #128	@ 0x80
 800783a:	d004      	beq.n	8007846 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800783c:	6839      	ldr	r1, [r7, #0]
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 fbed 	bl	800801e <USBD_CtlError>
                break;
 8007844:	e091      	b.n	800796a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007846:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800784a:	2b00      	cmp	r3, #0
 800784c:	da0b      	bge.n	8007866 <USBD_StdEPReq+0x212>
 800784e:	7bbb      	ldrb	r3, [r7, #14]
 8007850:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007854:	4613      	mov	r3, r2
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4413      	add	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	3310      	adds	r3, #16
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	4413      	add	r3, r2
 8007862:	3304      	adds	r3, #4
 8007864:	e00b      	b.n	800787e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007866:	7bbb      	ldrb	r3, [r7, #14]
 8007868:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800786c:	4613      	mov	r3, r2
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	4413      	add	r3, r2
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	4413      	add	r3, r2
 800787c:	3304      	adds	r3, #4
 800787e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	2200      	movs	r2, #0
 8007884:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	2202      	movs	r2, #2
 800788a:	4619      	mov	r1, r3
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 fc37 	bl	8008100 <USBD_CtlSendData>
              break;
 8007892:	e06a      	b.n	800796a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007894:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007898:	2b00      	cmp	r3, #0
 800789a:	da11      	bge.n	80078c0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800789c:	7bbb      	ldrb	r3, [r7, #14]
 800789e:	f003 020f 	and.w	r2, r3, #15
 80078a2:	6879      	ldr	r1, [r7, #4]
 80078a4:	4613      	mov	r3, r2
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4413      	add	r3, r2
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	440b      	add	r3, r1
 80078ae:	3324      	adds	r3, #36	@ 0x24
 80078b0:	881b      	ldrh	r3, [r3, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d117      	bne.n	80078e6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80078b6:	6839      	ldr	r1, [r7, #0]
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 fbb0 	bl	800801e <USBD_CtlError>
                  break;
 80078be:	e054      	b.n	800796a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80078c0:	7bbb      	ldrb	r3, [r7, #14]
 80078c2:	f003 020f 	and.w	r2, r3, #15
 80078c6:	6879      	ldr	r1, [r7, #4]
 80078c8:	4613      	mov	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	440b      	add	r3, r1
 80078d2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80078d6:	881b      	ldrh	r3, [r3, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d104      	bne.n	80078e6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80078dc:	6839      	ldr	r1, [r7, #0]
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fb9d 	bl	800801e <USBD_CtlError>
                  break;
 80078e4:	e041      	b.n	800796a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	da0b      	bge.n	8007906 <USBD_StdEPReq+0x2b2>
 80078ee:	7bbb      	ldrb	r3, [r7, #14]
 80078f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80078f4:	4613      	mov	r3, r2
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	4413      	add	r3, r2
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	3310      	adds	r3, #16
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	4413      	add	r3, r2
 8007902:	3304      	adds	r3, #4
 8007904:	e00b      	b.n	800791e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007906:	7bbb      	ldrb	r3, [r7, #14]
 8007908:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800790c:	4613      	mov	r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	4413      	add	r3, r2
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	4413      	add	r3, r2
 800791c:	3304      	adds	r3, #4
 800791e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007920:	7bbb      	ldrb	r3, [r7, #14]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <USBD_StdEPReq+0x2d8>
 8007926:	7bbb      	ldrb	r3, [r7, #14]
 8007928:	2b80      	cmp	r3, #128	@ 0x80
 800792a:	d103      	bne.n	8007934 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	e00e      	b.n	8007952 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007934:	7bbb      	ldrb	r3, [r7, #14]
 8007936:	4619      	mov	r1, r3
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f001 f897 	bl	8008a6c <USBD_LL_IsStallEP>
 800793e:	4603      	mov	r3, r0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d003      	beq.n	800794c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	2201      	movs	r2, #1
 8007948:	601a      	str	r2, [r3, #0]
 800794a:	e002      	b.n	8007952 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2200      	movs	r2, #0
 8007950:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	2202      	movs	r2, #2
 8007956:	4619      	mov	r1, r3
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 fbd1 	bl	8008100 <USBD_CtlSendData>
              break;
 800795e:	e004      	b.n	800796a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007960:	6839      	ldr	r1, [r7, #0]
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 fb5b 	bl	800801e <USBD_CtlError>
              break;
 8007968:	bf00      	nop
          }
          break;
 800796a:	e004      	b.n	8007976 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800796c:	6839      	ldr	r1, [r7, #0]
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 fb55 	bl	800801e <USBD_CtlError>
          break;
 8007974:	bf00      	nop
      }
      break;
 8007976:	e005      	b.n	8007984 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007978:	6839      	ldr	r1, [r7, #0]
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 fb4f 	bl	800801e <USBD_CtlError>
      break;
 8007980:	e000      	b.n	8007984 <USBD_StdEPReq+0x330>
      break;
 8007982:	bf00      	nop
  }

  return ret;
 8007984:	7bfb      	ldrb	r3, [r7, #15]
}
 8007986:	4618      	mov	r0, r3
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
	...

08007990 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800799a:	2300      	movs	r3, #0
 800799c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800799e:	2300      	movs	r3, #0
 80079a0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80079a2:	2300      	movs	r3, #0
 80079a4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	885b      	ldrh	r3, [r3, #2]
 80079aa:	0a1b      	lsrs	r3, r3, #8
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	3b01      	subs	r3, #1
 80079b0:	2b06      	cmp	r3, #6
 80079b2:	f200 8128 	bhi.w	8007c06 <USBD_GetDescriptor+0x276>
 80079b6:	a201      	add	r2, pc, #4	@ (adr r2, 80079bc <USBD_GetDescriptor+0x2c>)
 80079b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079bc:	080079d9 	.word	0x080079d9
 80079c0:	080079f1 	.word	0x080079f1
 80079c4:	08007a31 	.word	0x08007a31
 80079c8:	08007c07 	.word	0x08007c07
 80079cc:	08007c07 	.word	0x08007c07
 80079d0:	08007ba7 	.word	0x08007ba7
 80079d4:	08007bd3 	.word	0x08007bd3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	7c12      	ldrb	r2, [r2, #16]
 80079e4:	f107 0108 	add.w	r1, r7, #8
 80079e8:	4610      	mov	r0, r2
 80079ea:	4798      	blx	r3
 80079ec:	60f8      	str	r0, [r7, #12]
      break;
 80079ee:	e112      	b.n	8007c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	7c1b      	ldrb	r3, [r3, #16]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d10d      	bne.n	8007a14 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a00:	f107 0208 	add.w	r2, r7, #8
 8007a04:	4610      	mov	r0, r2
 8007a06:	4798      	blx	r3
 8007a08:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	2202      	movs	r2, #2
 8007a10:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007a12:	e100      	b.n	8007c16 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1c:	f107 0208 	add.w	r2, r7, #8
 8007a20:	4610      	mov	r0, r2
 8007a22:	4798      	blx	r3
 8007a24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	3301      	adds	r3, #1
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	701a      	strb	r2, [r3, #0]
      break;
 8007a2e:	e0f2      	b.n	8007c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	885b      	ldrh	r3, [r3, #2]
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b05      	cmp	r3, #5
 8007a38:	f200 80ac 	bhi.w	8007b94 <USBD_GetDescriptor+0x204>
 8007a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a44 <USBD_GetDescriptor+0xb4>)
 8007a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a42:	bf00      	nop
 8007a44:	08007a5d 	.word	0x08007a5d
 8007a48:	08007a91 	.word	0x08007a91
 8007a4c:	08007ac5 	.word	0x08007ac5
 8007a50:	08007af9 	.word	0x08007af9
 8007a54:	08007b2d 	.word	0x08007b2d
 8007a58:	08007b61 	.word	0x08007b61
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00b      	beq.n	8007a80 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	7c12      	ldrb	r2, [r2, #16]
 8007a74:	f107 0108 	add.w	r1, r7, #8
 8007a78:	4610      	mov	r0, r2
 8007a7a:	4798      	blx	r3
 8007a7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a7e:	e091      	b.n	8007ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a80:	6839      	ldr	r1, [r7, #0]
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 facb 	bl	800801e <USBD_CtlError>
            err++;
 8007a88:	7afb      	ldrb	r3, [r7, #11]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	72fb      	strb	r3, [r7, #11]
          break;
 8007a8e:	e089      	b.n	8007ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00b      	beq.n	8007ab4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	7c12      	ldrb	r2, [r2, #16]
 8007aa8:	f107 0108 	add.w	r1, r7, #8
 8007aac:	4610      	mov	r0, r2
 8007aae:	4798      	blx	r3
 8007ab0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ab2:	e077      	b.n	8007ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ab4:	6839      	ldr	r1, [r7, #0]
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 fab1 	bl	800801e <USBD_CtlError>
            err++;
 8007abc:	7afb      	ldrb	r3, [r7, #11]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	72fb      	strb	r3, [r7, #11]
          break;
 8007ac2:	e06f      	b.n	8007ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d00b      	beq.n	8007ae8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	7c12      	ldrb	r2, [r2, #16]
 8007adc:	f107 0108 	add.w	r1, r7, #8
 8007ae0:	4610      	mov	r0, r2
 8007ae2:	4798      	blx	r3
 8007ae4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ae6:	e05d      	b.n	8007ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ae8:	6839      	ldr	r1, [r7, #0]
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 fa97 	bl	800801e <USBD_CtlError>
            err++;
 8007af0:	7afb      	ldrb	r3, [r7, #11]
 8007af2:	3301      	adds	r3, #1
 8007af4:	72fb      	strb	r3, [r7, #11]
          break;
 8007af6:	e055      	b.n	8007ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00b      	beq.n	8007b1c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	7c12      	ldrb	r2, [r2, #16]
 8007b10:	f107 0108 	add.w	r1, r7, #8
 8007b14:	4610      	mov	r0, r2
 8007b16:	4798      	blx	r3
 8007b18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b1a:	e043      	b.n	8007ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b1c:	6839      	ldr	r1, [r7, #0]
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 fa7d 	bl	800801e <USBD_CtlError>
            err++;
 8007b24:	7afb      	ldrb	r3, [r7, #11]
 8007b26:	3301      	adds	r3, #1
 8007b28:	72fb      	strb	r3, [r7, #11]
          break;
 8007b2a:	e03b      	b.n	8007ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00b      	beq.n	8007b50 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b3e:	695b      	ldr	r3, [r3, #20]
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	7c12      	ldrb	r2, [r2, #16]
 8007b44:	f107 0108 	add.w	r1, r7, #8
 8007b48:	4610      	mov	r0, r2
 8007b4a:	4798      	blx	r3
 8007b4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b4e:	e029      	b.n	8007ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b50:	6839      	ldr	r1, [r7, #0]
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fa63 	bl	800801e <USBD_CtlError>
            err++;
 8007b58:	7afb      	ldrb	r3, [r7, #11]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	72fb      	strb	r3, [r7, #11]
          break;
 8007b5e:	e021      	b.n	8007ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b66:	699b      	ldr	r3, [r3, #24]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d00b      	beq.n	8007b84 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	7c12      	ldrb	r2, [r2, #16]
 8007b78:	f107 0108 	add.w	r1, r7, #8
 8007b7c:	4610      	mov	r0, r2
 8007b7e:	4798      	blx	r3
 8007b80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b82:	e00f      	b.n	8007ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b84:	6839      	ldr	r1, [r7, #0]
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fa49 	bl	800801e <USBD_CtlError>
            err++;
 8007b8c:	7afb      	ldrb	r3, [r7, #11]
 8007b8e:	3301      	adds	r3, #1
 8007b90:	72fb      	strb	r3, [r7, #11]
          break;
 8007b92:	e007      	b.n	8007ba4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007b94:	6839      	ldr	r1, [r7, #0]
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fa41 	bl	800801e <USBD_CtlError>
          err++;
 8007b9c:	7afb      	ldrb	r3, [r7, #11]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007ba2:	bf00      	nop
      }
      break;
 8007ba4:	e037      	b.n	8007c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	7c1b      	ldrb	r3, [r3, #16]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d109      	bne.n	8007bc2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bb6:	f107 0208 	add.w	r2, r7, #8
 8007bba:	4610      	mov	r0, r2
 8007bbc:	4798      	blx	r3
 8007bbe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007bc0:	e029      	b.n	8007c16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007bc2:	6839      	ldr	r1, [r7, #0]
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f000 fa2a 	bl	800801e <USBD_CtlError>
        err++;
 8007bca:	7afb      	ldrb	r3, [r7, #11]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	72fb      	strb	r3, [r7, #11]
      break;
 8007bd0:	e021      	b.n	8007c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	7c1b      	ldrb	r3, [r3, #16]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d10d      	bne.n	8007bf6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007be2:	f107 0208 	add.w	r2, r7, #8
 8007be6:	4610      	mov	r0, r2
 8007be8:	4798      	blx	r3
 8007bea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	2207      	movs	r2, #7
 8007bf2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007bf4:	e00f      	b.n	8007c16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007bf6:	6839      	ldr	r1, [r7, #0]
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 fa10 	bl	800801e <USBD_CtlError>
        err++;
 8007bfe:	7afb      	ldrb	r3, [r7, #11]
 8007c00:	3301      	adds	r3, #1
 8007c02:	72fb      	strb	r3, [r7, #11]
      break;
 8007c04:	e007      	b.n	8007c16 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007c06:	6839      	ldr	r1, [r7, #0]
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f000 fa08 	bl	800801e <USBD_CtlError>
      err++;
 8007c0e:	7afb      	ldrb	r3, [r7, #11]
 8007c10:	3301      	adds	r3, #1
 8007c12:	72fb      	strb	r3, [r7, #11]
      break;
 8007c14:	bf00      	nop
  }

  if (err != 0U)
 8007c16:	7afb      	ldrb	r3, [r7, #11]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d11e      	bne.n	8007c5a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	88db      	ldrh	r3, [r3, #6]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d016      	beq.n	8007c52 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007c24:	893b      	ldrh	r3, [r7, #8]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00e      	beq.n	8007c48 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	88da      	ldrh	r2, [r3, #6]
 8007c2e:	893b      	ldrh	r3, [r7, #8]
 8007c30:	4293      	cmp	r3, r2
 8007c32:	bf28      	it	cs
 8007c34:	4613      	movcs	r3, r2
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007c3a:	893b      	ldrh	r3, [r7, #8]
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	68f9      	ldr	r1, [r7, #12]
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fa5d 	bl	8008100 <USBD_CtlSendData>
 8007c46:	e009      	b.n	8007c5c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007c48:	6839      	ldr	r1, [r7, #0]
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f9e7 	bl	800801e <USBD_CtlError>
 8007c50:	e004      	b.n	8007c5c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 faae 	bl	80081b4 <USBD_CtlSendStatus>
 8007c58:	e000      	b.n	8007c5c <USBD_GetDescriptor+0x2cc>
    return;
 8007c5a:	bf00      	nop
  }
}
 8007c5c:	3710      	adds	r7, #16
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop

08007c64 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	889b      	ldrh	r3, [r3, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d131      	bne.n	8007cda <USBD_SetAddress+0x76>
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	88db      	ldrh	r3, [r3, #6]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d12d      	bne.n	8007cda <USBD_SetAddress+0x76>
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	885b      	ldrh	r3, [r3, #2]
 8007c82:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c84:	d829      	bhi.n	8007cda <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	885b      	ldrh	r3, [r3, #2]
 8007c8a:	b2db      	uxtb	r3, r3
 8007c8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b03      	cmp	r3, #3
 8007c9c:	d104      	bne.n	8007ca8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007c9e:	6839      	ldr	r1, [r7, #0]
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f000 f9bc 	bl	800801e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ca6:	e01d      	b.n	8007ce4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	7bfa      	ldrb	r2, [r7, #15]
 8007cac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007cb0:	7bfb      	ldrb	r3, [r7, #15]
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 ff05 	bl	8008ac4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 fa7a 	bl	80081b4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007cc0:	7bfb      	ldrb	r3, [r7, #15]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d004      	beq.n	8007cd0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2202      	movs	r2, #2
 8007cca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cce:	e009      	b.n	8007ce4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cd8:	e004      	b.n	8007ce4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007cda:	6839      	ldr	r1, [r7, #0]
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 f99e 	bl	800801e <USBD_CtlError>
  }
}
 8007ce2:	bf00      	nop
 8007ce4:	bf00      	nop
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	885b      	ldrh	r3, [r3, #2]
 8007cfe:	b2da      	uxtb	r2, r3
 8007d00:	4b4e      	ldr	r3, [pc, #312]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d02:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007d04:	4b4d      	ldr	r3, [pc, #308]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d905      	bls.n	8007d18 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007d0c:	6839      	ldr	r1, [r7, #0]
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f000 f985 	bl	800801e <USBD_CtlError>
    return USBD_FAIL;
 8007d14:	2303      	movs	r3, #3
 8007d16:	e08c      	b.n	8007e32 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d002      	beq.n	8007d2a <USBD_SetConfig+0x3e>
 8007d24:	2b03      	cmp	r3, #3
 8007d26:	d029      	beq.n	8007d7c <USBD_SetConfig+0x90>
 8007d28:	e075      	b.n	8007e16 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007d2a:	4b44      	ldr	r3, [pc, #272]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d020      	beq.n	8007d74 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007d32:	4b42      	ldr	r3, [pc, #264]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007d3c:	4b3f      	ldr	r3, [pc, #252]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	4619      	mov	r1, r3
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7fe ffe3 	bl	8006d0e <USBD_SetClassConfig>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d008      	beq.n	8007d64 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007d52:	6839      	ldr	r1, [r7, #0]
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f000 f962 	bl	800801e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2202      	movs	r2, #2
 8007d5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007d62:	e065      	b.n	8007e30 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f000 fa25 	bl	80081b4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2203      	movs	r2, #3
 8007d6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007d72:	e05d      	b.n	8007e30 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 fa1d 	bl	80081b4 <USBD_CtlSendStatus>
      break;
 8007d7a:	e059      	b.n	8007e30 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007d7c:	4b2f      	ldr	r3, [pc, #188]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d112      	bne.n	8007daa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2202      	movs	r2, #2
 8007d88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007d8c:	4b2b      	ldr	r3, [pc, #172]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	461a      	mov	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007d96:	4b29      	ldr	r3, [pc, #164]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f7fe ffd2 	bl	8006d46 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fa06 	bl	80081b4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007da8:	e042      	b.n	8007e30 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007daa:	4b24      	ldr	r3, [pc, #144]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007dac:	781b      	ldrb	r3, [r3, #0]
 8007dae:	461a      	mov	r2, r3
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d02a      	beq.n	8007e0e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	4619      	mov	r1, r3
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f7fe ffc0 	bl	8006d46 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	461a      	mov	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7fe ff99 	bl	8006d0e <USBD_SetClassConfig>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007de0:	7bfb      	ldrb	r3, [r7, #15]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d00f      	beq.n	8007e06 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007de6:	6839      	ldr	r1, [r7, #0]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 f918 	bl	800801e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	4619      	mov	r1, r3
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f7fe ffa5 	bl	8006d46 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2202      	movs	r2, #2
 8007e00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007e04:	e014      	b.n	8007e30 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f9d4 	bl	80081b4 <USBD_CtlSendStatus>
      break;
 8007e0c:	e010      	b.n	8007e30 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f9d0 	bl	80081b4 <USBD_CtlSendStatus>
      break;
 8007e14:	e00c      	b.n	8007e30 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007e16:	6839      	ldr	r1, [r7, #0]
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 f900 	bl	800801e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007e1e:	4b07      	ldr	r3, [pc, #28]	@ (8007e3c <USBD_SetConfig+0x150>)
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	4619      	mov	r1, r3
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f7fe ff8e 	bl	8006d46 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	73fb      	strb	r3, [r7, #15]
      break;
 8007e2e:	bf00      	nop
  }

  return ret;
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3710      	adds	r7, #16
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	200004bc 	.word	0x200004bc

08007e40 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b082      	sub	sp, #8
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	88db      	ldrh	r3, [r3, #6]
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d004      	beq.n	8007e5c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007e52:	6839      	ldr	r1, [r7, #0]
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f8e2 	bl	800801e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007e5a:	e023      	b.n	8007ea4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	dc02      	bgt.n	8007e6e <USBD_GetConfig+0x2e>
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	dc03      	bgt.n	8007e74 <USBD_GetConfig+0x34>
 8007e6c:	e015      	b.n	8007e9a <USBD_GetConfig+0x5a>
 8007e6e:	2b03      	cmp	r3, #3
 8007e70:	d00b      	beq.n	8007e8a <USBD_GetConfig+0x4a>
 8007e72:	e012      	b.n	8007e9a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	3308      	adds	r3, #8
 8007e7e:	2201      	movs	r2, #1
 8007e80:	4619      	mov	r1, r3
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f93c 	bl	8008100 <USBD_CtlSendData>
        break;
 8007e88:	e00c      	b.n	8007ea4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	3304      	adds	r3, #4
 8007e8e:	2201      	movs	r2, #1
 8007e90:	4619      	mov	r1, r3
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 f934 	bl	8008100 <USBD_CtlSendData>
        break;
 8007e98:	e004      	b.n	8007ea4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007e9a:	6839      	ldr	r1, [r7, #0]
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f8be 	bl	800801e <USBD_CtlError>
        break;
 8007ea2:	bf00      	nop
}
 8007ea4:	bf00      	nop
 8007ea6:	3708      	adds	r7, #8
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	3b01      	subs	r3, #1
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	d81e      	bhi.n	8007f02 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	88db      	ldrh	r3, [r3, #6]
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	d004      	beq.n	8007ed6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007ecc:	6839      	ldr	r1, [r7, #0]
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 f8a5 	bl	800801e <USBD_CtlError>
        break;
 8007ed4:	e01a      	b.n	8007f0c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d005      	beq.n	8007ef2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	f043 0202 	orr.w	r2, r3, #2
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	330c      	adds	r3, #12
 8007ef6:	2202      	movs	r2, #2
 8007ef8:	4619      	mov	r1, r3
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 f900 	bl	8008100 <USBD_CtlSendData>
      break;
 8007f00:	e004      	b.n	8007f0c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f88a 	bl	800801e <USBD_CtlError>
      break;
 8007f0a:	bf00      	nop
  }
}
 8007f0c:	bf00      	nop
 8007f0e:	3708      	adds	r7, #8
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b082      	sub	sp, #8
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	885b      	ldrh	r3, [r3, #2]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d107      	bne.n	8007f36 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2201      	movs	r2, #1
 8007f2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f940 	bl	80081b4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007f34:	e013      	b.n	8007f5e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	885b      	ldrh	r3, [r3, #2]
 8007f3a:	2b02      	cmp	r3, #2
 8007f3c:	d10b      	bne.n	8007f56 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	889b      	ldrh	r3, [r3, #4]
 8007f42:	0a1b      	lsrs	r3, r3, #8
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 f930 	bl	80081b4 <USBD_CtlSendStatus>
}
 8007f54:	e003      	b.n	8007f5e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007f56:	6839      	ldr	r1, [r7, #0]
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 f860 	bl	800801e <USBD_CtlError>
}
 8007f5e:	bf00      	nop
 8007f60:	3708      	adds	r7, #8
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b082      	sub	sp, #8
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
 8007f6e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d80b      	bhi.n	8007f96 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	885b      	ldrh	r3, [r3, #2]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d10c      	bne.n	8007fa0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 f910 	bl	80081b4 <USBD_CtlSendStatus>
      }
      break;
 8007f94:	e004      	b.n	8007fa0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007f96:	6839      	ldr	r1, [r7, #0]
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 f840 	bl	800801e <USBD_CtlError>
      break;
 8007f9e:	e000      	b.n	8007fa2 <USBD_ClrFeature+0x3c>
      break;
 8007fa0:	bf00      	nop
  }
}
 8007fa2:	bf00      	nop
 8007fa4:	3708      	adds	r7, #8
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b084      	sub	sp, #16
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
 8007fb2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	781a      	ldrb	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	781a      	ldrb	r2, [r3, #0]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007fd4:	68f8      	ldr	r0, [r7, #12]
 8007fd6:	f7ff fa40 	bl	800745a <SWAPBYTE>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	461a      	mov	r2, r3
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	3301      	adds	r3, #1
 8007fec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007fee:	68f8      	ldr	r0, [r7, #12]
 8007ff0:	f7ff fa33 	bl	800745a <SWAPBYTE>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	3301      	adds	r3, #1
 8008000:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	3301      	adds	r3, #1
 8008006:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f7ff fa26 	bl	800745a <SWAPBYTE>
 800800e:	4603      	mov	r3, r0
 8008010:	461a      	mov	r2, r3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	80da      	strh	r2, [r3, #6]
}
 8008016:	bf00      	nop
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b082      	sub	sp, #8
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008028:	2180      	movs	r1, #128	@ 0x80
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 fce0 	bl	80089f0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008030:	2100      	movs	r1, #0
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 fcdc 	bl	80089f0 <USBD_LL_StallEP>
}
 8008038:	bf00      	nop
 800803a:	3708      	adds	r7, #8
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800804c:	2300      	movs	r3, #0
 800804e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d036      	beq.n	80080c4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800805a:	6938      	ldr	r0, [r7, #16]
 800805c:	f000 f836 	bl	80080cc <USBD_GetLen>
 8008060:	4603      	mov	r3, r0
 8008062:	3301      	adds	r3, #1
 8008064:	b29b      	uxth	r3, r3
 8008066:	005b      	lsls	r3, r3, #1
 8008068:	b29a      	uxth	r2, r3
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800806e:	7dfb      	ldrb	r3, [r7, #23]
 8008070:	68ba      	ldr	r2, [r7, #8]
 8008072:	4413      	add	r3, r2
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	7812      	ldrb	r2, [r2, #0]
 8008078:	701a      	strb	r2, [r3, #0]
  idx++;
 800807a:	7dfb      	ldrb	r3, [r7, #23]
 800807c:	3301      	adds	r3, #1
 800807e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008080:	7dfb      	ldrb	r3, [r7, #23]
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	4413      	add	r3, r2
 8008086:	2203      	movs	r2, #3
 8008088:	701a      	strb	r2, [r3, #0]
  idx++;
 800808a:	7dfb      	ldrb	r3, [r7, #23]
 800808c:	3301      	adds	r3, #1
 800808e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008090:	e013      	b.n	80080ba <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008092:	7dfb      	ldrb	r3, [r7, #23]
 8008094:	68ba      	ldr	r2, [r7, #8]
 8008096:	4413      	add	r3, r2
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	7812      	ldrb	r2, [r2, #0]
 800809c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	3301      	adds	r3, #1
 80080a2:	613b      	str	r3, [r7, #16]
    idx++;
 80080a4:	7dfb      	ldrb	r3, [r7, #23]
 80080a6:	3301      	adds	r3, #1
 80080a8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80080aa:	7dfb      	ldrb	r3, [r7, #23]
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	4413      	add	r3, r2
 80080b0:	2200      	movs	r2, #0
 80080b2:	701a      	strb	r2, [r3, #0]
    idx++;
 80080b4:	7dfb      	ldrb	r3, [r7, #23]
 80080b6:	3301      	adds	r3, #1
 80080b8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d1e7      	bne.n	8008092 <USBD_GetString+0x52>
 80080c2:	e000      	b.n	80080c6 <USBD_GetString+0x86>
    return;
 80080c4:	bf00      	nop
  }
}
 80080c6:	3718      	adds	r7, #24
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b085      	sub	sp, #20
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80080d4:	2300      	movs	r3, #0
 80080d6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80080dc:	e005      	b.n	80080ea <USBD_GetLen+0x1e>
  {
    len++;
 80080de:	7bfb      	ldrb	r3, [r7, #15]
 80080e0:	3301      	adds	r3, #1
 80080e2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	3301      	adds	r3, #1
 80080e8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d1f5      	bne.n	80080de <USBD_GetLen+0x12>
  }

  return len;
 80080f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3714      	adds	r7, #20
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b084      	sub	sp, #16
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2202      	movs	r2, #2
 8008110:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	68ba      	ldr	r2, [r7, #8]
 8008124:	2100      	movs	r1, #0
 8008126:	68f8      	ldr	r0, [r7, #12]
 8008128:	f000 fceb 	bl	8008b02 <USBD_LL_Transmit>

  return USBD_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b084      	sub	sp, #16
 800813a:	af00      	add	r7, sp, #0
 800813c:	60f8      	str	r0, [r7, #12]
 800813e:	60b9      	str	r1, [r7, #8]
 8008140:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	68ba      	ldr	r2, [r7, #8]
 8008146:	2100      	movs	r1, #0
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f000 fcda 	bl	8008b02 <USBD_LL_Transmit>

  return USBD_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	3710      	adds	r7, #16
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2203      	movs	r2, #3
 8008168:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	68ba      	ldr	r2, [r7, #8]
 8008180:	2100      	movs	r1, #0
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f000 fcde 	bl	8008b44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008192:	b580      	push	{r7, lr}
 8008194:	b084      	sub	sp, #16
 8008196:	af00      	add	r7, sp, #0
 8008198:	60f8      	str	r0, [r7, #12]
 800819a:	60b9      	str	r1, [r7, #8]
 800819c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	68ba      	ldr	r2, [r7, #8]
 80081a2:	2100      	movs	r1, #0
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f000 fccd 	bl	8008b44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80081aa:	2300      	movs	r3, #0
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2204      	movs	r2, #4
 80081c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80081c4:	2300      	movs	r3, #0
 80081c6:	2200      	movs	r2, #0
 80081c8:	2100      	movs	r1, #0
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 fc99 	bl	8008b02 <USBD_LL_Transmit>

  return USBD_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b082      	sub	sp, #8
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2205      	movs	r2, #5
 80081e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081ea:	2300      	movs	r3, #0
 80081ec:	2200      	movs	r2, #0
 80081ee:	2100      	movs	r1, #0
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 fca7 	bl	8008b44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80081f6:	2300      	movs	r3, #0
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008204:	2200      	movs	r2, #0
 8008206:	4912      	ldr	r1, [pc, #72]	@ (8008250 <MX_USB_DEVICE_Init+0x50>)
 8008208:	4812      	ldr	r0, [pc, #72]	@ (8008254 <MX_USB_DEVICE_Init+0x54>)
 800820a:	f7fe fd03 	bl	8006c14 <USBD_Init>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d001      	beq.n	8008218 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008214:	f7f8 fb14 	bl	8000840 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008218:	490f      	ldr	r1, [pc, #60]	@ (8008258 <MX_USB_DEVICE_Init+0x58>)
 800821a:	480e      	ldr	r0, [pc, #56]	@ (8008254 <MX_USB_DEVICE_Init+0x54>)
 800821c:	f7fe fd2a 	bl	8006c74 <USBD_RegisterClass>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008226:	f7f8 fb0b 	bl	8000840 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800822a:	490c      	ldr	r1, [pc, #48]	@ (800825c <MX_USB_DEVICE_Init+0x5c>)
 800822c:	4809      	ldr	r0, [pc, #36]	@ (8008254 <MX_USB_DEVICE_Init+0x54>)
 800822e:	f7fe fc21 	bl	8006a74 <USBD_CDC_RegisterInterface>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d001      	beq.n	800823c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008238:	f7f8 fb02 	bl	8000840 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800823c:	4805      	ldr	r0, [pc, #20]	@ (8008254 <MX_USB_DEVICE_Init+0x54>)
 800823e:	f7fe fd4f 	bl	8006ce0 <USBD_Start>
 8008242:	4603      	mov	r3, r0
 8008244:	2b00      	cmp	r3, #0
 8008246:	d001      	beq.n	800824c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008248:	f7f8 fafa 	bl	8000840 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800824c:	bf00      	nop
 800824e:	bd80      	pop	{r7, pc}
 8008250:	200000ac 	.word	0x200000ac
 8008254:	200004c0 	.word	0x200004c0
 8008258:	20000018 	.word	0x20000018
 800825c:	20000098 	.word	0x20000098

08008260 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008264:	2200      	movs	r2, #0
 8008266:	4905      	ldr	r1, [pc, #20]	@ (800827c <CDC_Init_FS+0x1c>)
 8008268:	4805      	ldr	r0, [pc, #20]	@ (8008280 <CDC_Init_FS+0x20>)
 800826a:	f7fe fc1d 	bl	8006aa8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800826e:	4905      	ldr	r1, [pc, #20]	@ (8008284 <CDC_Init_FS+0x24>)
 8008270:	4803      	ldr	r0, [pc, #12]	@ (8008280 <CDC_Init_FS+0x20>)
 8008272:	f7fe fc3b 	bl	8006aec <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008276:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008278:	4618      	mov	r0, r3
 800827a:	bd80      	pop	{r7, pc}
 800827c:	20000f9c 	.word	0x20000f9c
 8008280:	200004c0 	.word	0x200004c0
 8008284:	2000079c 	.word	0x2000079c

08008288 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008288:	b480      	push	{r7}
 800828a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800828c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800828e:	4618      	mov	r0, r3
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	4603      	mov	r3, r0
 80082a0:	6039      	str	r1, [r7, #0]
 80082a2:	71fb      	strb	r3, [r7, #7]
 80082a4:	4613      	mov	r3, r2
 80082a6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80082a8:	79fb      	ldrb	r3, [r7, #7]
 80082aa:	2b23      	cmp	r3, #35	@ 0x23
 80082ac:	d84a      	bhi.n	8008344 <CDC_Control_FS+0xac>
 80082ae:	a201      	add	r2, pc, #4	@ (adr r2, 80082b4 <CDC_Control_FS+0x1c>)
 80082b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b4:	08008345 	.word	0x08008345
 80082b8:	08008345 	.word	0x08008345
 80082bc:	08008345 	.word	0x08008345
 80082c0:	08008345 	.word	0x08008345
 80082c4:	08008345 	.word	0x08008345
 80082c8:	08008345 	.word	0x08008345
 80082cc:	08008345 	.word	0x08008345
 80082d0:	08008345 	.word	0x08008345
 80082d4:	08008345 	.word	0x08008345
 80082d8:	08008345 	.word	0x08008345
 80082dc:	08008345 	.word	0x08008345
 80082e0:	08008345 	.word	0x08008345
 80082e4:	08008345 	.word	0x08008345
 80082e8:	08008345 	.word	0x08008345
 80082ec:	08008345 	.word	0x08008345
 80082f0:	08008345 	.word	0x08008345
 80082f4:	08008345 	.word	0x08008345
 80082f8:	08008345 	.word	0x08008345
 80082fc:	08008345 	.word	0x08008345
 8008300:	08008345 	.word	0x08008345
 8008304:	08008345 	.word	0x08008345
 8008308:	08008345 	.word	0x08008345
 800830c:	08008345 	.word	0x08008345
 8008310:	08008345 	.word	0x08008345
 8008314:	08008345 	.word	0x08008345
 8008318:	08008345 	.word	0x08008345
 800831c:	08008345 	.word	0x08008345
 8008320:	08008345 	.word	0x08008345
 8008324:	08008345 	.word	0x08008345
 8008328:	08008345 	.word	0x08008345
 800832c:	08008345 	.word	0x08008345
 8008330:	08008345 	.word	0x08008345
 8008334:	08008345 	.word	0x08008345
 8008338:	08008345 	.word	0x08008345
 800833c:	08008345 	.word	0x08008345
 8008340:	08008345 	.word	0x08008345
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008344:	bf00      	nop
  }

  return (USBD_OK);
 8008346:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008348:	4618      	mov	r0, r3
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b082      	sub	sp, #8
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800835e:	6879      	ldr	r1, [r7, #4]
 8008360:	4805      	ldr	r0, [pc, #20]	@ (8008378 <CDC_Receive_FS+0x24>)
 8008362:	f7fe fbc3 	bl	8006aec <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008366:	4804      	ldr	r0, [pc, #16]	@ (8008378 <CDC_Receive_FS+0x24>)
 8008368:	f7fe fc1e 	bl	8006ba8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800836c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800836e:	4618      	mov	r0, r3
 8008370:	3708      	adds	r7, #8
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	200004c0 	.word	0x200004c0

0800837c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b084      	sub	sp, #16
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	460b      	mov	r3, r1
 8008386:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008388:	2300      	movs	r3, #0
 800838a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800838c:	4b0d      	ldr	r3, [pc, #52]	@ (80083c4 <CDC_Transmit_FS+0x48>)
 800838e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008392:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800839a:	2b00      	cmp	r3, #0
 800839c:	d001      	beq.n	80083a2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800839e:	2301      	movs	r3, #1
 80083a0:	e00b      	b.n	80083ba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80083a2:	887b      	ldrh	r3, [r7, #2]
 80083a4:	461a      	mov	r2, r3
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	4806      	ldr	r0, [pc, #24]	@ (80083c4 <CDC_Transmit_FS+0x48>)
 80083aa:	f7fe fb7d 	bl	8006aa8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80083ae:	4805      	ldr	r0, [pc, #20]	@ (80083c4 <CDC_Transmit_FS+0x48>)
 80083b0:	f7fe fbba 	bl	8006b28 <USBD_CDC_TransmitPacket>
 80083b4:	4603      	mov	r3, r0
 80083b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80083b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3710      	adds	r7, #16
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	200004c0 	.word	0x200004c0

080083c8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b087      	sub	sp, #28
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	4613      	mov	r3, r2
 80083d4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80083d6:	2300      	movs	r3, #0
 80083d8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80083da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	371c      	adds	r7, #28
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
	...

080083ec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	4603      	mov	r3, r0
 80083f4:	6039      	str	r1, [r7, #0]
 80083f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	2212      	movs	r2, #18
 80083fc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80083fe:	4b03      	ldr	r3, [pc, #12]	@ (800840c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008400:	4618      	mov	r0, r3
 8008402:	370c      	adds	r7, #12
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr
 800840c:	200000c8 	.word	0x200000c8

08008410 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	6039      	str	r1, [r7, #0]
 800841a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	2204      	movs	r2, #4
 8008420:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008422:	4b03      	ldr	r3, [pc, #12]	@ (8008430 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008424:	4618      	mov	r0, r3
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	200000dc 	.word	0x200000dc

08008434 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	4603      	mov	r3, r0
 800843c:	6039      	str	r1, [r7, #0]
 800843e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008440:	79fb      	ldrb	r3, [r7, #7]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d105      	bne.n	8008452 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	4907      	ldr	r1, [pc, #28]	@ (8008468 <USBD_FS_ProductStrDescriptor+0x34>)
 800844a:	4808      	ldr	r0, [pc, #32]	@ (800846c <USBD_FS_ProductStrDescriptor+0x38>)
 800844c:	f7ff fdf8 	bl	8008040 <USBD_GetString>
 8008450:	e004      	b.n	800845c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	4904      	ldr	r1, [pc, #16]	@ (8008468 <USBD_FS_ProductStrDescriptor+0x34>)
 8008456:	4805      	ldr	r0, [pc, #20]	@ (800846c <USBD_FS_ProductStrDescriptor+0x38>)
 8008458:	f7ff fdf2 	bl	8008040 <USBD_GetString>
  }
  return USBD_StrDesc;
 800845c:	4b02      	ldr	r3, [pc, #8]	@ (8008468 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800845e:	4618      	mov	r0, r3
 8008460:	3708      	adds	r7, #8
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	2000179c 	.word	0x2000179c
 800846c:	08009764 	.word	0x08009764

08008470 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
 8008476:	4603      	mov	r3, r0
 8008478:	6039      	str	r1, [r7, #0]
 800847a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	4904      	ldr	r1, [pc, #16]	@ (8008490 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008480:	4804      	ldr	r0, [pc, #16]	@ (8008494 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008482:	f7ff fddd 	bl	8008040 <USBD_GetString>
  return USBD_StrDesc;
 8008486:	4b02      	ldr	r3, [pc, #8]	@ (8008490 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008488:	4618      	mov	r0, r3
 800848a:	3708      	adds	r7, #8
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	2000179c 	.word	0x2000179c
 8008494:	0800977c 	.word	0x0800977c

08008498 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b082      	sub	sp, #8
 800849c:	af00      	add	r7, sp, #0
 800849e:	4603      	mov	r3, r0
 80084a0:	6039      	str	r1, [r7, #0]
 80084a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	221a      	movs	r2, #26
 80084a8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80084aa:	f000 f843 	bl	8008534 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80084ae:	4b02      	ldr	r3, [pc, #8]	@ (80084b8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3708      	adds	r7, #8
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	200000e0 	.word	0x200000e0

080084bc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	4603      	mov	r3, r0
 80084c4:	6039      	str	r1, [r7, #0]
 80084c6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80084c8:	79fb      	ldrb	r3, [r7, #7]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d105      	bne.n	80084da <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80084ce:	683a      	ldr	r2, [r7, #0]
 80084d0:	4907      	ldr	r1, [pc, #28]	@ (80084f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80084d2:	4808      	ldr	r0, [pc, #32]	@ (80084f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80084d4:	f7ff fdb4 	bl	8008040 <USBD_GetString>
 80084d8:	e004      	b.n	80084e4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80084da:	683a      	ldr	r2, [r7, #0]
 80084dc:	4904      	ldr	r1, [pc, #16]	@ (80084f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80084de:	4805      	ldr	r0, [pc, #20]	@ (80084f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80084e0:	f7ff fdae 	bl	8008040 <USBD_GetString>
  }
  return USBD_StrDesc;
 80084e4:	4b02      	ldr	r3, [pc, #8]	@ (80084f0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	2000179c 	.word	0x2000179c
 80084f4:	08009790 	.word	0x08009790

080084f8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	4603      	mov	r3, r0
 8008500:	6039      	str	r1, [r7, #0]
 8008502:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008504:	79fb      	ldrb	r3, [r7, #7]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d105      	bne.n	8008516 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	4907      	ldr	r1, [pc, #28]	@ (800852c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800850e:	4808      	ldr	r0, [pc, #32]	@ (8008530 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008510:	f7ff fd96 	bl	8008040 <USBD_GetString>
 8008514:	e004      	b.n	8008520 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	4904      	ldr	r1, [pc, #16]	@ (800852c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800851a:	4805      	ldr	r0, [pc, #20]	@ (8008530 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800851c:	f7ff fd90 	bl	8008040 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008520:	4b02      	ldr	r3, [pc, #8]	@ (800852c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008522:	4618      	mov	r0, r3
 8008524:	3708      	adds	r7, #8
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	2000179c 	.word	0x2000179c
 8008530:	0800979c 	.word	0x0800979c

08008534 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800853a:	4b0f      	ldr	r3, [pc, #60]	@ (8008578 <Get_SerialNum+0x44>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008540:	4b0e      	ldr	r3, [pc, #56]	@ (800857c <Get_SerialNum+0x48>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008546:	4b0e      	ldr	r3, [pc, #56]	@ (8008580 <Get_SerialNum+0x4c>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4413      	add	r3, r2
 8008552:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d009      	beq.n	800856e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800855a:	2208      	movs	r2, #8
 800855c:	4909      	ldr	r1, [pc, #36]	@ (8008584 <Get_SerialNum+0x50>)
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f000 f814 	bl	800858c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008564:	2204      	movs	r2, #4
 8008566:	4908      	ldr	r1, [pc, #32]	@ (8008588 <Get_SerialNum+0x54>)
 8008568:	68b8      	ldr	r0, [r7, #8]
 800856a:	f000 f80f 	bl	800858c <IntToUnicode>
  }
}
 800856e:	bf00      	nop
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	1fff7a10 	.word	0x1fff7a10
 800857c:	1fff7a14 	.word	0x1fff7a14
 8008580:	1fff7a18 	.word	0x1fff7a18
 8008584:	200000e2 	.word	0x200000e2
 8008588:	200000f2 	.word	0x200000f2

0800858c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800858c:	b480      	push	{r7}
 800858e:	b087      	sub	sp, #28
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	4613      	mov	r3, r2
 8008598:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800859a:	2300      	movs	r3, #0
 800859c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800859e:	2300      	movs	r3, #0
 80085a0:	75fb      	strb	r3, [r7, #23]
 80085a2:	e027      	b.n	80085f4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	0f1b      	lsrs	r3, r3, #28
 80085a8:	2b09      	cmp	r3, #9
 80085aa:	d80b      	bhi.n	80085c4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	0f1b      	lsrs	r3, r3, #28
 80085b0:	b2da      	uxtb	r2, r3
 80085b2:	7dfb      	ldrb	r3, [r7, #23]
 80085b4:	005b      	lsls	r3, r3, #1
 80085b6:	4619      	mov	r1, r3
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	440b      	add	r3, r1
 80085bc:	3230      	adds	r2, #48	@ 0x30
 80085be:	b2d2      	uxtb	r2, r2
 80085c0:	701a      	strb	r2, [r3, #0]
 80085c2:	e00a      	b.n	80085da <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	0f1b      	lsrs	r3, r3, #28
 80085c8:	b2da      	uxtb	r2, r3
 80085ca:	7dfb      	ldrb	r3, [r7, #23]
 80085cc:	005b      	lsls	r3, r3, #1
 80085ce:	4619      	mov	r1, r3
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	440b      	add	r3, r1
 80085d4:	3237      	adds	r2, #55	@ 0x37
 80085d6:	b2d2      	uxtb	r2, r2
 80085d8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	011b      	lsls	r3, r3, #4
 80085de:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80085e0:	7dfb      	ldrb	r3, [r7, #23]
 80085e2:	005b      	lsls	r3, r3, #1
 80085e4:	3301      	adds	r3, #1
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	4413      	add	r3, r2
 80085ea:	2200      	movs	r2, #0
 80085ec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80085ee:	7dfb      	ldrb	r3, [r7, #23]
 80085f0:	3301      	adds	r3, #1
 80085f2:	75fb      	strb	r3, [r7, #23]
 80085f4:	7dfa      	ldrb	r2, [r7, #23]
 80085f6:	79fb      	ldrb	r3, [r7, #7]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d3d3      	bcc.n	80085a4 <IntToUnicode+0x18>
  }
}
 80085fc:	bf00      	nop
 80085fe:	bf00      	nop
 8008600:	371c      	adds	r7, #28
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
	...

0800860c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b08a      	sub	sp, #40	@ 0x28
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008614:	f107 0314 	add.w	r3, r7, #20
 8008618:	2200      	movs	r2, #0
 800861a:	601a      	str	r2, [r3, #0]
 800861c:	605a      	str	r2, [r3, #4]
 800861e:	609a      	str	r2, [r3, #8]
 8008620:	60da      	str	r2, [r3, #12]
 8008622:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800862c:	d13a      	bne.n	80086a4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800862e:	2300      	movs	r3, #0
 8008630:	613b      	str	r3, [r7, #16]
 8008632:	4b1e      	ldr	r3, [pc, #120]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 8008634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008636:	4a1d      	ldr	r2, [pc, #116]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 8008638:	f043 0301 	orr.w	r3, r3, #1
 800863c:	6313      	str	r3, [r2, #48]	@ 0x30
 800863e:	4b1b      	ldr	r3, [pc, #108]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 8008640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008642:	f003 0301 	and.w	r3, r3, #1
 8008646:	613b      	str	r3, [r7, #16]
 8008648:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800864a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800864e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008650:	2302      	movs	r3, #2
 8008652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008654:	2300      	movs	r3, #0
 8008656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008658:	2303      	movs	r3, #3
 800865a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800865c:	230a      	movs	r3, #10
 800865e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008660:	f107 0314 	add.w	r3, r7, #20
 8008664:	4619      	mov	r1, r3
 8008666:	4812      	ldr	r0, [pc, #72]	@ (80086b0 <HAL_PCD_MspInit+0xa4>)
 8008668:	f7f9 fa58 	bl	8001b1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800866c:	4b0f      	ldr	r3, [pc, #60]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 800866e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008670:	4a0e      	ldr	r2, [pc, #56]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 8008672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008676:	6353      	str	r3, [r2, #52]	@ 0x34
 8008678:	2300      	movs	r3, #0
 800867a:	60fb      	str	r3, [r7, #12]
 800867c:	4b0b      	ldr	r3, [pc, #44]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 800867e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008680:	4a0a      	ldr	r2, [pc, #40]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 8008682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008686:	6453      	str	r3, [r2, #68]	@ 0x44
 8008688:	4b08      	ldr	r3, [pc, #32]	@ (80086ac <HAL_PCD_MspInit+0xa0>)
 800868a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800868c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008690:	60fb      	str	r3, [r7, #12]
 8008692:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008694:	2200      	movs	r2, #0
 8008696:	2100      	movs	r1, #0
 8008698:	2043      	movs	r0, #67	@ 0x43
 800869a:	f7f8 ff1e 	bl	80014da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800869e:	2043      	movs	r0, #67	@ 0x43
 80086a0:	f7f8 ff37 	bl	8001512 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80086a4:	bf00      	nop
 80086a6:	3728      	adds	r7, #40	@ 0x28
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}
 80086ac:	40023800 	.word	0x40023800
 80086b0:	40020000 	.word	0x40020000

080086b4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80086c8:	4619      	mov	r1, r3
 80086ca:	4610      	mov	r0, r2
 80086cc:	f7fe fb55 	bl	8006d7a <USBD_LL_SetupStage>
}
 80086d0:	bf00      	nop
 80086d2:	3708      	adds	r7, #8
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	460b      	mov	r3, r1
 80086e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80086ea:	78fa      	ldrb	r2, [r7, #3]
 80086ec:	6879      	ldr	r1, [r7, #4]
 80086ee:	4613      	mov	r3, r2
 80086f0:	00db      	lsls	r3, r3, #3
 80086f2:	4413      	add	r3, r2
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	440b      	add	r3, r1
 80086f8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	78fb      	ldrb	r3, [r7, #3]
 8008700:	4619      	mov	r1, r3
 8008702:	f7fe fb8f 	bl	8006e24 <USBD_LL_DataOutStage>
}
 8008706:	bf00      	nop
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b082      	sub	sp, #8
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	460b      	mov	r3, r1
 8008718:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008720:	78fa      	ldrb	r2, [r7, #3]
 8008722:	6879      	ldr	r1, [r7, #4]
 8008724:	4613      	mov	r3, r2
 8008726:	00db      	lsls	r3, r3, #3
 8008728:	4413      	add	r3, r2
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	440b      	add	r3, r1
 800872e:	3320      	adds	r3, #32
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	78fb      	ldrb	r3, [r7, #3]
 8008734:	4619      	mov	r1, r3
 8008736:	f7fe fc28 	bl	8006f8a <USBD_LL_DataInStage>
}
 800873a:	bf00      	nop
 800873c:	3708      	adds	r7, #8
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}

08008742 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008742:	b580      	push	{r7, lr}
 8008744:	b082      	sub	sp, #8
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008750:	4618      	mov	r0, r3
 8008752:	f7fe fd62 	bl	800721a <USBD_LL_SOF>
}
 8008756:	bf00      	nop
 8008758:	3708      	adds	r7, #8
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}

0800875e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800875e:	b580      	push	{r7, lr}
 8008760:	b084      	sub	sp, #16
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008766:	2301      	movs	r3, #1
 8008768:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	79db      	ldrb	r3, [r3, #7]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d102      	bne.n	8008778 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008772:	2300      	movs	r3, #0
 8008774:	73fb      	strb	r3, [r7, #15]
 8008776:	e008      	b.n	800878a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	79db      	ldrb	r3, [r3, #7]
 800877c:	2b02      	cmp	r3, #2
 800877e:	d102      	bne.n	8008786 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008780:	2301      	movs	r3, #1
 8008782:	73fb      	strb	r3, [r7, #15]
 8008784:	e001      	b.n	800878a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008786:	f7f8 f85b 	bl	8000840 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008790:	7bfa      	ldrb	r2, [r7, #15]
 8008792:	4611      	mov	r1, r2
 8008794:	4618      	mov	r0, r3
 8008796:	f7fe fcfc 	bl	8007192 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80087a0:	4618      	mov	r0, r3
 80087a2:	f7fe fca4 	bl	80070ee <USBD_LL_Reset>
}
 80087a6:	bf00      	nop
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
	...

080087b0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80087be:	4618      	mov	r0, r3
 80087c0:	f7fe fcf7 	bl	80071b2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	6812      	ldr	r2, [r2, #0]
 80087d2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80087d6:	f043 0301 	orr.w	r3, r3, #1
 80087da:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	7adb      	ldrb	r3, [r3, #11]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d005      	beq.n	80087f0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80087e4:	4b04      	ldr	r3, [pc, #16]	@ (80087f8 <HAL_PCD_SuspendCallback+0x48>)
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	4a03      	ldr	r2, [pc, #12]	@ (80087f8 <HAL_PCD_SuspendCallback+0x48>)
 80087ea:	f043 0306 	orr.w	r3, r3, #6
 80087ee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80087f0:	bf00      	nop
 80087f2:	3708      	adds	r7, #8
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	e000ed00 	.word	0xe000ed00

080087fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800880a:	4618      	mov	r0, r3
 800880c:	f7fe fced 	bl	80071ea <USBD_LL_Resume>
}
 8008810:	bf00      	nop
 8008812:	3708      	adds	r7, #8
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	460b      	mov	r3, r1
 8008822:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800882a:	78fa      	ldrb	r2, [r7, #3]
 800882c:	4611      	mov	r1, r2
 800882e:	4618      	mov	r0, r3
 8008830:	f7fe fd45 	bl	80072be <USBD_LL_IsoOUTIncomplete>
}
 8008834:	bf00      	nop
 8008836:	3708      	adds	r7, #8
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	460b      	mov	r3, r1
 8008846:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800884e:	78fa      	ldrb	r2, [r7, #3]
 8008850:	4611      	mov	r1, r2
 8008852:	4618      	mov	r0, r3
 8008854:	f7fe fd01 	bl	800725a <USBD_LL_IsoINIncomplete>
}
 8008858:	bf00      	nop
 800885a:	3708      	adds	r7, #8
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800886e:	4618      	mov	r0, r3
 8008870:	f7fe fd57 	bl	8007322 <USBD_LL_DevConnected>
}
 8008874:	bf00      	nop
 8008876:	3708      	adds	r7, #8
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b082      	sub	sp, #8
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800888a:	4618      	mov	r0, r3
 800888c:	f7fe fd54 	bl	8007338 <USBD_LL_DevDisconnected>
}
 8008890:	bf00      	nop
 8008892:	3708      	adds	r7, #8
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d13c      	bne.n	8008922 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80088a8:	4a20      	ldr	r2, [pc, #128]	@ (800892c <USBD_LL_Init+0x94>)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a1e      	ldr	r2, [pc, #120]	@ (800892c <USBD_LL_Init+0x94>)
 80088b4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80088b8:	4b1c      	ldr	r3, [pc, #112]	@ (800892c <USBD_LL_Init+0x94>)
 80088ba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80088be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80088c0:	4b1a      	ldr	r3, [pc, #104]	@ (800892c <USBD_LL_Init+0x94>)
 80088c2:	2204      	movs	r2, #4
 80088c4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80088c6:	4b19      	ldr	r3, [pc, #100]	@ (800892c <USBD_LL_Init+0x94>)
 80088c8:	2202      	movs	r2, #2
 80088ca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80088cc:	4b17      	ldr	r3, [pc, #92]	@ (800892c <USBD_LL_Init+0x94>)
 80088ce:	2200      	movs	r2, #0
 80088d0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80088d2:	4b16      	ldr	r3, [pc, #88]	@ (800892c <USBD_LL_Init+0x94>)
 80088d4:	2202      	movs	r2, #2
 80088d6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80088d8:	4b14      	ldr	r3, [pc, #80]	@ (800892c <USBD_LL_Init+0x94>)
 80088da:	2201      	movs	r2, #1
 80088dc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80088de:	4b13      	ldr	r3, [pc, #76]	@ (800892c <USBD_LL_Init+0x94>)
 80088e0:	2200      	movs	r2, #0
 80088e2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80088e4:	4b11      	ldr	r3, [pc, #68]	@ (800892c <USBD_LL_Init+0x94>)
 80088e6:	2200      	movs	r2, #0
 80088e8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80088ea:	4b10      	ldr	r3, [pc, #64]	@ (800892c <USBD_LL_Init+0x94>)
 80088ec:	2200      	movs	r2, #0
 80088ee:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80088f0:	4b0e      	ldr	r3, [pc, #56]	@ (800892c <USBD_LL_Init+0x94>)
 80088f2:	2200      	movs	r2, #0
 80088f4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80088f6:	480d      	ldr	r0, [pc, #52]	@ (800892c <USBD_LL_Init+0x94>)
 80088f8:	f7f9 faef 	bl	8001eda <HAL_PCD_Init>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d001      	beq.n	8008906 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008902:	f7f7 ff9d 	bl	8000840 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008906:	2180      	movs	r1, #128	@ 0x80
 8008908:	4808      	ldr	r0, [pc, #32]	@ (800892c <USBD_LL_Init+0x94>)
 800890a:	f7fa fd1a 	bl	8003342 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800890e:	2240      	movs	r2, #64	@ 0x40
 8008910:	2100      	movs	r1, #0
 8008912:	4806      	ldr	r0, [pc, #24]	@ (800892c <USBD_LL_Init+0x94>)
 8008914:	f7fa fcce 	bl	80032b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008918:	2280      	movs	r2, #128	@ 0x80
 800891a:	2101      	movs	r1, #1
 800891c:	4803      	ldr	r0, [pc, #12]	@ (800892c <USBD_LL_Init+0x94>)
 800891e:	f7fa fcc9 	bl	80032b4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3708      	adds	r7, #8
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}
 800892c:	2000199c 	.word	0x2000199c

08008930 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008938:	2300      	movs	r3, #0
 800893a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800893c:	2300      	movs	r3, #0
 800893e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008946:	4618      	mov	r0, r3
 8008948:	f7f9 fbd6 	bl	80020f8 <HAL_PCD_Start>
 800894c:	4603      	mov	r3, r0
 800894e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008950:	7bfb      	ldrb	r3, [r7, #15]
 8008952:	4618      	mov	r0, r3
 8008954:	f000 f942 	bl	8008bdc <USBD_Get_USB_Status>
 8008958:	4603      	mov	r3, r0
 800895a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800895c:	7bbb      	ldrb	r3, [r7, #14]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008966:	b580      	push	{r7, lr}
 8008968:	b084      	sub	sp, #16
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
 800896e:	4608      	mov	r0, r1
 8008970:	4611      	mov	r1, r2
 8008972:	461a      	mov	r2, r3
 8008974:	4603      	mov	r3, r0
 8008976:	70fb      	strb	r3, [r7, #3]
 8008978:	460b      	mov	r3, r1
 800897a:	70bb      	strb	r3, [r7, #2]
 800897c:	4613      	mov	r3, r2
 800897e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008980:	2300      	movs	r3, #0
 8008982:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008984:	2300      	movs	r3, #0
 8008986:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800898e:	78bb      	ldrb	r3, [r7, #2]
 8008990:	883a      	ldrh	r2, [r7, #0]
 8008992:	78f9      	ldrb	r1, [r7, #3]
 8008994:	f7fa f8aa 	bl	8002aec <HAL_PCD_EP_Open>
 8008998:	4603      	mov	r3, r0
 800899a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800899c:	7bfb      	ldrb	r3, [r7, #15]
 800899e:	4618      	mov	r0, r3
 80089a0:	f000 f91c 	bl	8008bdc <USBD_Get_USB_Status>
 80089a4:	4603      	mov	r3, r0
 80089a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}

080089b2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b084      	sub	sp, #16
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
 80089ba:	460b      	mov	r3, r1
 80089bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089be:	2300      	movs	r3, #0
 80089c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089c2:	2300      	movs	r3, #0
 80089c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80089cc:	78fa      	ldrb	r2, [r7, #3]
 80089ce:	4611      	mov	r1, r2
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fa f8f3 	bl	8002bbc <HAL_PCD_EP_Close>
 80089d6:	4603      	mov	r3, r0
 80089d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089da:	7bfb      	ldrb	r3, [r7, #15]
 80089dc:	4618      	mov	r0, r3
 80089de:	f000 f8fd 	bl	8008bdc <USBD_Get_USB_Status>
 80089e2:	4603      	mov	r3, r0
 80089e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	460b      	mov	r3, r1
 80089fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a00:	2300      	movs	r3, #0
 8008a02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008a0a:	78fa      	ldrb	r2, [r7, #3]
 8008a0c:	4611      	mov	r1, r2
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f7fa f9ab 	bl	8002d6a <HAL_PCD_EP_SetStall>
 8008a14:	4603      	mov	r3, r0
 8008a16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f000 f8de 	bl	8008bdc <USBD_Get_USB_Status>
 8008a20:	4603      	mov	r3, r0
 8008a22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a24:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3710      	adds	r7, #16
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b084      	sub	sp, #16
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
 8008a36:	460b      	mov	r3, r1
 8008a38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008a48:	78fa      	ldrb	r2, [r7, #3]
 8008a4a:	4611      	mov	r1, r2
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fa f9ef 	bl	8002e30 <HAL_PCD_EP_ClrStall>
 8008a52:	4603      	mov	r3, r0
 8008a54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a56:	7bfb      	ldrb	r3, [r7, #15]
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f000 f8bf 	bl	8008bdc <USBD_Get_USB_Status>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a62:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3710      	adds	r7, #16
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b085      	sub	sp, #20
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	460b      	mov	r3, r1
 8008a76:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008a7e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008a80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	da0b      	bge.n	8008aa0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008a88:	78fb      	ldrb	r3, [r7, #3]
 8008a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a8e:	68f9      	ldr	r1, [r7, #12]
 8008a90:	4613      	mov	r3, r2
 8008a92:	00db      	lsls	r3, r3, #3
 8008a94:	4413      	add	r3, r2
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	440b      	add	r3, r1
 8008a9a:	3316      	adds	r3, #22
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	e00b      	b.n	8008ab8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008aa0:	78fb      	ldrb	r3, [r7, #3]
 8008aa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008aa6:	68f9      	ldr	r1, [r7, #12]
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	00db      	lsls	r3, r3, #3
 8008aac:	4413      	add	r3, r2
 8008aae:	009b      	lsls	r3, r3, #2
 8008ab0:	440b      	add	r3, r1
 8008ab2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008ab6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	460b      	mov	r3, r1
 8008ace:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ade:	78fa      	ldrb	r2, [r7, #3]
 8008ae0:	4611      	mov	r1, r2
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f7f9 ffde 	bl	8002aa4 <HAL_PCD_SetAddress>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008aec:	7bfb      	ldrb	r3, [r7, #15]
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 f874 	bl	8008bdc <USBD_Get_USB_Status>
 8008af4:	4603      	mov	r3, r0
 8008af6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008af8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b086      	sub	sp, #24
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	60f8      	str	r0, [r7, #12]
 8008b0a:	607a      	str	r2, [r7, #4]
 8008b0c:	603b      	str	r3, [r7, #0]
 8008b0e:	460b      	mov	r3, r1
 8008b10:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b12:	2300      	movs	r3, #0
 8008b14:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b16:	2300      	movs	r3, #0
 8008b18:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008b20:	7af9      	ldrb	r1, [r7, #11]
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	f7fa f8e6 	bl	8002cf6 <HAL_PCD_EP_Transmit>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b2e:	7dfb      	ldrb	r3, [r7, #23]
 8008b30:	4618      	mov	r0, r3
 8008b32:	f000 f853 	bl	8008bdc <USBD_Get_USB_Status>
 8008b36:	4603      	mov	r3, r0
 8008b38:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008b3a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3718      	adds	r7, #24
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b086      	sub	sp, #24
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	607a      	str	r2, [r7, #4]
 8008b4e:	603b      	str	r3, [r7, #0]
 8008b50:	460b      	mov	r3, r1
 8008b52:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b54:	2300      	movs	r3, #0
 8008b56:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008b62:	7af9      	ldrb	r1, [r7, #11]
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	f7fa f872 	bl	8002c50 <HAL_PCD_EP_Receive>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b70:	7dfb      	ldrb	r3, [r7, #23]
 8008b72:	4618      	mov	r0, r3
 8008b74:	f000 f832 	bl	8008bdc <USBD_Get_USB_Status>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008b7c:	7dbb      	ldrb	r3, [r7, #22]
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3718      	adds	r7, #24
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b082      	sub	sp, #8
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
 8008b8e:	460b      	mov	r3, r1
 8008b90:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008b98:	78fa      	ldrb	r2, [r7, #3]
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f7fa f892 	bl	8002cc6 <HAL_PCD_EP_GetRxCount>
 8008ba2:	4603      	mov	r3, r0
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3708      	adds	r7, #8
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008bb4:	4b03      	ldr	r3, [pc, #12]	@ (8008bc4 <USBD_static_malloc+0x18>)
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr
 8008bc2:	bf00      	nop
 8008bc4:	20001e80 	.word	0x20001e80

08008bc8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]

}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b085      	sub	sp, #20
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	4603      	mov	r3, r0
 8008be4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008be6:	2300      	movs	r3, #0
 8008be8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008bea:	79fb      	ldrb	r3, [r7, #7]
 8008bec:	2b03      	cmp	r3, #3
 8008bee:	d817      	bhi.n	8008c20 <USBD_Get_USB_Status+0x44>
 8008bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8008bf8 <USBD_Get_USB_Status+0x1c>)
 8008bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf6:	bf00      	nop
 8008bf8:	08008c09 	.word	0x08008c09
 8008bfc:	08008c0f 	.word	0x08008c0f
 8008c00:	08008c15 	.word	0x08008c15
 8008c04:	08008c1b 	.word	0x08008c1b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	73fb      	strb	r3, [r7, #15]
    break;
 8008c0c:	e00b      	b.n	8008c26 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	73fb      	strb	r3, [r7, #15]
    break;
 8008c12:	e008      	b.n	8008c26 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008c14:	2301      	movs	r3, #1
 8008c16:	73fb      	strb	r3, [r7, #15]
    break;
 8008c18:	e005      	b.n	8008c26 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	73fb      	strb	r3, [r7, #15]
    break;
 8008c1e:	e002      	b.n	8008c26 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008c20:	2303      	movs	r3, #3
 8008c22:	73fb      	strb	r3, [r7, #15]
    break;
 8008c24:	bf00      	nop
  }
  return usb_status;
 8008c26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3714      	adds	r7, #20
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <siprintf>:
 8008c34:	b40e      	push	{r1, r2, r3}
 8008c36:	b500      	push	{lr}
 8008c38:	b09c      	sub	sp, #112	@ 0x70
 8008c3a:	ab1d      	add	r3, sp, #116	@ 0x74
 8008c3c:	9002      	str	r0, [sp, #8]
 8008c3e:	9006      	str	r0, [sp, #24]
 8008c40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008c44:	4809      	ldr	r0, [pc, #36]	@ (8008c6c <siprintf+0x38>)
 8008c46:	9107      	str	r1, [sp, #28]
 8008c48:	9104      	str	r1, [sp, #16]
 8008c4a:	4909      	ldr	r1, [pc, #36]	@ (8008c70 <siprintf+0x3c>)
 8008c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c50:	9105      	str	r1, [sp, #20]
 8008c52:	6800      	ldr	r0, [r0, #0]
 8008c54:	9301      	str	r3, [sp, #4]
 8008c56:	a902      	add	r1, sp, #8
 8008c58:	f000 f994 	bl	8008f84 <_svfiprintf_r>
 8008c5c:	9b02      	ldr	r3, [sp, #8]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	701a      	strb	r2, [r3, #0]
 8008c62:	b01c      	add	sp, #112	@ 0x70
 8008c64:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c68:	b003      	add	sp, #12
 8008c6a:	4770      	bx	lr
 8008c6c:	200000fc 	.word	0x200000fc
 8008c70:	ffff0208 	.word	0xffff0208

08008c74 <memset>:
 8008c74:	4402      	add	r2, r0
 8008c76:	4603      	mov	r3, r0
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d100      	bne.n	8008c7e <memset+0xa>
 8008c7c:	4770      	bx	lr
 8008c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8008c82:	e7f9      	b.n	8008c78 <memset+0x4>

08008c84 <__errno>:
 8008c84:	4b01      	ldr	r3, [pc, #4]	@ (8008c8c <__errno+0x8>)
 8008c86:	6818      	ldr	r0, [r3, #0]
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	200000fc 	.word	0x200000fc

08008c90 <__libc_init_array>:
 8008c90:	b570      	push	{r4, r5, r6, lr}
 8008c92:	4d0d      	ldr	r5, [pc, #52]	@ (8008cc8 <__libc_init_array+0x38>)
 8008c94:	4c0d      	ldr	r4, [pc, #52]	@ (8008ccc <__libc_init_array+0x3c>)
 8008c96:	1b64      	subs	r4, r4, r5
 8008c98:	10a4      	asrs	r4, r4, #2
 8008c9a:	2600      	movs	r6, #0
 8008c9c:	42a6      	cmp	r6, r4
 8008c9e:	d109      	bne.n	8008cb4 <__libc_init_array+0x24>
 8008ca0:	4d0b      	ldr	r5, [pc, #44]	@ (8008cd0 <__libc_init_array+0x40>)
 8008ca2:	4c0c      	ldr	r4, [pc, #48]	@ (8008cd4 <__libc_init_array+0x44>)
 8008ca4:	f000 fc66 	bl	8009574 <_init>
 8008ca8:	1b64      	subs	r4, r4, r5
 8008caa:	10a4      	asrs	r4, r4, #2
 8008cac:	2600      	movs	r6, #0
 8008cae:	42a6      	cmp	r6, r4
 8008cb0:	d105      	bne.n	8008cbe <__libc_init_array+0x2e>
 8008cb2:	bd70      	pop	{r4, r5, r6, pc}
 8008cb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cb8:	4798      	blx	r3
 8008cba:	3601      	adds	r6, #1
 8008cbc:	e7ee      	b.n	8008c9c <__libc_init_array+0xc>
 8008cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cc2:	4798      	blx	r3
 8008cc4:	3601      	adds	r6, #1
 8008cc6:	e7f2      	b.n	8008cae <__libc_init_array+0x1e>
 8008cc8:	08009808 	.word	0x08009808
 8008ccc:	08009808 	.word	0x08009808
 8008cd0:	08009808 	.word	0x08009808
 8008cd4:	0800980c 	.word	0x0800980c

08008cd8 <__retarget_lock_acquire_recursive>:
 8008cd8:	4770      	bx	lr

08008cda <__retarget_lock_release_recursive>:
 8008cda:	4770      	bx	lr

08008cdc <_free_r>:
 8008cdc:	b538      	push	{r3, r4, r5, lr}
 8008cde:	4605      	mov	r5, r0
 8008ce0:	2900      	cmp	r1, #0
 8008ce2:	d041      	beq.n	8008d68 <_free_r+0x8c>
 8008ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ce8:	1f0c      	subs	r4, r1, #4
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	bfb8      	it	lt
 8008cee:	18e4      	addlt	r4, r4, r3
 8008cf0:	f000 f8e0 	bl	8008eb4 <__malloc_lock>
 8008cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d6c <_free_r+0x90>)
 8008cf6:	6813      	ldr	r3, [r2, #0]
 8008cf8:	b933      	cbnz	r3, 8008d08 <_free_r+0x2c>
 8008cfa:	6063      	str	r3, [r4, #4]
 8008cfc:	6014      	str	r4, [r2, #0]
 8008cfe:	4628      	mov	r0, r5
 8008d00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d04:	f000 b8dc 	b.w	8008ec0 <__malloc_unlock>
 8008d08:	42a3      	cmp	r3, r4
 8008d0a:	d908      	bls.n	8008d1e <_free_r+0x42>
 8008d0c:	6820      	ldr	r0, [r4, #0]
 8008d0e:	1821      	adds	r1, r4, r0
 8008d10:	428b      	cmp	r3, r1
 8008d12:	bf01      	itttt	eq
 8008d14:	6819      	ldreq	r1, [r3, #0]
 8008d16:	685b      	ldreq	r3, [r3, #4]
 8008d18:	1809      	addeq	r1, r1, r0
 8008d1a:	6021      	streq	r1, [r4, #0]
 8008d1c:	e7ed      	b.n	8008cfa <_free_r+0x1e>
 8008d1e:	461a      	mov	r2, r3
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	b10b      	cbz	r3, 8008d28 <_free_r+0x4c>
 8008d24:	42a3      	cmp	r3, r4
 8008d26:	d9fa      	bls.n	8008d1e <_free_r+0x42>
 8008d28:	6811      	ldr	r1, [r2, #0]
 8008d2a:	1850      	adds	r0, r2, r1
 8008d2c:	42a0      	cmp	r0, r4
 8008d2e:	d10b      	bne.n	8008d48 <_free_r+0x6c>
 8008d30:	6820      	ldr	r0, [r4, #0]
 8008d32:	4401      	add	r1, r0
 8008d34:	1850      	adds	r0, r2, r1
 8008d36:	4283      	cmp	r3, r0
 8008d38:	6011      	str	r1, [r2, #0]
 8008d3a:	d1e0      	bne.n	8008cfe <_free_r+0x22>
 8008d3c:	6818      	ldr	r0, [r3, #0]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	6053      	str	r3, [r2, #4]
 8008d42:	4408      	add	r0, r1
 8008d44:	6010      	str	r0, [r2, #0]
 8008d46:	e7da      	b.n	8008cfe <_free_r+0x22>
 8008d48:	d902      	bls.n	8008d50 <_free_r+0x74>
 8008d4a:	230c      	movs	r3, #12
 8008d4c:	602b      	str	r3, [r5, #0]
 8008d4e:	e7d6      	b.n	8008cfe <_free_r+0x22>
 8008d50:	6820      	ldr	r0, [r4, #0]
 8008d52:	1821      	adds	r1, r4, r0
 8008d54:	428b      	cmp	r3, r1
 8008d56:	bf04      	itt	eq
 8008d58:	6819      	ldreq	r1, [r3, #0]
 8008d5a:	685b      	ldreq	r3, [r3, #4]
 8008d5c:	6063      	str	r3, [r4, #4]
 8008d5e:	bf04      	itt	eq
 8008d60:	1809      	addeq	r1, r1, r0
 8008d62:	6021      	streq	r1, [r4, #0]
 8008d64:	6054      	str	r4, [r2, #4]
 8008d66:	e7ca      	b.n	8008cfe <_free_r+0x22>
 8008d68:	bd38      	pop	{r3, r4, r5, pc}
 8008d6a:	bf00      	nop
 8008d6c:	200021e4 	.word	0x200021e4

08008d70 <sbrk_aligned>:
 8008d70:	b570      	push	{r4, r5, r6, lr}
 8008d72:	4e0f      	ldr	r6, [pc, #60]	@ (8008db0 <sbrk_aligned+0x40>)
 8008d74:	460c      	mov	r4, r1
 8008d76:	6831      	ldr	r1, [r6, #0]
 8008d78:	4605      	mov	r5, r0
 8008d7a:	b911      	cbnz	r1, 8008d82 <sbrk_aligned+0x12>
 8008d7c:	f000 fba6 	bl	80094cc <_sbrk_r>
 8008d80:	6030      	str	r0, [r6, #0]
 8008d82:	4621      	mov	r1, r4
 8008d84:	4628      	mov	r0, r5
 8008d86:	f000 fba1 	bl	80094cc <_sbrk_r>
 8008d8a:	1c43      	adds	r3, r0, #1
 8008d8c:	d103      	bne.n	8008d96 <sbrk_aligned+0x26>
 8008d8e:	f04f 34ff 	mov.w	r4, #4294967295
 8008d92:	4620      	mov	r0, r4
 8008d94:	bd70      	pop	{r4, r5, r6, pc}
 8008d96:	1cc4      	adds	r4, r0, #3
 8008d98:	f024 0403 	bic.w	r4, r4, #3
 8008d9c:	42a0      	cmp	r0, r4
 8008d9e:	d0f8      	beq.n	8008d92 <sbrk_aligned+0x22>
 8008da0:	1a21      	subs	r1, r4, r0
 8008da2:	4628      	mov	r0, r5
 8008da4:	f000 fb92 	bl	80094cc <_sbrk_r>
 8008da8:	3001      	adds	r0, #1
 8008daa:	d1f2      	bne.n	8008d92 <sbrk_aligned+0x22>
 8008dac:	e7ef      	b.n	8008d8e <sbrk_aligned+0x1e>
 8008dae:	bf00      	nop
 8008db0:	200021e0 	.word	0x200021e0

08008db4 <_malloc_r>:
 8008db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008db8:	1ccd      	adds	r5, r1, #3
 8008dba:	f025 0503 	bic.w	r5, r5, #3
 8008dbe:	3508      	adds	r5, #8
 8008dc0:	2d0c      	cmp	r5, #12
 8008dc2:	bf38      	it	cc
 8008dc4:	250c      	movcc	r5, #12
 8008dc6:	2d00      	cmp	r5, #0
 8008dc8:	4606      	mov	r6, r0
 8008dca:	db01      	blt.n	8008dd0 <_malloc_r+0x1c>
 8008dcc:	42a9      	cmp	r1, r5
 8008dce:	d904      	bls.n	8008dda <_malloc_r+0x26>
 8008dd0:	230c      	movs	r3, #12
 8008dd2:	6033      	str	r3, [r6, #0]
 8008dd4:	2000      	movs	r0, #0
 8008dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008eb0 <_malloc_r+0xfc>
 8008dde:	f000 f869 	bl	8008eb4 <__malloc_lock>
 8008de2:	f8d8 3000 	ldr.w	r3, [r8]
 8008de6:	461c      	mov	r4, r3
 8008de8:	bb44      	cbnz	r4, 8008e3c <_malloc_r+0x88>
 8008dea:	4629      	mov	r1, r5
 8008dec:	4630      	mov	r0, r6
 8008dee:	f7ff ffbf 	bl	8008d70 <sbrk_aligned>
 8008df2:	1c43      	adds	r3, r0, #1
 8008df4:	4604      	mov	r4, r0
 8008df6:	d158      	bne.n	8008eaa <_malloc_r+0xf6>
 8008df8:	f8d8 4000 	ldr.w	r4, [r8]
 8008dfc:	4627      	mov	r7, r4
 8008dfe:	2f00      	cmp	r7, #0
 8008e00:	d143      	bne.n	8008e8a <_malloc_r+0xd6>
 8008e02:	2c00      	cmp	r4, #0
 8008e04:	d04b      	beq.n	8008e9e <_malloc_r+0xea>
 8008e06:	6823      	ldr	r3, [r4, #0]
 8008e08:	4639      	mov	r1, r7
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	eb04 0903 	add.w	r9, r4, r3
 8008e10:	f000 fb5c 	bl	80094cc <_sbrk_r>
 8008e14:	4581      	cmp	r9, r0
 8008e16:	d142      	bne.n	8008e9e <_malloc_r+0xea>
 8008e18:	6821      	ldr	r1, [r4, #0]
 8008e1a:	1a6d      	subs	r5, r5, r1
 8008e1c:	4629      	mov	r1, r5
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7ff ffa6 	bl	8008d70 <sbrk_aligned>
 8008e24:	3001      	adds	r0, #1
 8008e26:	d03a      	beq.n	8008e9e <_malloc_r+0xea>
 8008e28:	6823      	ldr	r3, [r4, #0]
 8008e2a:	442b      	add	r3, r5
 8008e2c:	6023      	str	r3, [r4, #0]
 8008e2e:	f8d8 3000 	ldr.w	r3, [r8]
 8008e32:	685a      	ldr	r2, [r3, #4]
 8008e34:	bb62      	cbnz	r2, 8008e90 <_malloc_r+0xdc>
 8008e36:	f8c8 7000 	str.w	r7, [r8]
 8008e3a:	e00f      	b.n	8008e5c <_malloc_r+0xa8>
 8008e3c:	6822      	ldr	r2, [r4, #0]
 8008e3e:	1b52      	subs	r2, r2, r5
 8008e40:	d420      	bmi.n	8008e84 <_malloc_r+0xd0>
 8008e42:	2a0b      	cmp	r2, #11
 8008e44:	d917      	bls.n	8008e76 <_malloc_r+0xc2>
 8008e46:	1961      	adds	r1, r4, r5
 8008e48:	42a3      	cmp	r3, r4
 8008e4a:	6025      	str	r5, [r4, #0]
 8008e4c:	bf18      	it	ne
 8008e4e:	6059      	strne	r1, [r3, #4]
 8008e50:	6863      	ldr	r3, [r4, #4]
 8008e52:	bf08      	it	eq
 8008e54:	f8c8 1000 	streq.w	r1, [r8]
 8008e58:	5162      	str	r2, [r4, r5]
 8008e5a:	604b      	str	r3, [r1, #4]
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	f000 f82f 	bl	8008ec0 <__malloc_unlock>
 8008e62:	f104 000b 	add.w	r0, r4, #11
 8008e66:	1d23      	adds	r3, r4, #4
 8008e68:	f020 0007 	bic.w	r0, r0, #7
 8008e6c:	1ac2      	subs	r2, r0, r3
 8008e6e:	bf1c      	itt	ne
 8008e70:	1a1b      	subne	r3, r3, r0
 8008e72:	50a3      	strne	r3, [r4, r2]
 8008e74:	e7af      	b.n	8008dd6 <_malloc_r+0x22>
 8008e76:	6862      	ldr	r2, [r4, #4]
 8008e78:	42a3      	cmp	r3, r4
 8008e7a:	bf0c      	ite	eq
 8008e7c:	f8c8 2000 	streq.w	r2, [r8]
 8008e80:	605a      	strne	r2, [r3, #4]
 8008e82:	e7eb      	b.n	8008e5c <_malloc_r+0xa8>
 8008e84:	4623      	mov	r3, r4
 8008e86:	6864      	ldr	r4, [r4, #4]
 8008e88:	e7ae      	b.n	8008de8 <_malloc_r+0x34>
 8008e8a:	463c      	mov	r4, r7
 8008e8c:	687f      	ldr	r7, [r7, #4]
 8008e8e:	e7b6      	b.n	8008dfe <_malloc_r+0x4a>
 8008e90:	461a      	mov	r2, r3
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	42a3      	cmp	r3, r4
 8008e96:	d1fb      	bne.n	8008e90 <_malloc_r+0xdc>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	6053      	str	r3, [r2, #4]
 8008e9c:	e7de      	b.n	8008e5c <_malloc_r+0xa8>
 8008e9e:	230c      	movs	r3, #12
 8008ea0:	6033      	str	r3, [r6, #0]
 8008ea2:	4630      	mov	r0, r6
 8008ea4:	f000 f80c 	bl	8008ec0 <__malloc_unlock>
 8008ea8:	e794      	b.n	8008dd4 <_malloc_r+0x20>
 8008eaa:	6005      	str	r5, [r0, #0]
 8008eac:	e7d6      	b.n	8008e5c <_malloc_r+0xa8>
 8008eae:	bf00      	nop
 8008eb0:	200021e4 	.word	0x200021e4

08008eb4 <__malloc_lock>:
 8008eb4:	4801      	ldr	r0, [pc, #4]	@ (8008ebc <__malloc_lock+0x8>)
 8008eb6:	f7ff bf0f 	b.w	8008cd8 <__retarget_lock_acquire_recursive>
 8008eba:	bf00      	nop
 8008ebc:	200021dc 	.word	0x200021dc

08008ec0 <__malloc_unlock>:
 8008ec0:	4801      	ldr	r0, [pc, #4]	@ (8008ec8 <__malloc_unlock+0x8>)
 8008ec2:	f7ff bf0a 	b.w	8008cda <__retarget_lock_release_recursive>
 8008ec6:	bf00      	nop
 8008ec8:	200021dc 	.word	0x200021dc

08008ecc <__ssputs_r>:
 8008ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed0:	688e      	ldr	r6, [r1, #8]
 8008ed2:	461f      	mov	r7, r3
 8008ed4:	42be      	cmp	r6, r7
 8008ed6:	680b      	ldr	r3, [r1, #0]
 8008ed8:	4682      	mov	sl, r0
 8008eda:	460c      	mov	r4, r1
 8008edc:	4690      	mov	r8, r2
 8008ede:	d82d      	bhi.n	8008f3c <__ssputs_r+0x70>
 8008ee0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ee4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ee8:	d026      	beq.n	8008f38 <__ssputs_r+0x6c>
 8008eea:	6965      	ldr	r5, [r4, #20]
 8008eec:	6909      	ldr	r1, [r1, #16]
 8008eee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ef2:	eba3 0901 	sub.w	r9, r3, r1
 8008ef6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008efa:	1c7b      	adds	r3, r7, #1
 8008efc:	444b      	add	r3, r9
 8008efe:	106d      	asrs	r5, r5, #1
 8008f00:	429d      	cmp	r5, r3
 8008f02:	bf38      	it	cc
 8008f04:	461d      	movcc	r5, r3
 8008f06:	0553      	lsls	r3, r2, #21
 8008f08:	d527      	bpl.n	8008f5a <__ssputs_r+0x8e>
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	f7ff ff52 	bl	8008db4 <_malloc_r>
 8008f10:	4606      	mov	r6, r0
 8008f12:	b360      	cbz	r0, 8008f6e <__ssputs_r+0xa2>
 8008f14:	6921      	ldr	r1, [r4, #16]
 8008f16:	464a      	mov	r2, r9
 8008f18:	f000 fae8 	bl	80094ec <memcpy>
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f26:	81a3      	strh	r3, [r4, #12]
 8008f28:	6126      	str	r6, [r4, #16]
 8008f2a:	6165      	str	r5, [r4, #20]
 8008f2c:	444e      	add	r6, r9
 8008f2e:	eba5 0509 	sub.w	r5, r5, r9
 8008f32:	6026      	str	r6, [r4, #0]
 8008f34:	60a5      	str	r5, [r4, #8]
 8008f36:	463e      	mov	r6, r7
 8008f38:	42be      	cmp	r6, r7
 8008f3a:	d900      	bls.n	8008f3e <__ssputs_r+0x72>
 8008f3c:	463e      	mov	r6, r7
 8008f3e:	6820      	ldr	r0, [r4, #0]
 8008f40:	4632      	mov	r2, r6
 8008f42:	4641      	mov	r1, r8
 8008f44:	f000 faa8 	bl	8009498 <memmove>
 8008f48:	68a3      	ldr	r3, [r4, #8]
 8008f4a:	1b9b      	subs	r3, r3, r6
 8008f4c:	60a3      	str	r3, [r4, #8]
 8008f4e:	6823      	ldr	r3, [r4, #0]
 8008f50:	4433      	add	r3, r6
 8008f52:	6023      	str	r3, [r4, #0]
 8008f54:	2000      	movs	r0, #0
 8008f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5a:	462a      	mov	r2, r5
 8008f5c:	f000 fad4 	bl	8009508 <_realloc_r>
 8008f60:	4606      	mov	r6, r0
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d1e0      	bne.n	8008f28 <__ssputs_r+0x5c>
 8008f66:	6921      	ldr	r1, [r4, #16]
 8008f68:	4650      	mov	r0, sl
 8008f6a:	f7ff feb7 	bl	8008cdc <_free_r>
 8008f6e:	230c      	movs	r3, #12
 8008f70:	f8ca 3000 	str.w	r3, [sl]
 8008f74:	89a3      	ldrh	r3, [r4, #12]
 8008f76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f7a:	81a3      	strh	r3, [r4, #12]
 8008f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f80:	e7e9      	b.n	8008f56 <__ssputs_r+0x8a>
	...

08008f84 <_svfiprintf_r>:
 8008f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f88:	4698      	mov	r8, r3
 8008f8a:	898b      	ldrh	r3, [r1, #12]
 8008f8c:	061b      	lsls	r3, r3, #24
 8008f8e:	b09d      	sub	sp, #116	@ 0x74
 8008f90:	4607      	mov	r7, r0
 8008f92:	460d      	mov	r5, r1
 8008f94:	4614      	mov	r4, r2
 8008f96:	d510      	bpl.n	8008fba <_svfiprintf_r+0x36>
 8008f98:	690b      	ldr	r3, [r1, #16]
 8008f9a:	b973      	cbnz	r3, 8008fba <_svfiprintf_r+0x36>
 8008f9c:	2140      	movs	r1, #64	@ 0x40
 8008f9e:	f7ff ff09 	bl	8008db4 <_malloc_r>
 8008fa2:	6028      	str	r0, [r5, #0]
 8008fa4:	6128      	str	r0, [r5, #16]
 8008fa6:	b930      	cbnz	r0, 8008fb6 <_svfiprintf_r+0x32>
 8008fa8:	230c      	movs	r3, #12
 8008faa:	603b      	str	r3, [r7, #0]
 8008fac:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb0:	b01d      	add	sp, #116	@ 0x74
 8008fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb6:	2340      	movs	r3, #64	@ 0x40
 8008fb8:	616b      	str	r3, [r5, #20]
 8008fba:	2300      	movs	r3, #0
 8008fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fbe:	2320      	movs	r3, #32
 8008fc0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fc4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fc8:	2330      	movs	r3, #48	@ 0x30
 8008fca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009168 <_svfiprintf_r+0x1e4>
 8008fce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fd2:	f04f 0901 	mov.w	r9, #1
 8008fd6:	4623      	mov	r3, r4
 8008fd8:	469a      	mov	sl, r3
 8008fda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fde:	b10a      	cbz	r2, 8008fe4 <_svfiprintf_r+0x60>
 8008fe0:	2a25      	cmp	r2, #37	@ 0x25
 8008fe2:	d1f9      	bne.n	8008fd8 <_svfiprintf_r+0x54>
 8008fe4:	ebba 0b04 	subs.w	fp, sl, r4
 8008fe8:	d00b      	beq.n	8009002 <_svfiprintf_r+0x7e>
 8008fea:	465b      	mov	r3, fp
 8008fec:	4622      	mov	r2, r4
 8008fee:	4629      	mov	r1, r5
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f7ff ff6b 	bl	8008ecc <__ssputs_r>
 8008ff6:	3001      	adds	r0, #1
 8008ff8:	f000 80a7 	beq.w	800914a <_svfiprintf_r+0x1c6>
 8008ffc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ffe:	445a      	add	r2, fp
 8009000:	9209      	str	r2, [sp, #36]	@ 0x24
 8009002:	f89a 3000 	ldrb.w	r3, [sl]
 8009006:	2b00      	cmp	r3, #0
 8009008:	f000 809f 	beq.w	800914a <_svfiprintf_r+0x1c6>
 800900c:	2300      	movs	r3, #0
 800900e:	f04f 32ff 	mov.w	r2, #4294967295
 8009012:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009016:	f10a 0a01 	add.w	sl, sl, #1
 800901a:	9304      	str	r3, [sp, #16]
 800901c:	9307      	str	r3, [sp, #28]
 800901e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009022:	931a      	str	r3, [sp, #104]	@ 0x68
 8009024:	4654      	mov	r4, sl
 8009026:	2205      	movs	r2, #5
 8009028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800902c:	484e      	ldr	r0, [pc, #312]	@ (8009168 <_svfiprintf_r+0x1e4>)
 800902e:	f7f7 f8e7 	bl	8000200 <memchr>
 8009032:	9a04      	ldr	r2, [sp, #16]
 8009034:	b9d8      	cbnz	r0, 800906e <_svfiprintf_r+0xea>
 8009036:	06d0      	lsls	r0, r2, #27
 8009038:	bf44      	itt	mi
 800903a:	2320      	movmi	r3, #32
 800903c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009040:	0711      	lsls	r1, r2, #28
 8009042:	bf44      	itt	mi
 8009044:	232b      	movmi	r3, #43	@ 0x2b
 8009046:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800904a:	f89a 3000 	ldrb.w	r3, [sl]
 800904e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009050:	d015      	beq.n	800907e <_svfiprintf_r+0xfa>
 8009052:	9a07      	ldr	r2, [sp, #28]
 8009054:	4654      	mov	r4, sl
 8009056:	2000      	movs	r0, #0
 8009058:	f04f 0c0a 	mov.w	ip, #10
 800905c:	4621      	mov	r1, r4
 800905e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009062:	3b30      	subs	r3, #48	@ 0x30
 8009064:	2b09      	cmp	r3, #9
 8009066:	d94b      	bls.n	8009100 <_svfiprintf_r+0x17c>
 8009068:	b1b0      	cbz	r0, 8009098 <_svfiprintf_r+0x114>
 800906a:	9207      	str	r2, [sp, #28]
 800906c:	e014      	b.n	8009098 <_svfiprintf_r+0x114>
 800906e:	eba0 0308 	sub.w	r3, r0, r8
 8009072:	fa09 f303 	lsl.w	r3, r9, r3
 8009076:	4313      	orrs	r3, r2
 8009078:	9304      	str	r3, [sp, #16]
 800907a:	46a2      	mov	sl, r4
 800907c:	e7d2      	b.n	8009024 <_svfiprintf_r+0xa0>
 800907e:	9b03      	ldr	r3, [sp, #12]
 8009080:	1d19      	adds	r1, r3, #4
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	9103      	str	r1, [sp, #12]
 8009086:	2b00      	cmp	r3, #0
 8009088:	bfbb      	ittet	lt
 800908a:	425b      	neglt	r3, r3
 800908c:	f042 0202 	orrlt.w	r2, r2, #2
 8009090:	9307      	strge	r3, [sp, #28]
 8009092:	9307      	strlt	r3, [sp, #28]
 8009094:	bfb8      	it	lt
 8009096:	9204      	strlt	r2, [sp, #16]
 8009098:	7823      	ldrb	r3, [r4, #0]
 800909a:	2b2e      	cmp	r3, #46	@ 0x2e
 800909c:	d10a      	bne.n	80090b4 <_svfiprintf_r+0x130>
 800909e:	7863      	ldrb	r3, [r4, #1]
 80090a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80090a2:	d132      	bne.n	800910a <_svfiprintf_r+0x186>
 80090a4:	9b03      	ldr	r3, [sp, #12]
 80090a6:	1d1a      	adds	r2, r3, #4
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	9203      	str	r2, [sp, #12]
 80090ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090b0:	3402      	adds	r4, #2
 80090b2:	9305      	str	r3, [sp, #20]
 80090b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009178 <_svfiprintf_r+0x1f4>
 80090b8:	7821      	ldrb	r1, [r4, #0]
 80090ba:	2203      	movs	r2, #3
 80090bc:	4650      	mov	r0, sl
 80090be:	f7f7 f89f 	bl	8000200 <memchr>
 80090c2:	b138      	cbz	r0, 80090d4 <_svfiprintf_r+0x150>
 80090c4:	9b04      	ldr	r3, [sp, #16]
 80090c6:	eba0 000a 	sub.w	r0, r0, sl
 80090ca:	2240      	movs	r2, #64	@ 0x40
 80090cc:	4082      	lsls	r2, r0
 80090ce:	4313      	orrs	r3, r2
 80090d0:	3401      	adds	r4, #1
 80090d2:	9304      	str	r3, [sp, #16]
 80090d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090d8:	4824      	ldr	r0, [pc, #144]	@ (800916c <_svfiprintf_r+0x1e8>)
 80090da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090de:	2206      	movs	r2, #6
 80090e0:	f7f7 f88e 	bl	8000200 <memchr>
 80090e4:	2800      	cmp	r0, #0
 80090e6:	d036      	beq.n	8009156 <_svfiprintf_r+0x1d2>
 80090e8:	4b21      	ldr	r3, [pc, #132]	@ (8009170 <_svfiprintf_r+0x1ec>)
 80090ea:	bb1b      	cbnz	r3, 8009134 <_svfiprintf_r+0x1b0>
 80090ec:	9b03      	ldr	r3, [sp, #12]
 80090ee:	3307      	adds	r3, #7
 80090f0:	f023 0307 	bic.w	r3, r3, #7
 80090f4:	3308      	adds	r3, #8
 80090f6:	9303      	str	r3, [sp, #12]
 80090f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090fa:	4433      	add	r3, r6
 80090fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090fe:	e76a      	b.n	8008fd6 <_svfiprintf_r+0x52>
 8009100:	fb0c 3202 	mla	r2, ip, r2, r3
 8009104:	460c      	mov	r4, r1
 8009106:	2001      	movs	r0, #1
 8009108:	e7a8      	b.n	800905c <_svfiprintf_r+0xd8>
 800910a:	2300      	movs	r3, #0
 800910c:	3401      	adds	r4, #1
 800910e:	9305      	str	r3, [sp, #20]
 8009110:	4619      	mov	r1, r3
 8009112:	f04f 0c0a 	mov.w	ip, #10
 8009116:	4620      	mov	r0, r4
 8009118:	f810 2b01 	ldrb.w	r2, [r0], #1
 800911c:	3a30      	subs	r2, #48	@ 0x30
 800911e:	2a09      	cmp	r2, #9
 8009120:	d903      	bls.n	800912a <_svfiprintf_r+0x1a6>
 8009122:	2b00      	cmp	r3, #0
 8009124:	d0c6      	beq.n	80090b4 <_svfiprintf_r+0x130>
 8009126:	9105      	str	r1, [sp, #20]
 8009128:	e7c4      	b.n	80090b4 <_svfiprintf_r+0x130>
 800912a:	fb0c 2101 	mla	r1, ip, r1, r2
 800912e:	4604      	mov	r4, r0
 8009130:	2301      	movs	r3, #1
 8009132:	e7f0      	b.n	8009116 <_svfiprintf_r+0x192>
 8009134:	ab03      	add	r3, sp, #12
 8009136:	9300      	str	r3, [sp, #0]
 8009138:	462a      	mov	r2, r5
 800913a:	4b0e      	ldr	r3, [pc, #56]	@ (8009174 <_svfiprintf_r+0x1f0>)
 800913c:	a904      	add	r1, sp, #16
 800913e:	4638      	mov	r0, r7
 8009140:	f3af 8000 	nop.w
 8009144:	1c42      	adds	r2, r0, #1
 8009146:	4606      	mov	r6, r0
 8009148:	d1d6      	bne.n	80090f8 <_svfiprintf_r+0x174>
 800914a:	89ab      	ldrh	r3, [r5, #12]
 800914c:	065b      	lsls	r3, r3, #25
 800914e:	f53f af2d 	bmi.w	8008fac <_svfiprintf_r+0x28>
 8009152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009154:	e72c      	b.n	8008fb0 <_svfiprintf_r+0x2c>
 8009156:	ab03      	add	r3, sp, #12
 8009158:	9300      	str	r3, [sp, #0]
 800915a:	462a      	mov	r2, r5
 800915c:	4b05      	ldr	r3, [pc, #20]	@ (8009174 <_svfiprintf_r+0x1f0>)
 800915e:	a904      	add	r1, sp, #16
 8009160:	4638      	mov	r0, r7
 8009162:	f000 f879 	bl	8009258 <_printf_i>
 8009166:	e7ed      	b.n	8009144 <_svfiprintf_r+0x1c0>
 8009168:	080097cc 	.word	0x080097cc
 800916c:	080097d6 	.word	0x080097d6
 8009170:	00000000 	.word	0x00000000
 8009174:	08008ecd 	.word	0x08008ecd
 8009178:	080097d2 	.word	0x080097d2

0800917c <_printf_common>:
 800917c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009180:	4616      	mov	r6, r2
 8009182:	4698      	mov	r8, r3
 8009184:	688a      	ldr	r2, [r1, #8]
 8009186:	690b      	ldr	r3, [r1, #16]
 8009188:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800918c:	4293      	cmp	r3, r2
 800918e:	bfb8      	it	lt
 8009190:	4613      	movlt	r3, r2
 8009192:	6033      	str	r3, [r6, #0]
 8009194:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009198:	4607      	mov	r7, r0
 800919a:	460c      	mov	r4, r1
 800919c:	b10a      	cbz	r2, 80091a2 <_printf_common+0x26>
 800919e:	3301      	adds	r3, #1
 80091a0:	6033      	str	r3, [r6, #0]
 80091a2:	6823      	ldr	r3, [r4, #0]
 80091a4:	0699      	lsls	r1, r3, #26
 80091a6:	bf42      	ittt	mi
 80091a8:	6833      	ldrmi	r3, [r6, #0]
 80091aa:	3302      	addmi	r3, #2
 80091ac:	6033      	strmi	r3, [r6, #0]
 80091ae:	6825      	ldr	r5, [r4, #0]
 80091b0:	f015 0506 	ands.w	r5, r5, #6
 80091b4:	d106      	bne.n	80091c4 <_printf_common+0x48>
 80091b6:	f104 0a19 	add.w	sl, r4, #25
 80091ba:	68e3      	ldr	r3, [r4, #12]
 80091bc:	6832      	ldr	r2, [r6, #0]
 80091be:	1a9b      	subs	r3, r3, r2
 80091c0:	42ab      	cmp	r3, r5
 80091c2:	dc26      	bgt.n	8009212 <_printf_common+0x96>
 80091c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80091c8:	6822      	ldr	r2, [r4, #0]
 80091ca:	3b00      	subs	r3, #0
 80091cc:	bf18      	it	ne
 80091ce:	2301      	movne	r3, #1
 80091d0:	0692      	lsls	r2, r2, #26
 80091d2:	d42b      	bmi.n	800922c <_printf_common+0xb0>
 80091d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80091d8:	4641      	mov	r1, r8
 80091da:	4638      	mov	r0, r7
 80091dc:	47c8      	blx	r9
 80091de:	3001      	adds	r0, #1
 80091e0:	d01e      	beq.n	8009220 <_printf_common+0xa4>
 80091e2:	6823      	ldr	r3, [r4, #0]
 80091e4:	6922      	ldr	r2, [r4, #16]
 80091e6:	f003 0306 	and.w	r3, r3, #6
 80091ea:	2b04      	cmp	r3, #4
 80091ec:	bf02      	ittt	eq
 80091ee:	68e5      	ldreq	r5, [r4, #12]
 80091f0:	6833      	ldreq	r3, [r6, #0]
 80091f2:	1aed      	subeq	r5, r5, r3
 80091f4:	68a3      	ldr	r3, [r4, #8]
 80091f6:	bf0c      	ite	eq
 80091f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091fc:	2500      	movne	r5, #0
 80091fe:	4293      	cmp	r3, r2
 8009200:	bfc4      	itt	gt
 8009202:	1a9b      	subgt	r3, r3, r2
 8009204:	18ed      	addgt	r5, r5, r3
 8009206:	2600      	movs	r6, #0
 8009208:	341a      	adds	r4, #26
 800920a:	42b5      	cmp	r5, r6
 800920c:	d11a      	bne.n	8009244 <_printf_common+0xc8>
 800920e:	2000      	movs	r0, #0
 8009210:	e008      	b.n	8009224 <_printf_common+0xa8>
 8009212:	2301      	movs	r3, #1
 8009214:	4652      	mov	r2, sl
 8009216:	4641      	mov	r1, r8
 8009218:	4638      	mov	r0, r7
 800921a:	47c8      	blx	r9
 800921c:	3001      	adds	r0, #1
 800921e:	d103      	bne.n	8009228 <_printf_common+0xac>
 8009220:	f04f 30ff 	mov.w	r0, #4294967295
 8009224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009228:	3501      	adds	r5, #1
 800922a:	e7c6      	b.n	80091ba <_printf_common+0x3e>
 800922c:	18e1      	adds	r1, r4, r3
 800922e:	1c5a      	adds	r2, r3, #1
 8009230:	2030      	movs	r0, #48	@ 0x30
 8009232:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009236:	4422      	add	r2, r4
 8009238:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800923c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009240:	3302      	adds	r3, #2
 8009242:	e7c7      	b.n	80091d4 <_printf_common+0x58>
 8009244:	2301      	movs	r3, #1
 8009246:	4622      	mov	r2, r4
 8009248:	4641      	mov	r1, r8
 800924a:	4638      	mov	r0, r7
 800924c:	47c8      	blx	r9
 800924e:	3001      	adds	r0, #1
 8009250:	d0e6      	beq.n	8009220 <_printf_common+0xa4>
 8009252:	3601      	adds	r6, #1
 8009254:	e7d9      	b.n	800920a <_printf_common+0x8e>
	...

08009258 <_printf_i>:
 8009258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800925c:	7e0f      	ldrb	r7, [r1, #24]
 800925e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009260:	2f78      	cmp	r7, #120	@ 0x78
 8009262:	4691      	mov	r9, r2
 8009264:	4680      	mov	r8, r0
 8009266:	460c      	mov	r4, r1
 8009268:	469a      	mov	sl, r3
 800926a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800926e:	d807      	bhi.n	8009280 <_printf_i+0x28>
 8009270:	2f62      	cmp	r7, #98	@ 0x62
 8009272:	d80a      	bhi.n	800928a <_printf_i+0x32>
 8009274:	2f00      	cmp	r7, #0
 8009276:	f000 80d2 	beq.w	800941e <_printf_i+0x1c6>
 800927a:	2f58      	cmp	r7, #88	@ 0x58
 800927c:	f000 80b9 	beq.w	80093f2 <_printf_i+0x19a>
 8009280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009284:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009288:	e03a      	b.n	8009300 <_printf_i+0xa8>
 800928a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800928e:	2b15      	cmp	r3, #21
 8009290:	d8f6      	bhi.n	8009280 <_printf_i+0x28>
 8009292:	a101      	add	r1, pc, #4	@ (adr r1, 8009298 <_printf_i+0x40>)
 8009294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009298:	080092f1 	.word	0x080092f1
 800929c:	08009305 	.word	0x08009305
 80092a0:	08009281 	.word	0x08009281
 80092a4:	08009281 	.word	0x08009281
 80092a8:	08009281 	.word	0x08009281
 80092ac:	08009281 	.word	0x08009281
 80092b0:	08009305 	.word	0x08009305
 80092b4:	08009281 	.word	0x08009281
 80092b8:	08009281 	.word	0x08009281
 80092bc:	08009281 	.word	0x08009281
 80092c0:	08009281 	.word	0x08009281
 80092c4:	08009405 	.word	0x08009405
 80092c8:	0800932f 	.word	0x0800932f
 80092cc:	080093bf 	.word	0x080093bf
 80092d0:	08009281 	.word	0x08009281
 80092d4:	08009281 	.word	0x08009281
 80092d8:	08009427 	.word	0x08009427
 80092dc:	08009281 	.word	0x08009281
 80092e0:	0800932f 	.word	0x0800932f
 80092e4:	08009281 	.word	0x08009281
 80092e8:	08009281 	.word	0x08009281
 80092ec:	080093c7 	.word	0x080093c7
 80092f0:	6833      	ldr	r3, [r6, #0]
 80092f2:	1d1a      	adds	r2, r3, #4
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	6032      	str	r2, [r6, #0]
 80092f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009300:	2301      	movs	r3, #1
 8009302:	e09d      	b.n	8009440 <_printf_i+0x1e8>
 8009304:	6833      	ldr	r3, [r6, #0]
 8009306:	6820      	ldr	r0, [r4, #0]
 8009308:	1d19      	adds	r1, r3, #4
 800930a:	6031      	str	r1, [r6, #0]
 800930c:	0606      	lsls	r6, r0, #24
 800930e:	d501      	bpl.n	8009314 <_printf_i+0xbc>
 8009310:	681d      	ldr	r5, [r3, #0]
 8009312:	e003      	b.n	800931c <_printf_i+0xc4>
 8009314:	0645      	lsls	r5, r0, #25
 8009316:	d5fb      	bpl.n	8009310 <_printf_i+0xb8>
 8009318:	f9b3 5000 	ldrsh.w	r5, [r3]
 800931c:	2d00      	cmp	r5, #0
 800931e:	da03      	bge.n	8009328 <_printf_i+0xd0>
 8009320:	232d      	movs	r3, #45	@ 0x2d
 8009322:	426d      	negs	r5, r5
 8009324:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009328:	4859      	ldr	r0, [pc, #356]	@ (8009490 <_printf_i+0x238>)
 800932a:	230a      	movs	r3, #10
 800932c:	e011      	b.n	8009352 <_printf_i+0xfa>
 800932e:	6821      	ldr	r1, [r4, #0]
 8009330:	6833      	ldr	r3, [r6, #0]
 8009332:	0608      	lsls	r0, r1, #24
 8009334:	f853 5b04 	ldr.w	r5, [r3], #4
 8009338:	d402      	bmi.n	8009340 <_printf_i+0xe8>
 800933a:	0649      	lsls	r1, r1, #25
 800933c:	bf48      	it	mi
 800933e:	b2ad      	uxthmi	r5, r5
 8009340:	2f6f      	cmp	r7, #111	@ 0x6f
 8009342:	4853      	ldr	r0, [pc, #332]	@ (8009490 <_printf_i+0x238>)
 8009344:	6033      	str	r3, [r6, #0]
 8009346:	bf14      	ite	ne
 8009348:	230a      	movne	r3, #10
 800934a:	2308      	moveq	r3, #8
 800934c:	2100      	movs	r1, #0
 800934e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009352:	6866      	ldr	r6, [r4, #4]
 8009354:	60a6      	str	r6, [r4, #8]
 8009356:	2e00      	cmp	r6, #0
 8009358:	bfa2      	ittt	ge
 800935a:	6821      	ldrge	r1, [r4, #0]
 800935c:	f021 0104 	bicge.w	r1, r1, #4
 8009360:	6021      	strge	r1, [r4, #0]
 8009362:	b90d      	cbnz	r5, 8009368 <_printf_i+0x110>
 8009364:	2e00      	cmp	r6, #0
 8009366:	d04b      	beq.n	8009400 <_printf_i+0x1a8>
 8009368:	4616      	mov	r6, r2
 800936a:	fbb5 f1f3 	udiv	r1, r5, r3
 800936e:	fb03 5711 	mls	r7, r3, r1, r5
 8009372:	5dc7      	ldrb	r7, [r0, r7]
 8009374:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009378:	462f      	mov	r7, r5
 800937a:	42bb      	cmp	r3, r7
 800937c:	460d      	mov	r5, r1
 800937e:	d9f4      	bls.n	800936a <_printf_i+0x112>
 8009380:	2b08      	cmp	r3, #8
 8009382:	d10b      	bne.n	800939c <_printf_i+0x144>
 8009384:	6823      	ldr	r3, [r4, #0]
 8009386:	07df      	lsls	r7, r3, #31
 8009388:	d508      	bpl.n	800939c <_printf_i+0x144>
 800938a:	6923      	ldr	r3, [r4, #16]
 800938c:	6861      	ldr	r1, [r4, #4]
 800938e:	4299      	cmp	r1, r3
 8009390:	bfde      	ittt	le
 8009392:	2330      	movle	r3, #48	@ 0x30
 8009394:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009398:	f106 36ff 	addle.w	r6, r6, #4294967295
 800939c:	1b92      	subs	r2, r2, r6
 800939e:	6122      	str	r2, [r4, #16]
 80093a0:	f8cd a000 	str.w	sl, [sp]
 80093a4:	464b      	mov	r3, r9
 80093a6:	aa03      	add	r2, sp, #12
 80093a8:	4621      	mov	r1, r4
 80093aa:	4640      	mov	r0, r8
 80093ac:	f7ff fee6 	bl	800917c <_printf_common>
 80093b0:	3001      	adds	r0, #1
 80093b2:	d14a      	bne.n	800944a <_printf_i+0x1f2>
 80093b4:	f04f 30ff 	mov.w	r0, #4294967295
 80093b8:	b004      	add	sp, #16
 80093ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093be:	6823      	ldr	r3, [r4, #0]
 80093c0:	f043 0320 	orr.w	r3, r3, #32
 80093c4:	6023      	str	r3, [r4, #0]
 80093c6:	4833      	ldr	r0, [pc, #204]	@ (8009494 <_printf_i+0x23c>)
 80093c8:	2778      	movs	r7, #120	@ 0x78
 80093ca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	6831      	ldr	r1, [r6, #0]
 80093d2:	061f      	lsls	r7, r3, #24
 80093d4:	f851 5b04 	ldr.w	r5, [r1], #4
 80093d8:	d402      	bmi.n	80093e0 <_printf_i+0x188>
 80093da:	065f      	lsls	r7, r3, #25
 80093dc:	bf48      	it	mi
 80093de:	b2ad      	uxthmi	r5, r5
 80093e0:	6031      	str	r1, [r6, #0]
 80093e2:	07d9      	lsls	r1, r3, #31
 80093e4:	bf44      	itt	mi
 80093e6:	f043 0320 	orrmi.w	r3, r3, #32
 80093ea:	6023      	strmi	r3, [r4, #0]
 80093ec:	b11d      	cbz	r5, 80093f6 <_printf_i+0x19e>
 80093ee:	2310      	movs	r3, #16
 80093f0:	e7ac      	b.n	800934c <_printf_i+0xf4>
 80093f2:	4827      	ldr	r0, [pc, #156]	@ (8009490 <_printf_i+0x238>)
 80093f4:	e7e9      	b.n	80093ca <_printf_i+0x172>
 80093f6:	6823      	ldr	r3, [r4, #0]
 80093f8:	f023 0320 	bic.w	r3, r3, #32
 80093fc:	6023      	str	r3, [r4, #0]
 80093fe:	e7f6      	b.n	80093ee <_printf_i+0x196>
 8009400:	4616      	mov	r6, r2
 8009402:	e7bd      	b.n	8009380 <_printf_i+0x128>
 8009404:	6833      	ldr	r3, [r6, #0]
 8009406:	6825      	ldr	r5, [r4, #0]
 8009408:	6961      	ldr	r1, [r4, #20]
 800940a:	1d18      	adds	r0, r3, #4
 800940c:	6030      	str	r0, [r6, #0]
 800940e:	062e      	lsls	r6, r5, #24
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	d501      	bpl.n	8009418 <_printf_i+0x1c0>
 8009414:	6019      	str	r1, [r3, #0]
 8009416:	e002      	b.n	800941e <_printf_i+0x1c6>
 8009418:	0668      	lsls	r0, r5, #25
 800941a:	d5fb      	bpl.n	8009414 <_printf_i+0x1bc>
 800941c:	8019      	strh	r1, [r3, #0]
 800941e:	2300      	movs	r3, #0
 8009420:	6123      	str	r3, [r4, #16]
 8009422:	4616      	mov	r6, r2
 8009424:	e7bc      	b.n	80093a0 <_printf_i+0x148>
 8009426:	6833      	ldr	r3, [r6, #0]
 8009428:	1d1a      	adds	r2, r3, #4
 800942a:	6032      	str	r2, [r6, #0]
 800942c:	681e      	ldr	r6, [r3, #0]
 800942e:	6862      	ldr	r2, [r4, #4]
 8009430:	2100      	movs	r1, #0
 8009432:	4630      	mov	r0, r6
 8009434:	f7f6 fee4 	bl	8000200 <memchr>
 8009438:	b108      	cbz	r0, 800943e <_printf_i+0x1e6>
 800943a:	1b80      	subs	r0, r0, r6
 800943c:	6060      	str	r0, [r4, #4]
 800943e:	6863      	ldr	r3, [r4, #4]
 8009440:	6123      	str	r3, [r4, #16]
 8009442:	2300      	movs	r3, #0
 8009444:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009448:	e7aa      	b.n	80093a0 <_printf_i+0x148>
 800944a:	6923      	ldr	r3, [r4, #16]
 800944c:	4632      	mov	r2, r6
 800944e:	4649      	mov	r1, r9
 8009450:	4640      	mov	r0, r8
 8009452:	47d0      	blx	sl
 8009454:	3001      	adds	r0, #1
 8009456:	d0ad      	beq.n	80093b4 <_printf_i+0x15c>
 8009458:	6823      	ldr	r3, [r4, #0]
 800945a:	079b      	lsls	r3, r3, #30
 800945c:	d413      	bmi.n	8009486 <_printf_i+0x22e>
 800945e:	68e0      	ldr	r0, [r4, #12]
 8009460:	9b03      	ldr	r3, [sp, #12]
 8009462:	4298      	cmp	r0, r3
 8009464:	bfb8      	it	lt
 8009466:	4618      	movlt	r0, r3
 8009468:	e7a6      	b.n	80093b8 <_printf_i+0x160>
 800946a:	2301      	movs	r3, #1
 800946c:	4632      	mov	r2, r6
 800946e:	4649      	mov	r1, r9
 8009470:	4640      	mov	r0, r8
 8009472:	47d0      	blx	sl
 8009474:	3001      	adds	r0, #1
 8009476:	d09d      	beq.n	80093b4 <_printf_i+0x15c>
 8009478:	3501      	adds	r5, #1
 800947a:	68e3      	ldr	r3, [r4, #12]
 800947c:	9903      	ldr	r1, [sp, #12]
 800947e:	1a5b      	subs	r3, r3, r1
 8009480:	42ab      	cmp	r3, r5
 8009482:	dcf2      	bgt.n	800946a <_printf_i+0x212>
 8009484:	e7eb      	b.n	800945e <_printf_i+0x206>
 8009486:	2500      	movs	r5, #0
 8009488:	f104 0619 	add.w	r6, r4, #25
 800948c:	e7f5      	b.n	800947a <_printf_i+0x222>
 800948e:	bf00      	nop
 8009490:	080097dd 	.word	0x080097dd
 8009494:	080097ee 	.word	0x080097ee

08009498 <memmove>:
 8009498:	4288      	cmp	r0, r1
 800949a:	b510      	push	{r4, lr}
 800949c:	eb01 0402 	add.w	r4, r1, r2
 80094a0:	d902      	bls.n	80094a8 <memmove+0x10>
 80094a2:	4284      	cmp	r4, r0
 80094a4:	4623      	mov	r3, r4
 80094a6:	d807      	bhi.n	80094b8 <memmove+0x20>
 80094a8:	1e43      	subs	r3, r0, #1
 80094aa:	42a1      	cmp	r1, r4
 80094ac:	d008      	beq.n	80094c0 <memmove+0x28>
 80094ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094b6:	e7f8      	b.n	80094aa <memmove+0x12>
 80094b8:	4402      	add	r2, r0
 80094ba:	4601      	mov	r1, r0
 80094bc:	428a      	cmp	r2, r1
 80094be:	d100      	bne.n	80094c2 <memmove+0x2a>
 80094c0:	bd10      	pop	{r4, pc}
 80094c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80094c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80094ca:	e7f7      	b.n	80094bc <memmove+0x24>

080094cc <_sbrk_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	4d06      	ldr	r5, [pc, #24]	@ (80094e8 <_sbrk_r+0x1c>)
 80094d0:	2300      	movs	r3, #0
 80094d2:	4604      	mov	r4, r0
 80094d4:	4608      	mov	r0, r1
 80094d6:	602b      	str	r3, [r5, #0]
 80094d8:	f7f7 fa5a 	bl	8000990 <_sbrk>
 80094dc:	1c43      	adds	r3, r0, #1
 80094de:	d102      	bne.n	80094e6 <_sbrk_r+0x1a>
 80094e0:	682b      	ldr	r3, [r5, #0]
 80094e2:	b103      	cbz	r3, 80094e6 <_sbrk_r+0x1a>
 80094e4:	6023      	str	r3, [r4, #0]
 80094e6:	bd38      	pop	{r3, r4, r5, pc}
 80094e8:	200021d8 	.word	0x200021d8

080094ec <memcpy>:
 80094ec:	440a      	add	r2, r1
 80094ee:	4291      	cmp	r1, r2
 80094f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80094f4:	d100      	bne.n	80094f8 <memcpy+0xc>
 80094f6:	4770      	bx	lr
 80094f8:	b510      	push	{r4, lr}
 80094fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009502:	4291      	cmp	r1, r2
 8009504:	d1f9      	bne.n	80094fa <memcpy+0xe>
 8009506:	bd10      	pop	{r4, pc}

08009508 <_realloc_r>:
 8009508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800950c:	4680      	mov	r8, r0
 800950e:	4615      	mov	r5, r2
 8009510:	460c      	mov	r4, r1
 8009512:	b921      	cbnz	r1, 800951e <_realloc_r+0x16>
 8009514:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009518:	4611      	mov	r1, r2
 800951a:	f7ff bc4b 	b.w	8008db4 <_malloc_r>
 800951e:	b92a      	cbnz	r2, 800952c <_realloc_r+0x24>
 8009520:	f7ff fbdc 	bl	8008cdc <_free_r>
 8009524:	2400      	movs	r4, #0
 8009526:	4620      	mov	r0, r4
 8009528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800952c:	f000 f81a 	bl	8009564 <_malloc_usable_size_r>
 8009530:	4285      	cmp	r5, r0
 8009532:	4606      	mov	r6, r0
 8009534:	d802      	bhi.n	800953c <_realloc_r+0x34>
 8009536:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800953a:	d8f4      	bhi.n	8009526 <_realloc_r+0x1e>
 800953c:	4629      	mov	r1, r5
 800953e:	4640      	mov	r0, r8
 8009540:	f7ff fc38 	bl	8008db4 <_malloc_r>
 8009544:	4607      	mov	r7, r0
 8009546:	2800      	cmp	r0, #0
 8009548:	d0ec      	beq.n	8009524 <_realloc_r+0x1c>
 800954a:	42b5      	cmp	r5, r6
 800954c:	462a      	mov	r2, r5
 800954e:	4621      	mov	r1, r4
 8009550:	bf28      	it	cs
 8009552:	4632      	movcs	r2, r6
 8009554:	f7ff ffca 	bl	80094ec <memcpy>
 8009558:	4621      	mov	r1, r4
 800955a:	4640      	mov	r0, r8
 800955c:	f7ff fbbe 	bl	8008cdc <_free_r>
 8009560:	463c      	mov	r4, r7
 8009562:	e7e0      	b.n	8009526 <_realloc_r+0x1e>

08009564 <_malloc_usable_size_r>:
 8009564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009568:	1f18      	subs	r0, r3, #4
 800956a:	2b00      	cmp	r3, #0
 800956c:	bfbc      	itt	lt
 800956e:	580b      	ldrlt	r3, [r1, r0]
 8009570:	18c0      	addlt	r0, r0, r3
 8009572:	4770      	bx	lr

08009574 <_init>:
 8009574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009576:	bf00      	nop
 8009578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800957a:	bc08      	pop	{r3}
 800957c:	469e      	mov	lr, r3
 800957e:	4770      	bx	lr

08009580 <_fini>:
 8009580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009582:	bf00      	nop
 8009584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009586:	bc08      	pop	{r3}
 8009588:	469e      	mov	lr, r3
 800958a:	4770      	bx	lr
