Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 20 11:18:09 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file sub_Adder_methodology_drc_routed.rpt -pb sub_Adder_methodology_drc_routed.pb -rpx sub_Adder_methodology_drc_routed.rpx
| Design       : sub_Adder
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

