Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 19 22:15:21 2017
| Host         : DESKTOP-QUJLBQI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file image_processor_wrapper_timing_summary_routed.rpt -rpx image_processor_wrapper_timing_summary_routed.rpx
| Design       : image_processor_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/datavalid_o_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: image_processor_inst/jpeg_inst/jpeg_header_p/error_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: image_processor_inst/jpeg_inst/jpeg_huffman_p/err_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: image_processor_inst/jpeg_inst/ready_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: image_processor_inst/state_reg[0]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: image_processor_inst/state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6498 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.570    -1842.750                    334                14001        0.053        0.000                      0                14001        3.000        0.000                       0                  6506  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 8.333}      16.667          60.000          
  clk_out2_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 8.333}      16.667          60.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -2.353      -18.428                     10                11859        0.134        0.000                      0                11859        7.083        0.000                       0                  6429  
  clk_out2_clk_wiz_0         29.537        0.000                      0                  406        0.207        0.000                      0                  406       19.500        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -2.351      -18.413                     10                11859        0.134        0.000                      0                11859        7.083        0.000                       0                  6429  
  clk_out2_clk_wiz_0_1       29.540        0.000                      0                  406        0.207        0.000                      0                  406       19.500        0.000                       0                    73  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -2.353      -18.428                     10                11859        0.053        0.000                      0                11859  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -7.570    -1824.322                    324                  324        0.311        0.000                      0                  324  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -7.570    -1824.322                    324                  324        0.311        0.000                      0                  324  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         29.537        0.000                      0                  406        0.113        0.000                      0                  406  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -2.353      -18.428                     10                11859        0.053        0.000                      0                11859  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -7.567    -1823.271                    324                  324        0.314        0.000                      0                  324  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       29.537        0.000                      0                  406        0.113        0.000                      0                  406  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -7.567    -1823.271                    324                  324        0.314        0.000                      0                  324  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.616        0.000                      0                 1736        0.354        0.000                      0                 1736  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.616        0.000                      0                 1736        0.273        0.000                      0                 1736  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.616        0.000                      0                 1736        0.273        0.000                      0                 1736  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.617        0.000                      0                 1736        0.354        0.000                      0                 1736  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -2.353ns,  Total Violation      -18.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.171ns  (logic 10.059ns (55.359%)  route 8.112ns (44.641%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 15.356 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.156    17.372    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.710    15.356    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.837    
                         clock uncertainty           -0.081    15.756    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.019    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.372    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.101ns  (logic 10.059ns (55.571%)  route 8.042ns (44.429%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.087    17.303    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.706    15.352    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.833    
                         clock uncertainty           -0.081    15.752    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.015    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 10.059ns (56.656%)  route 7.696ns (43.344%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.740    16.956    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.081    15.592    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.855    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 10.059ns (56.712%)  route 7.678ns (43.288%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.722    16.938    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.548    15.194    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.674    
                         clock uncertainty           -0.081    15.594    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.857    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.541ns  (logic 10.059ns (57.346%)  route 7.482ns (42.654%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 15.183 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.526    16.742    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.537    15.183    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.663    
                         clock uncertainty           -0.081    15.583    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.846    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.636ns  (logic 10.059ns (57.038%)  route 7.577ns (42.962%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.621    16.837    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.632    15.278    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.758    
                         clock uncertainty           -0.081    15.678    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.941    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 10.059ns (57.916%)  route 7.309ns (42.084%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.354    16.570    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.630    15.276    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.756    
                         clock uncertainty           -0.081    15.676    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.939    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.292ns  (logic 10.059ns (58.170%)  route 7.233ns (41.830%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 15.273 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.278    16.494    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.627    15.273    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.753    
                         clock uncertainty           -0.081    15.673    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.936    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -16.494    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 10.059ns (58.966%)  route 7.000ns (41.034%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 15.188 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.044    16.260    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.542    15.188    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.668    
                         clock uncertainty           -0.081    15.588    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.851    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                 -1.410    

Slack (VIOLATED) :        -1.214ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.867ns  (logic 10.059ns (59.636%)  route 6.808ns (40.364%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          0.853    16.069    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.081    15.592    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.855    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X28Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/Q
                         net (fo=1, routed)           0.053    -0.406    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1189
    SLICE_X29Y69         LUT3 (Prop_lut3_I1_O)        0.045    -0.361 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3402/O
                         net (fo=1, routed)           0.000    -0.361    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N16053
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/C
                         clock pessimism              0.254    -0.587    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.092    -0.495    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X36Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/Q
                         net (fo=1, routed)           0.054    -0.409    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3017
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.045    -0.364 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU251/O
                         net (fo=1, routed)           0.000    -0.364    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3223
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/C
                         clock pessimism              0.254    -0.591    
    SLICE_X37Y72         FDCE (Hold_fdce_C_D)         0.092    -0.499    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.274ns (54.140%)  route 0.232ns (45.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.566    -0.598    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X50Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/Q
                         net (fo=1, routed)           0.232    -0.202    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33314
    SLICE_X52Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.157 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10449/O
                         net (fo=1, routed)           0.000    -0.157    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46290
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10444_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46190
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105    -0.229    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.308ns (60.904%)  route 0.198ns (39.096%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.567    -0.597    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y99         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/Q
                         net (fo=5, routed)           0.197    -0.259    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N47858
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.146 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10194_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48627
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10218_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48531
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.830    -0.843    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/C
                         clock pessimism              0.509    -0.334    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.190ns (67.304%)  route 0.092ns (32.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.555    -0.609    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X51Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/Q
                         net (fo=2, routed)           0.092    -0.376    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61]__0[9]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[62][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/p_0_in[9]
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.823    -0.850    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.131    -0.465    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.556    -0.608    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X60Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/Q
                         net (fo=1, routed)           0.099    -0.345    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/ff_to_srl5<6>[3]
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.826    -0.847    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X58Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.484    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.613%)  route 0.111ns (37.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X33Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/Q
                         net (fo=1, routed)           0.111    -0.343    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N979
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.298 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4017/O
                         net (fo=1, routed)           0.000    -0.298    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N18422
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.839    -0.834    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/C
                         clock pessimism              0.275    -0.559    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.121    -0.438    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.563    -0.601    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X55Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/Q
                         net (fo=1, routed)           0.087    -0.373    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33427
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.328 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13202/O
                         net (fo=1, routed)           0.000    -0.328    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N60554
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.833    -0.840    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/C
                         clock pessimism              0.252    -0.588    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.120    -0.468    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X35Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/Q
                         net (fo=1, routed)           0.087    -0.376    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N963
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.331 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2524/O
                         net (fo=1, routed)           0.000    -0.331    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N12499
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/C
                         clock pessimism              0.254    -0.591    
    SLICE_X34Y72         FDCE (Hold_fdce_C_D)         0.120    -0.471    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.593    -0.571    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X77Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/Q
                         net (fo=4, routed)           0.088    -0.342    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/DEBUG_WR_PNTR[2]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.297 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor00061/O
                         net (fo=1, routed)           0.000    -0.297    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor0006
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.865    -0.808    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/C
                         clock pessimism              0.250    -0.558    
    SLICE_X76Y63         FDCE (Hold_fdce_C_D)         0.121    -0.437    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X0Y34     image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/B7108/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y17     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y6      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y7      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y15     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU123/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU123/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU126/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU126/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y81     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU59/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y81     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU59/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X50Y82     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU106/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X50Y82     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU106/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.537ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 4.484ns (44.830%)  route 5.518ns (55.170%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082     9.085    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.066    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.623    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                 29.537    

Slack (MET) :             29.587ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 4.484ns (45.081%)  route 5.462ns (54.919%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026     9.030    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615    38.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.154    
                         clock uncertainty           -0.094    39.060    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.617    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 29.587    

Slack (MET) :             29.594ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 4.484ns (45.049%)  route 5.470ns (54.951%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199     9.037    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701    38.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.168    
                         clock uncertainty           -0.094    39.074    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.631    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.594    

Slack (MET) :             29.639ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.484ns (45.546%)  route 5.361ns (54.454%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925     8.928    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549    38.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.576    39.105    
                         clock uncertainty           -0.094    39.011    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.568    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                 29.639    

Slack (MET) :             29.663ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 4.484ns (45.333%)  route 5.407ns (54.667%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137     8.974    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707    38.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.487    39.174    
                         clock uncertainty           -0.094    39.080    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.637    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 29.663    

Slack (MET) :             29.677ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 4.484ns (45.858%)  route 5.294ns (54.142%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094     8.861    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537    38.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.094    38.982    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.539    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 29.677    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 4.484ns (46.015%)  route 5.261ns (53.985%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060     8.828    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543    38.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.082    
                         clock uncertainty           -0.094    38.988    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.545    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.729ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 4.484ns (45.705%)  route 5.327ns (54.295%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056     8.894    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.066    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.623    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 29.729    

Slack (MET) :             29.762ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 4.484ns (45.778%)  route 5.311ns (54.222%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.304     7.009    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[14]_INST_0/O
                         net (fo=1, routed)           0.622     7.755    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[14]
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.879 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.000     8.878    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.710    38.690    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.094    39.083    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.640    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 29.762    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 4.484ns (45.947%)  route 5.275ns (54.053%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005     8.842    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626    38.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.165    
                         clock uncertainty           -0.094    39.071    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.628    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 29.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.852%)  route 0.125ns (40.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.337    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[6]
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[8]
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.091    -0.498    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.851%)  route 0.229ns (55.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.229    -0.232    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.187 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.187    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[9]
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.831    -0.842    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092    -0.475    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.560    -0.604    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.266    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[0]
    SLICE_X68Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.221    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[0]
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X68Y69         FDRE (Hold_fdre_C_D)         0.091    -0.513    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.354%)  route 0.253ns (57.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.253    -0.207    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X64Y67         LUT3 (Prop_lut3_I0_O)        0.045    -0.162 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.162    image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.091    -0.497    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.124%)  route 0.302ns (61.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/Q
                         net (fo=6, routed)           0.172    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[8]
    SLICE_X68Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[9]_i_1/O
                         net (fo=2, routed)           0.130    -0.117    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[9]
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.829    -0.844    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.070    -0.499    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.306%)  route 0.313ns (62.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.112    -0.107    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.070    -0.498    image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.170%)  route 0.311ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y64         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.311    -0.163    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.006    -0.559    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.129    -0.090    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.066    -0.502    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.506%)  route 0.324ns (63.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/Q
                         net (fo=9, routed)           0.324    -0.137    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.045    -0.092 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.092    image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.510    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.092%)  route 0.379ns (72.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.379    -0.082    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.060    -0.505    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.423    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y17     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y63     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y72     image_processor_inst/vga_controller_inst/vgadriver_inst/H_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y72     image_processor_inst/vga_controller_inst/vgadriver_inst/V_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y67     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y67     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -2.351ns,  Total Violation      -18.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.171ns  (logic 10.059ns (55.359%)  route 8.112ns (44.641%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 15.356 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.156    17.372    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.710    15.356    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.837    
                         clock uncertainty           -0.079    15.758    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.021    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -17.372    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.101ns  (logic 10.059ns (55.571%)  route 8.042ns (44.429%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.087    17.303    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.706    15.352    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.833    
                         clock uncertainty           -0.079    15.754    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.017    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                 -2.286    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 10.059ns (56.656%)  route 7.696ns (43.344%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.740    16.956    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.079    15.593    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.856    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 10.059ns (56.712%)  route 7.678ns (43.288%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.722    16.938    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.548    15.194    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.674    
                         clock uncertainty           -0.079    15.595    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.858    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.541ns  (logic 10.059ns (57.346%)  route 7.482ns (42.654%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 15.183 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.526    16.742    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.537    15.183    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.663    
                         clock uncertainty           -0.079    15.584    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.847    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.636ns  (logic 10.059ns (57.038%)  route 7.577ns (42.962%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.621    16.837    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.632    15.278    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.758    
                         clock uncertainty           -0.079    15.679    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.942    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 10.059ns (57.916%)  route 7.309ns (42.084%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.354    16.570    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.630    15.276    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.756    
                         clock uncertainty           -0.079    15.677    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.940    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.557ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.292ns  (logic 10.059ns (58.170%)  route 7.233ns (41.830%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 15.273 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.278    16.494    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.627    15.273    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.753    
                         clock uncertainty           -0.079    15.674    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.937    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -16.494    
  -------------------------------------------------------------------
                         slack                                 -1.557    

Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 10.059ns (58.966%)  route 7.000ns (41.034%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 15.188 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.044    16.260    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.542    15.188    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.668    
                         clock uncertainty           -0.079    15.589    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.852    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.212ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.867ns  (logic 10.059ns (59.636%)  route 6.808ns (40.364%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          0.853    16.069    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.079    15.593    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.856    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X28Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/Q
                         net (fo=1, routed)           0.053    -0.406    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1189
    SLICE_X29Y69         LUT3 (Prop_lut3_I1_O)        0.045    -0.361 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3402/O
                         net (fo=1, routed)           0.000    -0.361    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N16053
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/C
                         clock pessimism              0.254    -0.587    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.092    -0.495    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X36Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/Q
                         net (fo=1, routed)           0.054    -0.409    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3017
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.045    -0.364 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU251/O
                         net (fo=1, routed)           0.000    -0.364    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3223
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/C
                         clock pessimism              0.254    -0.591    
    SLICE_X37Y72         FDCE (Hold_fdce_C_D)         0.092    -0.499    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.274ns (54.140%)  route 0.232ns (45.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.566    -0.598    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X50Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/Q
                         net (fo=1, routed)           0.232    -0.202    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33314
    SLICE_X52Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.157 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10449/O
                         net (fo=1, routed)           0.000    -0.157    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46290
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10444_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46190
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105    -0.229    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.308ns (60.904%)  route 0.198ns (39.096%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.567    -0.597    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y99         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/Q
                         net (fo=5, routed)           0.197    -0.259    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N47858
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.146 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10194_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48627
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10218_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48531
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.830    -0.843    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/C
                         clock pessimism              0.509    -0.334    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.190ns (67.304%)  route 0.092ns (32.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.555    -0.609    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X51Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/Q
                         net (fo=2, routed)           0.092    -0.376    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61]__0[9]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[62][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/p_0_in[9]
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.823    -0.850    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.131    -0.465    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.556    -0.608    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X60Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/Q
                         net (fo=1, routed)           0.099    -0.345    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/ff_to_srl5<6>[3]
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.826    -0.847    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X58Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.484    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.613%)  route 0.111ns (37.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X33Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/Q
                         net (fo=1, routed)           0.111    -0.343    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N979
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.298 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4017/O
                         net (fo=1, routed)           0.000    -0.298    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N18422
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.839    -0.834    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/C
                         clock pessimism              0.275    -0.559    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.121    -0.438    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.563    -0.601    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X55Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/Q
                         net (fo=1, routed)           0.087    -0.373    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33427
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.328 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13202/O
                         net (fo=1, routed)           0.000    -0.328    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N60554
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.833    -0.840    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/C
                         clock pessimism              0.252    -0.588    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.120    -0.468    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X35Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/Q
                         net (fo=1, routed)           0.087    -0.376    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N963
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.331 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2524/O
                         net (fo=1, routed)           0.000    -0.331    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N12499
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/C
                         clock pessimism              0.254    -0.591    
    SLICE_X34Y72         FDCE (Hold_fdce_C_D)         0.120    -0.471    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.593    -0.571    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X77Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/Q
                         net (fo=4, routed)           0.088    -0.342    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/DEBUG_WR_PNTR[2]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.297 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor00061/O
                         net (fo=1, routed)           0.000    -0.297    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor0006
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.865    -0.808    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/C
                         clock pessimism              0.250    -0.558    
    SLICE_X76Y63         FDCE (Hold_fdce_C_D)         0.121    -0.437    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X0Y34     image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/B7108/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y17     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y6      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y7      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y15     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU123/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU123/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU126/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y80     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU126/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y81     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU59/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y81     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU59/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X50Y82     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU106/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X50Y82     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU106/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU117/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X54Y79     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU120/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.540ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 4.484ns (44.830%)  route 5.518ns (55.170%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082     9.085    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.091    39.069    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.626    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                 29.540    

Slack (MET) :             29.590ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 4.484ns (45.081%)  route 5.462ns (54.919%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026     9.030    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615    38.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.154    
                         clock uncertainty           -0.091    39.063    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.620    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 29.590    

Slack (MET) :             29.598ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 4.484ns (45.049%)  route 5.470ns (54.951%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199     9.037    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701    38.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.168    
                         clock uncertainty           -0.091    39.077    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.634    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.598    

Slack (MET) :             29.643ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.484ns (45.546%)  route 5.361ns (54.454%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925     8.928    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549    38.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.576    39.105    
                         clock uncertainty           -0.091    39.014    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.571    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                 29.643    

Slack (MET) :             29.666ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 4.484ns (45.333%)  route 5.407ns (54.667%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137     8.974    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707    38.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.487    39.174    
                         clock uncertainty           -0.091    39.083    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.640    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 29.666    

Slack (MET) :             29.680ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 4.484ns (45.858%)  route 5.294ns (54.142%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094     8.861    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537    38.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.091    38.985    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.542    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 29.680    

Slack (MET) :             29.720ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 4.484ns (46.015%)  route 5.261ns (53.985%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060     8.828    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543    38.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.082    
                         clock uncertainty           -0.091    38.991    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.548    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 29.720    

Slack (MET) :             29.732ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 4.484ns (45.705%)  route 5.327ns (54.295%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056     8.894    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.091    39.069    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.626    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 29.732    

Slack (MET) :             29.765ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 4.484ns (45.778%)  route 5.311ns (54.222%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.304     7.009    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[14]_INST_0/O
                         net (fo=1, routed)           0.622     7.755    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[14]
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.879 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.000     8.878    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.710    38.690    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.091    39.086    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.643    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 29.765    

Slack (MET) :             29.788ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 4.484ns (45.947%)  route 5.275ns (54.053%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005     8.842    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626    38.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.165    
                         clock uncertainty           -0.091    39.074    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.631    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 29.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.852%)  route 0.125ns (40.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.337    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[6]
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[8]
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.091    -0.498    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.851%)  route 0.229ns (55.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.229    -0.232    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.187 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.187    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[9]
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.831    -0.842    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092    -0.475    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.560    -0.604    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.266    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[0]
    SLICE_X68Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.221    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[0]
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X68Y69         FDRE (Hold_fdre_C_D)         0.091    -0.513    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.354%)  route 0.253ns (57.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.253    -0.207    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X64Y67         LUT3 (Prop_lut3_I0_O)        0.045    -0.162 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.162    image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.091    -0.497    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.124%)  route 0.302ns (61.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/Q
                         net (fo=6, routed)           0.172    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[8]
    SLICE_X68Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[9]_i_1/O
                         net (fo=2, routed)           0.130    -0.117    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[9]
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.829    -0.844    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.070    -0.499    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.306%)  route 0.313ns (62.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.112    -0.107    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.070    -0.498    image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.170%)  route 0.311ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y64         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.311    -0.163    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.006    -0.559    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.129    -0.090    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.066    -0.502    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.506%)  route 0.324ns (63.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/Q
                         net (fo=9, routed)           0.324    -0.137    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.045    -0.092 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.092    image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.510    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.092%)  route 0.379ns (72.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.379    -0.082    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.060    -0.505    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.423    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y17     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y65     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y63     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y72     image_processor_inst/vga_controller_inst/vgadriver_inst/H_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y72     image_processor_inst/vga_controller_inst/vgadriver_inst/V_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y66     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y67     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y67     image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -2.353ns,  Total Violation      -18.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.171ns  (logic 10.059ns (55.359%)  route 8.112ns (44.641%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 15.356 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.156    17.372    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.710    15.356    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.837    
                         clock uncertainty           -0.081    15.756    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.019    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.372    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.101ns  (logic 10.059ns (55.571%)  route 8.042ns (44.429%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.087    17.303    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.706    15.352    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.833    
                         clock uncertainty           -0.081    15.752    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.015    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 10.059ns (56.656%)  route 7.696ns (43.344%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.740    16.956    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.081    15.592    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.855    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 10.059ns (56.712%)  route 7.678ns (43.288%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.722    16.938    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.548    15.194    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.674    
                         clock uncertainty           -0.081    15.594    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.857    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.541ns  (logic 10.059ns (57.346%)  route 7.482ns (42.654%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 15.183 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.526    16.742    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.537    15.183    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.663    
                         clock uncertainty           -0.081    15.583    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.846    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.636ns  (logic 10.059ns (57.038%)  route 7.577ns (42.962%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.621    16.837    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.632    15.278    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.758    
                         clock uncertainty           -0.081    15.678    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.941    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 10.059ns (57.916%)  route 7.309ns (42.084%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.354    16.570    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.630    15.276    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.756    
                         clock uncertainty           -0.081    15.676    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.939    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.292ns  (logic 10.059ns (58.170%)  route 7.233ns (41.830%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 15.273 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.278    16.494    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.627    15.273    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.753    
                         clock uncertainty           -0.081    15.673    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.936    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -16.494    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 10.059ns (58.966%)  route 7.000ns (41.034%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 15.188 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.044    16.260    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.542    15.188    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.668    
                         clock uncertainty           -0.081    15.588    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.851    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                 -1.410    

Slack (VIOLATED) :        -1.214ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.867ns  (logic 10.059ns (59.636%)  route 6.808ns (40.364%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          0.853    16.069    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.081    15.592    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.855    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X28Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/Q
                         net (fo=1, routed)           0.053    -0.406    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1189
    SLICE_X29Y69         LUT3 (Prop_lut3_I1_O)        0.045    -0.361 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3402/O
                         net (fo=1, routed)           0.000    -0.361    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N16053
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.092    -0.415    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X36Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/Q
                         net (fo=1, routed)           0.054    -0.409    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3017
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.045    -0.364 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU251/O
                         net (fo=1, routed)           0.000    -0.364    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3223
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.081    -0.511    
    SLICE_X37Y72         FDCE (Hold_fdce_C_D)         0.092    -0.419    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.274ns (54.140%)  route 0.232ns (45.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.566    -0.598    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X50Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/Q
                         net (fo=1, routed)           0.232    -0.202    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33314
    SLICE_X52Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.157 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10449/O
                         net (fo=1, routed)           0.000    -0.157    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46290
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10444_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46190
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.081    -0.254    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105    -0.149    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.308ns (60.904%)  route 0.198ns (39.096%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.567    -0.597    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y99         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/Q
                         net (fo=5, routed)           0.197    -0.259    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N47858
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.146 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10194_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48627
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10218_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48531
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.830    -0.843    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.081    -0.254    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.149    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.190ns (67.304%)  route 0.092ns (32.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.555    -0.609    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X51Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/Q
                         net (fo=2, routed)           0.092    -0.376    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61]__0[9]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[62][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/p_0_in[9]
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.823    -0.850    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.081    -0.516    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.131    -0.385    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.556    -0.608    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X60Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/Q
                         net (fo=1, routed)           0.099    -0.345    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/ff_to_srl5<6>[3]
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.826    -0.847    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.081    -0.513    
    SLICE_X58Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.404    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.613%)  route 0.111ns (37.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X33Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/Q
                         net (fo=1, routed)           0.111    -0.343    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N979
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.298 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4017/O
                         net (fo=1, routed)           0.000    -0.298    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N18422
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.839    -0.834    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.081    -0.479    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.121    -0.358    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.563    -0.601    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X55Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/Q
                         net (fo=1, routed)           0.087    -0.373    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33427
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.328 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13202/O
                         net (fo=1, routed)           0.000    -0.328    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N60554
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.833    -0.840    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.081    -0.508    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.120    -0.388    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X35Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/Q
                         net (fo=1, routed)           0.087    -0.376    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N963
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.331 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2524/O
                         net (fo=1, routed)           0.000    -0.331    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N12499
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.081    -0.511    
    SLICE_X34Y72         FDCE (Hold_fdce_C_D)         0.120    -0.391    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.593    -0.571    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X77Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/Q
                         net (fo=4, routed)           0.088    -0.342    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/DEBUG_WR_PNTR[2]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.297 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor00061/O
                         net (fo=1, routed)           0.000    -0.297    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor0006
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.865    -0.808    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/C
                         clock pessimism              0.250    -0.558    
                         clock uncertainty            0.081    -0.478    
    SLICE_X76Y63         FDCE (Hold_fdce_C_D)         0.121    -0.357    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          324  Failing Endpoints,  Worst Slack       -7.570ns,  Total Violation    -1824.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.570ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.156ns  (logic 4.793ns (47.193%)  route 5.363ns (52.807%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082   125.908    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.214   118.781    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.338    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.338    
                         arrival time                        -125.908    
  -------------------------------------------------------------------
                         slack                                 -7.570    

Slack (VIOLATED) :        -7.520ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.101ns  (logic 4.793ns (47.453%)  route 5.308ns (52.547%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 118.594 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026   125.853    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615   118.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.989    
                         clock uncertainty           -0.214   118.775    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.332    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.332    
                         arrival time                        -125.853    
  -------------------------------------------------------------------
                         slack                                 -7.520    

Slack (VIOLATED) :        -7.485ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.999ns  (logic 4.793ns (47.934%)  route 5.206ns (52.066%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 118.528 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925   125.751    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549   118.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.923    
                         clock uncertainty           -0.214   118.709    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.266    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.266    
                         arrival time                        -125.751    
  -------------------------------------------------------------------
                         slack                                 -7.485    

Slack (VIOLATED) :        -7.441ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.108ns  (logic 4.793ns (47.419%)  route 5.315ns (52.581%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 118.681 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199   125.860    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701   118.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.076    
                         clock uncertainty           -0.214   118.862    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.419    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.419    
                         arrival time                        -125.860    
  -------------------------------------------------------------------
                         slack                                 -7.441    

Slack (VIOLATED) :        -7.430ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.932ns  (logic 4.793ns (48.257%)  route 5.139ns (51.743%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094   125.684    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537   118.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.911    
                         clock uncertainty           -0.214   118.697    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.254    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.254    
                         arrival time                        -125.684    
  -------------------------------------------------------------------
                         slack                                 -7.430    

Slack (VIOLATED) :        -7.390ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.899ns  (logic 4.793ns (48.420%)  route 5.106ns (51.580%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 118.522 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060   125.651    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543   118.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.917    
                         clock uncertainty           -0.214   118.703    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.260    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.260    
                         arrival time                        -125.651    
  -------------------------------------------------------------------
                         slack                                 -7.390    

Slack (VIOLATED) :        -7.378ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.965ns  (logic 4.793ns (48.099%)  route 5.172ns (51.901%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056   125.717    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.214   118.781    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.338    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.338    
                         arrival time                        -125.717    
  -------------------------------------------------------------------
                         slack                                 -7.378    

Slack (VIOLATED) :        -7.372ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.045ns  (logic 4.793ns (47.714%)  route 5.252ns (52.286%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 118.687 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137   125.797    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707   118.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   119.082    
                         clock uncertainty           -0.214   118.868    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.425    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.425    
                         arrival time                        -125.797    
  -------------------------------------------------------------------
                         slack                                 -7.372    

Slack (VIOLATED) :        -7.337ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.851ns  (logic 4.793ns (48.657%)  route 5.058ns (51.343%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.776   125.603    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.548   118.527    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.922    
                         clock uncertainty           -0.214   118.708    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.265    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.265    
                         arrival time                        -125.603    
  -------------------------------------------------------------------
                         slack                                 -7.337    

Slack (VIOLATED) :        -7.322ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.913ns  (logic 4.793ns (48.350%)  route 5.120ns (51.650%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 118.605 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005   125.665    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626   118.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.000    
                         clock uncertainty           -0.214   118.786    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.343    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.343    
                         arrival time                        -125.665    
  -------------------------------------------------------------------
                         slack                                 -7.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.387ns (41.409%)  route 0.548ns (58.591%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.000     0.334    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[1]
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.835    -0.838    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.214    -0.068    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.023    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.422ns (30.427%)  route 0.965ns (69.573%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.376     0.785    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.214    -0.023    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.160    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.387ns (31.392%)  route 0.846ns (68.608%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.447     0.396    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.441 r  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          0.192     0.633    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[4]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.214    -0.071    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.076     0.005    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.387ns (27.539%)  route 1.018ns (72.461%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.446     0.395    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  image_processor_inst/vga_controller_inst/video_mem_i_28/O
                         net (fo=19, routed)          0.365     0.805    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[11]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.214    -0.023    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.160    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.422ns (29.940%)  route 0.988ns (70.060%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.399     0.807    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.214    -0.021    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.162    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.387ns (26.667%)  route 1.064ns (73.333%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.517     0.851    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.909    -0.764    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.214     0.007    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.187    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.387ns (26.856%)  route 1.054ns (73.144%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.506     0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.214    -0.021    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.159    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.387ns (26.448%)  route 1.076ns (73.552%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.529     0.863    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.902    -0.771    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.214    -0.000    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.180    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.387ns (30.117%)  route 0.898ns (69.883%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.500     0.449    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.494 r  image_processor_inst/vga_controller_inst/video_mem_i_23/O
                         net (fo=20, routed)          0.191     0.685    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[2]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.214    -0.071    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.072     0.001    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.387ns (26.757%)  route 1.059ns (73.243%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.393     0.342    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.387 r  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          0.459     0.846    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[14]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.214    -0.023    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.160    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.686    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          324  Failing Endpoints,  Worst Slack       -7.570ns,  Total Violation    -1824.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.570ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.156ns  (logic 4.793ns (47.193%)  route 5.363ns (52.807%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082   125.908    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.214   118.781    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.338    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.338    
                         arrival time                        -125.908    
  -------------------------------------------------------------------
                         slack                                 -7.570    

Slack (VIOLATED) :        -7.520ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.101ns  (logic 4.793ns (47.453%)  route 5.308ns (52.547%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 118.594 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026   125.853    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615   118.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.989    
                         clock uncertainty           -0.214   118.775    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.332    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.332    
                         arrival time                        -125.853    
  -------------------------------------------------------------------
                         slack                                 -7.520    

Slack (VIOLATED) :        -7.485ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.999ns  (logic 4.793ns (47.934%)  route 5.206ns (52.066%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 118.528 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925   125.751    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549   118.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.923    
                         clock uncertainty           -0.214   118.709    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.266    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.266    
                         arrival time                        -125.751    
  -------------------------------------------------------------------
                         slack                                 -7.485    

Slack (VIOLATED) :        -7.441ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.108ns  (logic 4.793ns (47.419%)  route 5.315ns (52.581%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 118.681 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199   125.860    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701   118.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.076    
                         clock uncertainty           -0.214   118.862    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.419    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.419    
                         arrival time                        -125.860    
  -------------------------------------------------------------------
                         slack                                 -7.441    

Slack (VIOLATED) :        -7.430ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.932ns  (logic 4.793ns (48.257%)  route 5.139ns (51.743%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094   125.684    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537   118.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.911    
                         clock uncertainty           -0.214   118.697    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.254    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.254    
                         arrival time                        -125.684    
  -------------------------------------------------------------------
                         slack                                 -7.430    

Slack (VIOLATED) :        -7.390ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.899ns  (logic 4.793ns (48.420%)  route 5.106ns (51.580%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 118.522 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060   125.651    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543   118.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.917    
                         clock uncertainty           -0.214   118.703    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.260    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.260    
                         arrival time                        -125.651    
  -------------------------------------------------------------------
                         slack                                 -7.390    

Slack (VIOLATED) :        -7.378ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.965ns  (logic 4.793ns (48.099%)  route 5.172ns (51.901%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056   125.717    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.214   118.781    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.338    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.338    
                         arrival time                        -125.717    
  -------------------------------------------------------------------
                         slack                                 -7.378    

Slack (VIOLATED) :        -7.372ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.045ns  (logic 4.793ns (47.714%)  route 5.252ns (52.286%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 118.687 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137   125.797    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707   118.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   119.082    
                         clock uncertainty           -0.214   118.868    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.425    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.425    
                         arrival time                        -125.797    
  -------------------------------------------------------------------
                         slack                                 -7.372    

Slack (VIOLATED) :        -7.337ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.851ns  (logic 4.793ns (48.657%)  route 5.058ns (51.343%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.776   125.603    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.548   118.527    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.922    
                         clock uncertainty           -0.214   118.708    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.265    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.265    
                         arrival time                        -125.603    
  -------------------------------------------------------------------
                         slack                                 -7.337    

Slack (VIOLATED) :        -7.322ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.913ns  (logic 4.793ns (48.350%)  route 5.120ns (51.650%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 118.605 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005   125.665    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626   118.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.000    
                         clock uncertainty           -0.214   118.786    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.343    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.343    
                         arrival time                        -125.665    
  -------------------------------------------------------------------
                         slack                                 -7.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.387ns (41.409%)  route 0.548ns (58.591%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.000     0.334    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[1]
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.835    -0.838    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.214    -0.068    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.023    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.422ns (30.427%)  route 0.965ns (69.573%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.376     0.785    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.214    -0.023    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.160    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.387ns (31.392%)  route 0.846ns (68.608%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.447     0.396    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.441 r  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          0.192     0.633    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[4]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.214    -0.071    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.076     0.005    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.387ns (27.539%)  route 1.018ns (72.461%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.446     0.395    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  image_processor_inst/vga_controller_inst/video_mem_i_28/O
                         net (fo=19, routed)          0.365     0.805    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[11]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.214    -0.023    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.160    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.422ns (29.940%)  route 0.988ns (70.060%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.399     0.807    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.214    -0.021    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.162    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.387ns (26.667%)  route 1.064ns (73.333%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.517     0.851    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.909    -0.764    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.214     0.007    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.187    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.387ns (26.856%)  route 1.054ns (73.144%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.506     0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.214    -0.021    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.159    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.387ns (26.448%)  route 1.076ns (73.552%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.529     0.863    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.902    -0.771    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.214    -0.000    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.180    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.387ns (30.117%)  route 0.898ns (69.883%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.500     0.449    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.494 r  image_processor_inst/vga_controller_inst/video_mem_i_23/O
                         net (fo=20, routed)          0.191     0.685    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[2]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.214    -0.071    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.072     0.001    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.387ns (26.757%)  route 1.059ns (73.243%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.393     0.342    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.387 r  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          0.459     0.846    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[14]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.214    -0.023    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.160    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.686    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.537ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 4.484ns (44.830%)  route 5.518ns (55.170%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082     9.085    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.066    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.623    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                 29.537    

Slack (MET) :             29.587ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 4.484ns (45.081%)  route 5.462ns (54.919%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026     9.030    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615    38.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.154    
                         clock uncertainty           -0.094    39.060    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.617    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 29.587    

Slack (MET) :             29.594ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 4.484ns (45.049%)  route 5.470ns (54.951%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199     9.037    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701    38.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.168    
                         clock uncertainty           -0.094    39.074    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.631    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.594    

Slack (MET) :             29.639ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.484ns (45.546%)  route 5.361ns (54.454%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925     8.928    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549    38.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.576    39.105    
                         clock uncertainty           -0.094    39.011    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.568    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                 29.639    

Slack (MET) :             29.663ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 4.484ns (45.333%)  route 5.407ns (54.667%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137     8.974    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707    38.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.487    39.174    
                         clock uncertainty           -0.094    39.080    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.637    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 29.663    

Slack (MET) :             29.677ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 4.484ns (45.858%)  route 5.294ns (54.142%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094     8.861    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537    38.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.094    38.982    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.539    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 29.677    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 4.484ns (46.015%)  route 5.261ns (53.985%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060     8.828    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543    38.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.082    
                         clock uncertainty           -0.094    38.988    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.545    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.729ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 4.484ns (45.705%)  route 5.327ns (54.295%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056     8.894    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.066    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.623    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 29.729    

Slack (MET) :             29.762ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 4.484ns (45.778%)  route 5.311ns (54.222%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.304     7.009    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[14]_INST_0/O
                         net (fo=1, routed)           0.622     7.755    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[14]
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.879 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.000     8.878    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.710    38.690    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.094    39.083    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.640    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 29.762    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 4.484ns (45.947%)  route 5.275ns (54.053%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005     8.842    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626    38.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.165    
                         clock uncertainty           -0.094    39.071    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.628    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 29.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.852%)  route 0.125ns (40.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.337    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[6]
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[8]
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.094    -0.495    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.091    -0.404    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.851%)  route 0.229ns (55.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.229    -0.232    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.187 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.187    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[9]
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.831    -0.842    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.094    -0.473    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092    -0.381    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.560    -0.604    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.266    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[0]
    SLICE_X68Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.221    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[0]
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.094    -0.510    
    SLICE_X68Y69         FDRE (Hold_fdre_C_D)         0.091    -0.419    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.354%)  route 0.253ns (57.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.253    -0.207    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X64Y67         LUT3 (Prop_lut3_I0_O)        0.045    -0.162 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.162    image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.094    -0.494    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.091    -0.403    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.124%)  route 0.302ns (61.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/Q
                         net (fo=6, routed)           0.172    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[8]
    SLICE_X68Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[9]_i_1/O
                         net (fo=2, routed)           0.130    -0.117    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[9]
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.829    -0.844    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.094    -0.475    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.070    -0.405    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.306%)  route 0.313ns (62.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.112    -0.107    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.094    -0.474    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.070    -0.404    image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.170%)  route 0.311ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y64         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.311    -0.163    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.094    -0.471    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.006    -0.465    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.129    -0.090    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.094    -0.474    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.066    -0.408    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.506%)  route 0.324ns (63.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/Q
                         net (fo=9, routed)           0.324    -0.137    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.045    -0.092 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.092    image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.094    -0.507    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.416    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.092%)  route 0.379ns (72.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.379    -0.082    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.094    -0.471    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.060    -0.411    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -2.353ns,  Total Violation      -18.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.171ns  (logic 10.059ns (55.359%)  route 8.112ns (44.641%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 15.356 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.156    17.372    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.710    15.356    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.837    
                         clock uncertainty           -0.081    15.756    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.019    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.372    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.101ns  (logic 10.059ns (55.571%)  route 8.042ns (44.429%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          2.087    17.303    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.706    15.352    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.833    
                         clock uncertainty           -0.081    15.752    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.015    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 10.059ns (56.656%)  route 7.696ns (43.344%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.740    16.956    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.081    15.592    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.855    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 10.059ns (56.712%)  route 7.678ns (43.288%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.722    16.938    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.548    15.194    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.674    
                         clock uncertainty           -0.081    15.594    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.857    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.541ns  (logic 10.059ns (57.346%)  route 7.482ns (42.654%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 15.183 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.526    16.742    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.537    15.183    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.663    
                         clock uncertainty           -0.081    15.583    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.846    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.636ns  (logic 10.059ns (57.038%)  route 7.577ns (42.962%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 15.278 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.621    16.837    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.632    15.278    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.758    
                         clock uncertainty           -0.081    15.678    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.941    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 10.059ns (57.916%)  route 7.309ns (42.084%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 15.276 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.354    16.570    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.630    15.276    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.756    
                         clock uncertainty           -0.081    15.676    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.939    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.292ns  (logic 10.059ns (58.170%)  route 7.233ns (41.830%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 15.273 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.278    16.494    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.627    15.273    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.753    
                         clock uncertainty           -0.081    15.673    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.936    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -16.494    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 10.059ns (58.966%)  route 7.000ns (41.034%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 15.188 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.044    16.260    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.542    15.188    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.668    
                         clock uncertainty           -0.081    15.588    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.851    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                 -1.410    

Slack (VIOLATED) :        -1.214ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.867ns  (logic 10.059ns (59.636%)  route 6.808ns (40.364%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.741    -0.799    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y21         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.083 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.426     1.509    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[78]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.633    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0_i_1_n_0
    SLICE_X75Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     1.871 r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[6]_INST_0/O
                         net (fo=2, routed)           0.633     2.505    image_processor_inst/edge_detector_inst/b[6]
    SLICE_X80Y95         LUT2 (Prop_lut2_I0_O)        0.298     2.803 r  image_processor_inst/edge_detector_inst/error0_i_5/O
                         net (fo=1, routed)           0.000     2.803    image_processor_inst/edge_detector_inst/error0_i_5_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.183 r  image_processor_inst/edge_detector_inst/error0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    image_processor_inst/edge_detector_inst/error0_i_2_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  image_processor_inst/edge_detector_inst/error0_i_1/O[0]
                         net (fo=18, routed)          0.961     4.362    image_processor_inst/edge_detector_inst/error0_i_1_n_7
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.012     8.374 r  image_processor_inst/edge_detector_inst/error0/P[16]
                         net (fo=1, routed)           0.438     8.812    image_processor_inst/edge_detector_inst/error0_n_89
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    10.828 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.830    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.348 f  image_processor_inst/edge_detector_inst/error__0/P[7]
                         net (fo=1, routed)           0.995    13.344    image_processor_inst/edge_detector_inst/error__0_n_98
    SLICE_X78Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.468 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_2/O
                         net (fo=1, routed)           0.738    14.206    image_processor_inst/edge_detector_inst/colour_INST_0_i_2_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.762    15.092    image_processor_inst/vga_controller_inst/colour
    SLICE_X75Y85         LUT2 (Prop_lut2_I0_O)        0.124    15.216 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          0.853    16.069    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.081    15.592    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.855    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X28Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3350/Q
                         net (fo=1, routed)           0.053    -0.406    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1189
    SLICE_X29Y69         LUT3 (Prop_lut3_I1_O)        0.045    -0.361 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3402/O
                         net (fo=1, routed)           0.000    -0.361    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N16053
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X29Y69         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.092    -0.415    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3403
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X36Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU257/Q
                         net (fo=1, routed)           0.054    -0.409    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3017
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.045    -0.364 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU251/O
                         net (fo=1, routed)           0.000    -0.364    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N3223
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X37Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.081    -0.511    
    SLICE_X37Y72         FDCE (Hold_fdce_C_D)         0.092    -0.419    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU252
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.274ns (54.140%)  route 0.232ns (45.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.566    -0.598    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X50Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10312/Q
                         net (fo=1, routed)           0.232    -0.202    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33314
    SLICE_X52Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.157 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10449/O
                         net (fo=1, routed)           0.000    -0.157    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46290
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10444_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N46190
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X52Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.081    -0.254    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105    -0.149    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10454
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.308ns (60.904%)  route 0.198ns (39.096%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.567    -0.597    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y99         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10108/Q
                         net (fo=5, routed)           0.197    -0.259    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N47858
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.146 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10194_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48627
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.092 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10218_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.092    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N48531
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.830    -0.843    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y100        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.081    -0.254    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.149    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10221
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.190ns (67.304%)  route 0.092ns (32.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.555    -0.609    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X51Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61][9]/Q
                         net (fo=2, routed)           0.092    -0.376    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in_reg[61]__0[9]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[62][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/p_0_in[9]
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.823    -0.850    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X50Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.081    -0.516    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.131    -0.385    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[62][9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.556    -0.608    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X60Y71         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[2].i_all_other_pairs.reg/Q
                         net (fo=1, routed)           0.099    -0.345    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/ff_to_srl5<6>[3]
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.826    -0.847    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/clk
    SLICE_X58Y70         SRL16E                                       r  image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.081    -0.513    
    SLICE_X58Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.404    image_processor_inst/jpeg_inst/jpeg_dequantize_p/jpeg_qt_sr_0_1_p/BU2/U0/gen_fixed_ram.gen_width[6].i_depth_gt_17.i_not_multiple_of_17.i_depth_minus_1_not_multiple_of_17.i_reg_gen_loop[3].i_final_ram.ram
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.613%)  route 0.111ns (37.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X33Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU3180/Q
                         net (fo=1, routed)           0.111    -0.343    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N979
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.298 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4017/O
                         net (fo=1, routed)           0.000    -0.298    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N18422
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.839    -0.834    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y89         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.081    -0.479    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.121    -0.358    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4018
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.563    -0.601    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X55Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11956/Q
                         net (fo=1, routed)           0.087    -0.373    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33427
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.328 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13202/O
                         net (fo=1, routed)           0.000    -0.328    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N60554
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.833    -0.840    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.081    -0.508    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.120    -0.388    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU13203
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X35Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2496/Q
                         net (fo=1, routed)           0.087    -0.376    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N963
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.331 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2524/O
                         net (fo=1, routed)           0.000    -0.331    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N12499
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.828    -0.845    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X34Y72         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.081    -0.511    
    SLICE_X34Y72         FDCE (Hold_fdce_C_D)         0.120    -0.391    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU2525
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.593    -0.571    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X77Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2/Q
                         net (fo=4, routed)           0.088    -0.342    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/DEBUG_WR_PNTR[2]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.297 r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor00061/O
                         net (fo=1, routed)           0.000    -0.297    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/_xor0006
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.865    -0.808    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X76Y63         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1/C
                         clock pessimism              0.250    -0.558    
                         clock uncertainty            0.081    -0.478    
    SLICE_X76Y63         FDCE (Hold_fdce_C_D)         0.121    -0.357    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          324  Failing Endpoints,  Worst Slack       -7.567ns,  Total Violation    -1823.271ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.567ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.156ns  (logic 4.793ns (47.193%)  route 5.363ns (52.807%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082   125.908    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.211   118.785    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.342    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.342    
                         arrival time                        -125.908    
  -------------------------------------------------------------------
                         slack                                 -7.567    

Slack (VIOLATED) :        -7.517ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.101ns  (logic 4.793ns (47.453%)  route 5.308ns (52.547%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 118.594 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026   125.853    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615   118.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.989    
                         clock uncertainty           -0.211   118.779    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.336    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.336    
                         arrival time                        -125.853    
  -------------------------------------------------------------------
                         slack                                 -7.517    

Slack (VIOLATED) :        -7.481ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.999ns  (logic 4.793ns (47.934%)  route 5.206ns (52.066%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 118.528 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925   125.751    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549   118.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.923    
                         clock uncertainty           -0.211   118.713    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.270    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.270    
                         arrival time                        -125.751    
  -------------------------------------------------------------------
                         slack                                 -7.481    

Slack (VIOLATED) :        -7.438ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.108ns  (logic 4.793ns (47.419%)  route 5.315ns (52.581%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 118.681 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199   125.860    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701   118.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.076    
                         clock uncertainty           -0.211   118.865    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.422    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.422    
                         arrival time                        -125.860    
  -------------------------------------------------------------------
                         slack                                 -7.438    

Slack (VIOLATED) :        -7.427ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.932ns  (logic 4.793ns (48.257%)  route 5.139ns (51.743%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094   125.684    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537   118.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.911    
                         clock uncertainty           -0.211   118.701    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.258    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.258    
                         arrival time                        -125.684    
  -------------------------------------------------------------------
                         slack                                 -7.427    

Slack (VIOLATED) :        -7.387ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.899ns  (logic 4.793ns (48.420%)  route 5.106ns (51.580%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 118.522 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060   125.651    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543   118.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.917    
                         clock uncertainty           -0.211   118.707    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.264    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.264    
                         arrival time                        -125.651    
  -------------------------------------------------------------------
                         slack                                 -7.387    

Slack (VIOLATED) :        -7.375ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.965ns  (logic 4.793ns (48.099%)  route 5.172ns (51.901%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056   125.717    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.211   118.785    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.342    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.342    
                         arrival time                        -125.717    
  -------------------------------------------------------------------
                         slack                                 -7.375    

Slack (VIOLATED) :        -7.369ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        10.045ns  (logic 4.793ns (47.714%)  route 5.252ns (52.286%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 118.687 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137   125.797    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707   118.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   119.082    
                         clock uncertainty           -0.211   118.871    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.428    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.428    
                         arrival time                        -125.797    
  -------------------------------------------------------------------
                         slack                                 -7.369    

Slack (VIOLATED) :        -7.334ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.851ns  (logic 4.793ns (48.657%)  route 5.058ns (51.343%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.776   125.603    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.548   118.527    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.922    
                         clock uncertainty           -0.211   118.712    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.269    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.269    
                         arrival time                        -125.603    
  -------------------------------------------------------------------
                         slack                                 -7.334    

Slack (VIOLATED) :        -7.319ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.913ns  (logic 4.793ns (48.350%)  route 5.120ns (51.650%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 118.605 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005   125.665    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626   118.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.000    
                         clock uncertainty           -0.211   118.790    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.347    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.347    
                         arrival time                        -125.665    
  -------------------------------------------------------------------
                         slack                                 -7.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.387ns (41.409%)  route 0.548ns (58.591%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.000     0.334    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[1]
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.835    -0.838    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.211    -0.071    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.020    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.422ns (30.427%)  route 0.965ns (69.573%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.376     0.785    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.211    -0.026    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.157    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.387ns (31.392%)  route 0.846ns (68.608%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.447     0.396    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.441 r  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          0.192     0.633    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[4]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.076     0.002    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.387ns (27.539%)  route 1.018ns (72.461%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.446     0.395    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  image_processor_inst/vga_controller_inst/video_mem_i_28/O
                         net (fo=19, routed)          0.365     0.805    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[11]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.211    -0.026    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.157    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.422ns (29.940%)  route 0.988ns (70.060%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.399     0.807    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.211    -0.024    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.159    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.387ns (26.667%)  route 1.064ns (73.333%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.517     0.851    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.909    -0.764    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.211     0.004    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.184    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.387ns (26.856%)  route 1.054ns (73.144%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.506     0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.211    -0.024    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.156    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.387ns (26.448%)  route 1.076ns (73.552%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.529     0.863    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.902    -0.771    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.211    -0.003    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.177    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.387ns (30.117%)  route 0.898ns (69.883%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.500     0.449    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.494 r  image_processor_inst/vga_controller_inst/video_mem_i_23/O
                         net (fo=20, routed)          0.191     0.685    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[2]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.072    -0.002    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.387ns (26.757%)  route 1.059ns (73.243%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.393     0.342    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.387 r  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          0.459     0.846    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[14]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.211    -0.026    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.157    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.537ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 4.484ns (44.830%)  route 5.518ns (55.170%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082     9.085    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.066    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.623    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                 29.537    

Slack (MET) :             29.587ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 4.484ns (45.081%)  route 5.462ns (54.919%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026     9.030    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615    38.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.154    
                         clock uncertainty           -0.094    39.060    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.617    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 29.587    

Slack (MET) :             29.594ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 4.484ns (45.049%)  route 5.470ns (54.951%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199     9.037    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701    38.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.168    
                         clock uncertainty           -0.094    39.074    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.631    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 29.594    

Slack (MET) :             29.639ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.484ns (45.546%)  route 5.361ns (54.454%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263     6.976    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780     7.880    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925     8.928    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549    38.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.576    39.105    
                         clock uncertainty           -0.094    39.011    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.568    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                 29.639    

Slack (MET) :             29.663ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 4.484ns (45.333%)  route 5.407ns (54.667%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137     8.974    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707    38.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.487    39.174    
                         clock uncertainty           -0.094    39.080    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.637    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 29.663    

Slack (MET) :             29.677ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 4.484ns (45.858%)  route 5.294ns (54.142%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094     8.861    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537    38.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.094    38.982    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.539    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 29.677    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 4.484ns (46.015%)  route 5.261ns (53.985%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803     5.589    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     5.713 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164     6.876    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.000 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643     7.644    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.768 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060     8.828    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543    38.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.082    
                         clock uncertainty           -0.094    38.988    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.545    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.729ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 4.484ns (45.705%)  route 5.327ns (54.295%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056     8.894    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.066    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.623    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 29.729    

Slack (MET) :             29.762ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 4.484ns (45.778%)  route 5.311ns (54.222%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.304     7.009    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[14]_INST_0/O
                         net (fo=1, routed)           0.622     7.755    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[14]
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.879 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.000     8.878    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.710    38.690    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y8          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.094    39.083    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.640    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 29.762    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 4.484ns (45.947%)  route 5.275ns (54.053%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.623    -0.917    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[0]/Q
                         net (fo=3, routed)           1.590     1.129    image_processor_inst/vga_controller_inst/row[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.656     4.785 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796     5.581    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     5.705 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169     6.874    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124     6.998 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716     7.714    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.838 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005     8.842    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626    38.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.165    
                         clock uncertainty           -0.094    39.071    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.628    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 29.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.852%)  route 0.125ns (40.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.337    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[6]
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[8]
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.094    -0.495    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.091    -0.404    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.851%)  route 0.229ns (55.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.229    -0.232    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.187 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.187    image_processor_inst/vga_controller_inst/vgadriver_inst/p_0_in[9]
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.831    -0.842    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.094    -0.473    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092    -0.381    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.560    -0.604    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.266    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[0]
    SLICE_X68Y69         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.221    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[0]
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.094    -0.510    
    SLICE_X68Y69         FDRE (Hold_fdre_C_D)         0.091    -0.419    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.354%)  route 0.253ns (57.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X65Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=10, routed)          0.253    -0.207    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[5]
    SLICE_X64Y67         LUT3 (Prop_lut3_I0_O)        0.045    -0.162 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.162    image_processor_inst/vga_controller_inst/vgadriver_inst/column[6]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y67         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.094    -0.494    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.091    -0.403    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.124%)  route 0.302ns (61.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/Q
                         net (fo=6, routed)           0.172    -0.292    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[8]
    SLICE_X68Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[9]_i_1/O
                         net (fo=2, routed)           0.130    -0.117    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[9]
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.829    -0.844    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.094    -0.475    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.070    -0.405    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.306%)  route 0.313ns (62.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.112    -0.107    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X64Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.094    -0.474    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.070    -0.404    image_processor_inst/vga_controller_inst/vgadriver_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.170%)  route 0.311ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y64         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.311    -0.163    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X62Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.094    -0.471    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.006    -0.465    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.118%)  route 0.329ns (63.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.605    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X68Y70         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=11, routed)          0.200    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[9]
    SLICE_X67Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  image_processor_inst/vga_controller_inst/vgadriver_inst/row[5]_i_1/O
                         net (fo=2, routed)           0.129    -0.090    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical1_out[5]
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.830    -0.843    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X67Y69         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.094    -0.474    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.066    -0.408    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.506%)  route 0.324ns (63.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.563    -0.601    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/Q
                         net (fo=9, routed)           0.324    -0.137    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg__0[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.045    -0.092 r  image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.092    image_processor_inst/vga_controller_inst/vgadriver_inst/column[3]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X63Y66         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.094    -0.507    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.416    image_processor_inst/vga_controller_inst/vgadriver_inst/column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.092%)  route 0.379ns (72.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.562    -0.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.379    -0.082    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.840    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X63Y65         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.094    -0.471    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.060    -0.411    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          324  Failing Endpoints,  Worst Slack       -7.567ns,  Total Violation    -1823.271ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.567ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.156ns  (logic 4.793ns (47.193%)  route 5.363ns (52.807%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.082   125.908    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.211   118.785    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.342    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.342    
                         arrival time                        -125.908    
  -------------------------------------------------------------------
                         slack                                 -7.567    

Slack (VIOLATED) :        -7.517ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.101ns  (logic 4.793ns (47.453%)  route 5.308ns (52.547%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 118.594 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           1.026   125.853    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.615   118.594    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.989    
                         clock uncertainty           -0.211   118.779    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.336    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.336    
                         arrival time                        -125.853    
  -------------------------------------------------------------------
                         slack                                 -7.517    

Slack (VIOLATED) :        -7.481ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.999ns  (logic 4.793ns (47.934%)  route 5.206ns (52.066%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 118.528 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.925   125.751    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.549   118.528    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y10         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.923    
                         clock uncertainty           -0.211   118.713    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.270    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.270    
                         arrival time                        -125.751    
  -------------------------------------------------------------------
                         slack                                 -7.481    

Slack (VIOLATED) :        -7.438ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.108ns  (logic 4.793ns (47.419%)  route 5.315ns (52.581%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 118.681 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.199   125.860    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.701   118.681    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y6          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.076    
                         clock uncertainty           -0.211   118.865    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.422    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.422    
                         arrival time                        -125.860    
  -------------------------------------------------------------------
                         slack                                 -7.438    

Slack (VIOLATED) :        -7.427ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.932ns  (logic 4.793ns (48.257%)  route 5.139ns (51.743%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 118.516 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.094   125.684    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.537   118.516    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.911    
                         clock uncertainty           -0.211   118.701    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.258    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.258    
                         arrival time                        -125.684    
  -------------------------------------------------------------------
                         slack                                 -7.427    

Slack (VIOLATED) :        -7.387ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.899ns  (logic 4.793ns (48.420%)  route 5.106ns (51.580%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 118.522 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.164   123.699    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124   123.823 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[6]_INST_0/O
                         net (fo=1, routed)           0.643   124.466    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[6]
    SLICE_X63Y67         LUT4 (Prop_lut4_I2_O)        0.124   124.590 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.060   125.651    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.543   118.522    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.917    
                         clock uncertainty           -0.211   118.707    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.264    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.264    
                         arrival time                        -125.651    
  -------------------------------------------------------------------
                         slack                                 -7.387    

Slack (VIOLATED) :        -7.375ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.965ns  (logic 4.793ns (48.099%)  route 5.172ns (51.901%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.056   125.717    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.211   118.785    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.342    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.342    
                         arrival time                        -125.717    
  -------------------------------------------------------------------
                         slack                                 -7.375    

Slack (VIOLATED) :        -7.369ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        10.045ns  (logic 4.793ns (47.714%)  route 5.252ns (52.286%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 118.687 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.137   125.797    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.707   118.687    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y7          RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   119.082    
                         clock uncertainty           -0.211   118.871    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.428    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.428    
                         arrival time                        -125.797    
  -------------------------------------------------------------------
                         slack                                 -7.369    

Slack (VIOLATED) :        -7.334ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.851ns  (logic 4.793ns (48.657%)  route 5.058ns (51.343%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[14]
                         net (fo=1, routed)           0.803   122.411    image_processor_inst/vga_controller_inst/mem_addrb0_n_91
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124   122.535 f  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          1.263   123.798    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124   123.922 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.780   124.703    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124   124.827 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.776   125.603    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.548   118.527    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.922    
                         clock uncertainty           -0.211   118.712    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.269    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.269    
                         arrival time                        -125.603    
  -------------------------------------------------------------------
                         slack                                 -7.334    

Slack (VIOLATED) :        -7.319ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@120.000ns - clk_out1_clk_wiz_0_1 rise@116.667ns)
  Data Path Delay:        9.913ns  (logic 4.793ns (48.350%)  route 5.120ns (51.650%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 118.605 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 115.752 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.625   115.752    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X59Y64         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456   116.208 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.711   116.919    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.124   117.043 r  image_processor_inst/jpeg_inst/width_o[4]_INST_0/O
                         net (fo=19, routed)          0.724   117.767    image_processor_inst/vga_controller_inst/width[4]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841   121.608 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[18]
                         net (fo=1, routed)           0.796   122.404    image_processor_inst/vga_controller_inst/mem_addrb0_n_87
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124   122.528 f  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          1.169   123.696    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]
    SLICE_X62Y60         LUT5 (Prop_lut5_I1_O)        0.124   123.820 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[8]_INST_0/O
                         net (fo=1, routed)           0.716   124.536    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[8]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.124   124.660 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.005   125.665    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          1.626   118.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.000    
                         clock uncertainty           -0.211   118.790    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.347    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.347    
                         arrival time                        -125.665    
  -------------------------------------------------------------------
                         slack                                 -7.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.387ns (41.409%)  route 0.548ns (58.591%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.000     0.334    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[1]
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.835    -0.838    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X64Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.211    -0.071    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.020    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.422ns (30.427%)  route 0.965ns (69.573%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.376     0.785    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.211    -0.026    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.157    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.387ns (31.392%)  route 0.846ns (68.608%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.447     0.396    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.441 r  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          0.192     0.633    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[4]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.076     0.002    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.387ns (27.539%)  route 1.018ns (72.461%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.446     0.395    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  image_processor_inst/vga_controller_inst/video_mem_i_28/O
                         net (fo=19, routed)          0.365     0.805    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[11]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.211    -0.026    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.157    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.422ns (29.940%)  route 0.988ns (70.060%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.562    -0.602    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y64         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  image_processor_inst/jpeg_inst/width_reg[11]/Q
                         net (fo=1, routed)           0.143    -0.295    image_processor_inst/jpeg_inst/width[11]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  image_processor_inst/jpeg_inst/width_o[11]_INST_0/O
                         net (fo=14, routed)          0.150    -0.100    image_processor_inst/vga_controller_inst/width[11]
    SLICE_X61Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.051    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_6_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.068 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=31, routed)          0.295     0.364    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.399     0.807    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.211    -0.024    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.159    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.387ns (26.667%)  route 1.064ns (73.333%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.517     0.851    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.909    -0.764    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.211     0.004    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.184    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.387ns (26.856%)  route 1.054ns (73.144%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.506     0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.881    -0.792    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y11         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.211    -0.024    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.156    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.387ns (26.448%)  route 1.076ns (73.552%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.340     0.289    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.529     0.863    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ADDRB[15]
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.902    -0.771    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.211    -0.003    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.177    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.387ns (30.117%)  route 0.898ns (69.883%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.500     0.449    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.494 r  image_processor_inst/vga_controller_inst/video_mem_i_23/O
                         net (fo=20, routed)          0.191     0.685    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[2]
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.841    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X61Y63         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.072    -0.002    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.387ns (26.757%)  route 1.059ns (73.243%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y63         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  image_processor_inst/jpeg_inst/height_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.386    image_processor_inst/jpeg_inst/height[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.341 r  image_processor_inst/jpeg_inst/height_o[13]_INST_0/O
                         net (fo=4, routed)           0.157    -0.184    image_processor_inst/vga_controller_inst/height[13]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.049    -0.135 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.135    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_14_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.051 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=31, routed)          0.393     0.342    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.387 r  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          0.459     0.846    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[14]
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=71, routed)          0.879    -0.794    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.237    
                         clock uncertainty            0.211    -0.026    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.157    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.518ns (6.980%)  route 6.903ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.903     6.521    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y104        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y104        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.518ns (7.269%)  route 6.608ns (92.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 15.141 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.608     6.226    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y107        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.495    15.141    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y107        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/C
                         clock pessimism              0.480    15.621    
                         clock uncertainty           -0.081    15.541    
    SLICE_X68Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.136    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  8.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/C
                         clock pessimism              0.509    -0.329    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/C
                         clock pessimism              0.509    -0.329    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/C
                         clock pessimism              0.509    -0.329    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.518ns (6.980%)  route 6.903ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.903     6.521    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y104        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y104        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.518ns (7.269%)  route 6.608ns (92.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 15.141 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.608     6.226    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y107        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.495    15.141    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y107        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/C
                         clock pessimism              0.480    15.621    
                         clock uncertainty           -0.081    15.541    
    SLICE_X68Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.136    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  8.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.081    -0.252    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.081    -0.252    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.081    -0.252    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.518ns (6.980%)  route 6.903ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.903     6.521    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y104        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y104        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.081    15.542    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.518ns (7.269%)  route 6.608ns (92.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 15.141 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.608     6.226    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y107        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.495    15.141    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y107        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/C
                         clock pessimism              0.480    15.621    
                         clock uncertainty           -0.081    15.541    
    SLICE_X68Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.136    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  8.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.081    -0.249    
    SLICE_X40Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.081    -0.252    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.081    -0.252    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.081    -0.252    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.518ns (6.980%)  route 6.903ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.903     6.521    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y104        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y104        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X68Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16838
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16826
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16829
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16832
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.518ns (7.111%)  route 6.767ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.767     6.385    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X68Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16835
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16814
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16817
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16820
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.518ns (7.115%)  route 6.763ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.763     6.381    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X69Y106        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.496    15.142    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X69Y106        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823/C
                         clock pessimism              0.480    15.622    
                         clock uncertainty           -0.079    15.543    
    SLICE_X69Y106        FDCE (Recov_fdce_C_CLR)     -0.405    15.138    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16823
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.518ns (7.269%)  route 6.608ns (92.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 15.141 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.640    -0.900    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.382 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        6.608     6.226    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X68Y107        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        1.495    15.141    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X68Y107        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820/C
                         clock pessimism              0.480    15.621    
                         clock uncertainty           -0.079    15.542    
    SLICE_X68Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.137    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU11820
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  8.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544/C
                         clock pessimism              0.509    -0.329    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10544
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547/C
                         clock pessimism              0.509    -0.329    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10547
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.243%)  route 0.361ns (68.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.361    -0.070    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X41Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X41Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550/C
                         clock pessimism              0.509    -0.329    
    SLICE_X41Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10550
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14314
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14317
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU14320
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.986%)  route 0.365ns (69.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.365    -0.066    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X40Y100        FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X40Y100        FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10541
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10597
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10600
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.998%)  route 0.402ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.569    -0.595    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X38Y98         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.030    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X47Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6427, routed)        0.832    -0.841    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X47Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU10603
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.395    





