// Seed: 2807785062
module module_0 (
    output uwire id_0,
    input  tri1  id_1
    , id_3
);
  wire id_4;
  assign id_0 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd78
) (
    input uwire id_0,
    input wire _id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4
    , id_11,
    output wand id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri1 id_9
);
  reg id_12[-1  +  1 'h0 -  -1  |  1 : id_1];
  module_0 modCall_1 (
      id_7,
      id_3
  );
  assign id_12 = id_0 - id_3;
  wire id_13;
  ;
  wire id_14;
  assign id_5 = id_11;
  final id_12 = -1;
endmodule
