# Pipelined RISC-V Processor Implementation

## Optimization Task Lists

- [x] # Branch Prediction
- [x] # Add L2 Cache
- [ ] # Pipeline Bypass/Forwarding
- [ ] # Memory Tuning