{
    "components": [
        {
            "name": "DFLIP",
            "numInputs": 2,
            "numOutputs": 1,
            "type": "SUBCIRCUIT"
        },
        {
            "name": "AND",
            "numInputs": 2,
            "numOutputs": 1,
            "type": "AND"
        },
        {
            "name": "AND",
            "numInputs": 2,
            "numOutputs": 1,
            "type": "AND"
        },
        {
            "name": "NOT",
            "numInputs": 1,
            "numOutputs": 1,
            "type": "NOT"
        },
        {
            "name": "OR",
            "numInputs": 2,
            "numOutputs": 1,
            "type": "OR"
        }
    ],
    "connections": [
        {
            "fromComp": -1,
            "inPin": 1,
            "outPin": 2,
            "toComp": 0
        },
        {
            "fromComp": -1,
            "inPin": 1,
            "outPin": 1,
            "toComp": 1
        },
        {
            "fromComp": -1,
            "inPin": 0,
            "outPin": 0,
            "toComp": 1
        },
        {
            "fromComp": 0,
            "inPin": 0,
            "outPin": 0,
            "toComp": 2
        },
        {
            "fromComp": -1,
            "inPin": 0,
            "outPin": 1,
            "toComp": 3
        },
        {
            "fromComp": 3,
            "inPin": 1,
            "outPin": 0,
            "toComp": 2
        },
        {
            "fromComp": 2,
            "inPin": 0,
            "outPin": 0,
            "toComp": 4
        },
        {
            "fromComp": 1,
            "inPin": 1,
            "outPin": 0,
            "toComp": 4
        },
        {
            "fromComp": 4,
            "inPin": 0,
            "outPin": 0,
            "toComp": 0
        },
        {
            "fromComp": 0,
            "inPin": 0,
            "outPin": 0,
            "toComp": -1
        }
    ],
    "name": "1B-REG",
    "numInputs": 3,
    "numOutputs": 1
}