<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jan 25 16:52:17 2019


Command Line:  synthesis -f Signal_Generator_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Signal_Generator.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator (searchpath added)
-p C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/impl1 (searchpath added)
-p F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator (searchpath added)
Verilog design file = F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Signal_Generator.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Encoder.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Debounce.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/logic_ctrl.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DDS.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/rom/rom.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/DAC081S101_driver.v
NGD file = Signal_Generator_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file f:/fpga_project/baseboard/lab7_signal_generator/signal_generator.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab7_signal_generator/encoder.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab7_signal_generator/debounce.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab7_signal_generator/logic_ctrl.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab7_signal_generator/dds.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab7_signal_generator/rom/rom.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab7_signal_generator/dac081s101_driver.v. VERI-1482
Analyzing Verilog file C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Signal_Generator
INFO - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/signal_generator.v(18): compiling module Signal_Generator. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/encoder.v(18): compiling module Encoder. VERI-1018
WARNING - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/encoder.v(59): A_state should be on the sensitivity list. VERI-1221
WARNING - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/encoder.v(77): B_state should be on the sensitivity list. VERI-1221
INFO - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/debounce.v(18): compiling module Debounce. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/logic_ctrl.v(18): compiling module logic_ctrl. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/dds.v(18): compiling module DDS. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/rom/rom.v(8): compiling module rom. VERI-1018
INFO - synthesis: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC_renamed_due_excessive_length_1. VERI-1018
WARNING - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/signal_generator.v(76): actual bit length 1 differs from formal bit length 24 for port p_inc. VERI-1330
INFO - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/dac081s101_driver.v(18): compiling module DAC081S101_driver. VERI-1018
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Signal_Generator.
INFO - synthesis: Extracted state machine for register '\u3/wave' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000




WARNING - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/logic_ctrl.v(56): Register \u3/f_inc_i13 is stuck at Zero. VDB-5013
WARNING - synthesis: f:/fpga_project/baseboard/lab7_signal_generator/dds.v(35): Register \u4/phase_acc_478__i15 is stuck at Zero. VDB-5013
GSR instance connected to net rst_n_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Signal_Generator_drc.log.
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Signal_Generator_impl1.ngd.

################### Begin Area Report (Signal_Generator)######################
Number of register bits => 86 of 4635 (1 % )
CCU2D => 30
DP8KC => 1
FD1P3AX => 13
FD1P3AY => 2
FD1S1A => 2
FD1S3AX => 28
FD1S3AY => 4
FD1S3IX => 37
GSR => 1
IB => 5
LUT4 => 78
OB => 3
PFUMX => 10
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : clk_c, loads : 70
  Net : u5/dac_done, loads : 9
  Net : u1/clk_500us, loads : 7
  Net : u1/A_state_N_49, loads : 1
  Net : u1/B_state_N_39, loads : 1
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : u5/clk_c_enable_11, loads : 8
  Net : u2/clk_c_enable_2, loads : 1
  Net : u5/clk_c_enable_4, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u2/key_edge, loads : 18
  Net : u4/squ_dat_7, loads : 16
  Net : u5/cnt_2, loads : 15
  Net : u5/cnt_4, loads : 14
  Net : u5/cnt_3, loads : 14
  Net : u5/cnt_0, loads : 12
  Net : u1/cnt_12__N_29, loads : 12
  Net : u3/n62, loads : 10
  Net : u3/f_inc_17, loads : 9
  Net : u5/cnt_5, loads : 9
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets \u1/A_state_N_49]        |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets \u1/B_state_N_39]        |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u1/clk_500us]           |    1.000 MHz|  521.105 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets dac_done]                |    1.000 MHz|  208.073 MHz|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|  106.135 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 61.605  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.859  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
