#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 29 09:36:33 2017
# Process ID: 10604
# Current directory: C:/Users/Donald/Documents/space_invader2/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log RAT_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl
# Log file: C:/Users/Donald/Documents/space_invader2/project_1/project_1.runs/synth_1/RAT_wrapper.vds
# Journal file: C:/Users/Donald/Documents/space_invader2/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 273.242 ; gain = 66.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:39]
INFO: [Synth 8-3491] module 'RAT_CPU' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:4' bound to instance 'CPU' of component 'RAT_CPU' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:187]
INFO: [Synth 8-638] synthesizing module 'RAT_CPU' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:14]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/Donald/Documents/space_invader/space_invader/prog_rom.vhd:21' bound to instance 'my_prog_rom' of component 'prog_rom' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:265]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/Donald/Documents/space_invader/space_invader/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b1100110010010011001100111100111011000100101000001111111101000000101000000000000011000011001100111111110001001010000011111111010010101000111111000010000000110011000000000000000011101100000000100000001111111111111111111111110100000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b1000000000100000001110111100000111111110100111001110001100101100001011001000001101001100100011101010001110001111010000001101000000000100001100000000100011000001001000001111110100101010001111111101001010000000111111110100101000000011111111010000101000000011 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000011000011000011000011000010001100000010000011000000100011000000100000110000001100001100001100000000010001000100111111010011001000101110111011010010001000101110111011000011 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b1000011101011001010001010100000101000100001110010110011000000000011001110001110101101000001001110111101000000000011000110000001101101011000000010110101001001010011111100000101101111111000000100111000000000000010000100110000001100010100000011010000000000000 
	Parameter INIT_02 bound to: 256'b1000100001111001100001000100100110000010000100011000100000011001100001010100100110000100111110011000000111001001100000001110101100000111111111111100011100000001011010000010011110000111010110010100010101000001010001000011100110000000111010111100100000000001 
	Parameter INIT_03 bound to: 256'b1100001100000001100111010000000110001001000000010100100111101011011000110000001101111101000100000110100100010100100000010111100010000110010000011100101000000001100000111101100110000001101110001000001101110001011010100100101010000001101010110000101000000000 
	Parameter INIT_04 bound to: 256'b0110011011111111011001000001110101111001000100001000001100100001100000000000001010000010001100111100001100000001100110010000000110000111010110010100010111001010011000110000001101100110111111110110010000011101011110010001000010000000000000101000000111100011 
	Parameter INIT_05 bound to: 256'b1100001100000001100110010000000110000111010110010100010101001001010010011100101100101001011000000100100111001010100000110001001000001001000000001000001100010000100000101100101100001001001001011000001010111011000011000000000101001001110010100110001100000011 
	Parameter INIT_06 bound to: 256'b1000100100001010100001001010000110000000000000101000001101000011110000110000000110011001000000011000011101011001010001011100101001100011000000110110011000000000011001000001110101111001000100001000000000000010100000100001000110000011000110001000001011001011 
	Parameter INIT_07 bound to: 256'b0111100100001100100001001010000101111111000000101000010001000011110111110000000110000000000000101000010001001001011010111111111110000011110010000110101100000001100000111100001000001011000000011010100100001010100001111001001000001001000111011000100100000001 
	Parameter INIT_08 bound to: 256'b1000011101011001010001011100101001000100110000100110001100000011011001101110001101111001000011000111100000001010100000000000001010000100010010011000010000001011110000110000000110011001000000010100100111001011001010010101100001001001110010100110001100000011 
	Parameter INIT_09 bound to: 256'b0110000000000000100000000000001010000100110000111100001100000001100110010000000110000111010110010100010111001010010001001100001001100011000000110110011000000000011110010000110001111000000010101000000000000010100001000110101111000011000000011001100100000001 
	Parameter INIT_0A bound to: 256'b1000010101011000100110000000000101000000110000111000010110000010000110000100101001111000001000000110000011111111100000000000001010000101000110111100001100000001100000000000000110011000000000010100000011000011011000110000001110100000000010100111100000001100 
	Parameter INIT_0B bound to: 256'b0100010011000010010001100110100110000000000000100100100111001011010010011100001101101001111111111000010111101000100001011111000101000110011010010100100111000011100010010000000110000101110100100000100100011101010010011100001010000110000110011000000000000010 
	Parameter INIT_0C bound to: 256'b1001100000000010100110010000001010000101100010010110111100000000100110000000000101011000110010010110110100000011011110010010000010000000000000101000011101011001010001011100101001000100110000100110011000000000100000000000001010000111010110010100010111001010 
	Parameter INIT_0D bound to: 256'b0100100001001010100010010000000101101001000011001000011000011001100110000000000101011000110010010011100111010000011110010010000010000000000000101000011011000001011111100000101110000110101110111101111000000001100001100110101100001111000010101000111100000010 
	Parameter INIT_0E bound to: 256'b0100011010010010010001001001000001000101100100010000010000011111000001010011111110000000000000100111101000000000100001110101001100011010000010101001101000000010100001011111000101101101000000110100011111000011100001110000000110000111000010100100100011001011 
	Parameter INIT_0F bound to: 256'b1100011100000001100001110101100101000101010000010100010000111001100001111011101111001000000000011000011101011001010001010100000101000100001110010110011011100000100010000000000101100111000111010110100000100111100010000001100110000111100010001000000000000010 
	Parameter INIT_10 bound to: 256'b0111000100011111100000000000001010001000001000110011000100000000100010000011001100110010000000001000100001000011110100110000000101110011001011111101001000000001011100100010111111010001000000010111000100101111100001111000100010000111101110110000011111111111 
	Parameter INIT_11 bound to: 256'b0001010000000001100010010011001000010100000000000101010010000000001101000010000010000000000000101000100010000011000100010000000010001000100100110011001000000000100010001010001111010011000000010111001100011111110100100000000101110010000111111101000100000001 
	Parameter INIT_12 bound to: 256'b1000100111101010000100000000000110001010101110001000011101011001011001101111111110001000000110011000011101011001011001100000001101000101111000010100010011011001100010101011100010001010100010100001010000000001101010010111000000010100000000011010101010100000 
	Parameter INIT_13 bound to: 256'b0110011000000000010001010111000101000100011110011000101001001000100100000000000110000111010110010110011011111100010001010110000101000100011010010100110011100001110011010000000101001101110110011000011101011001011001100000000001000101011000010100010001101001 
	Parameter INIT_14 bound to: 256'b1000011101011001011001101111111110001000011110011000011101011001011001101110000001000101111000010100010011011001110100000000000110000111010110010110011011111100010001010111000101000100011110010100111011100001110011110000000101001111110110011000011101011001 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000111000101010111000100000100110000101101100000000011000101010111000100000100110000101101100111111111000101010111000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b1000100011011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/Donald/Documents/space_invader/space_invader/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (1#1) [C:/Users/Donald/Documents/space_invader/space_invader/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU.vhd:6' bound to instance 'my_alu' of component 'ALU' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:270]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU.vhd:16]
INFO: [Synth 8-3491] module 'ALU_MUX' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU_MUX.vhd:34' bound to instance 'my_ALU_MUX' of component 'ALU_MUX' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:279]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX' (3#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU_MUX.vhd:41]
INFO: [Synth 8-3491] module 'SCR_MUX' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Scratch_Pad_Mux.vhd:10' bound to instance 'my_SCR_MUX' of component 'SCR_MUX' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:285]
INFO: [Synth 8-638] synthesizing module 'SCR_MUX' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Scratch_Pad_Mux.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'SCR_MUX' (4#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Scratch_Pad_Mux.vhd:18]
INFO: [Synth 8-3491] module 'reg_mux' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/reg_mux.vhd:4' bound to instance 'my_reg_mux' of component 'reg_mux' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:292]
INFO: [Synth 8-638] synthesizing module 'reg_mux' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/reg_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'reg_mux' (5#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/reg_mux.vhd:15]
INFO: [Synth 8-3491] module 'CONTROL_UNIT' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ControlUnit.vhd:16' bound to instance 'my_cu' of component 'CONTROL_UNIT' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:300]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ControlUnit.vhd:60]
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ControlUnit.vhd:104]
WARNING: [Synth 8-614] signal 'INT' is read in the process but is not in the sensitivity list [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ControlUnit.vhd:81]
WARNING: [Synth 8-614] signal 'C_FLAG' is read in the process but is not in the sensitivity list [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ControlUnit.vhd:81]
WARNING: [Synth 8-614] signal 'Z_FLAG' is read in the process but is not in the sensitivity list [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ControlUnit.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (6#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ControlUnit.vhd:60]
INFO: [Synth 8-3491] module 'ScratchRAM' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Scratch_RAM.vhd:5' bound to instance 'my_ScratchRAM' of component 'ScratchRAM' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:338]
INFO: [Synth 8-638] synthesizing module 'ScratchRAM' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Scratch_RAM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ScratchRAM' (7#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Scratch_RAM.vhd:13]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RegisterFile.vhd:5' bound to instance 'my_regfile' of component 'RegisterFile' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:345]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RegisterFile.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (8#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RegisterFile.vhd:16]
INFO: [Synth 8-3491] module 'program_counter' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/program_counter.vhd:4' bound to instance 'my_PC' of component 'program_counter' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:355]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/program_counter.vhd:19]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/mux.vhd:4' bound to instance 'R1' of component 'mux' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/program_counter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/mux.vhd:13]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pc.vhd:6' bound to instance 'R2' of component 'pc' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/program_counter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pc.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pc' (10#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pc.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (11#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/program_counter.vhd:19]
INFO: [Synth 8-3491] module 'SCR_DATA_MUX' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/scr_data_mux.vhd:7' bound to instance 'my_SCR_DATA_MUX' of component 'SCR_DATA_MUX' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:367]
INFO: [Synth 8-638] synthesizing module 'SCR_DATA_MUX' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/scr_data_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'SCR_DATA_MUX' (12#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/scr_data_mux.vhd:14]
INFO: [Synth 8-3491] module 'FlagReg_Z' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Flag_Reg_z.vhd:11' bound to instance 'my_FlagReg_Z' of component 'FlagReg_Z' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:375]
INFO: [Synth 8-638] synthesizing module 'FlagReg_Z' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Flag_Reg_z.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FlagReg_Z' (13#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Flag_Reg_z.vhd:20]
INFO: [Synth 8-3491] module 'int_input' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/int_input.vhd:7' bound to instance 'my_int_input' of component 'int_input' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:382]
INFO: [Synth 8-638] synthesizing module 'int_input' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/int_input.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'int_input' (14#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/int_input.vhd:15]
INFO: [Synth 8-3491] module 'FlagReg_C' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Flag_Reg_c.vhd:11' bound to instance 'my_FlagReg_C' of component 'FlagReg_C' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:389]
INFO: [Synth 8-638] synthesizing module 'FlagReg_C' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Flag_Reg_c.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FlagReg_C' (15#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Flag_Reg_c.vhd:20]
INFO: [Synth 8-3491] module 'Stack_Pointer' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Stack_Pointer.vhd:6' bound to instance 'my_Stack_Pointer' of component 'Stack_Pointer' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:398]
INFO: [Synth 8-638] synthesizing module 'Stack_Pointer' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Stack_Pointer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Stack_Pointer' (16#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Stack_Pointer.vhd:16]
INFO: [Synth 8-3491] module 'flag_mux' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/flag_mux.vhd:6' bound to instance 'my_c_flag_mux' of component 'flag_mux' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:407]
INFO: [Synth 8-638] synthesizing module 'flag_mux' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/flag_mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'flag_mux' (17#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/flag_mux.vhd:13]
INFO: [Synth 8-3491] module 'flag_mux' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/flag_mux.vhd:6' bound to instance 'my_z_flag_mux' of component 'flag_mux' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:413]
INFO: [Synth 8-3491] module 'Shad_FlagReg_Z' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/shad_flag_reg_z.vhd:11' bound to instance 'my_shad_flag_reg_z' of component 'Shad_FlagReg_Z' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:419]
INFO: [Synth 8-638] synthesizing module 'Shad_FlagReg_Z' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/shad_flag_reg_z.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Shad_FlagReg_Z' (18#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/shad_flag_reg_z.vhd:18]
INFO: [Synth 8-3491] module 'Shad_FlagReg_C' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/shad_flag_reg_c.vhd:11' bound to instance 'my_shad_flag_reg_c' of component 'Shad_FlagReg_C' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:426]
INFO: [Synth 8-638] synthesizing module 'Shad_FlagReg_C' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/shad_flag_reg_c.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Shad_FlagReg_C' (19#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/shad_flag_reg_c.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RAT_CPU' (20#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RATCPU.vhd:14]
INFO: [Synth 8-3491] module 'sseg_dec_uni' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:63' bound to instance 'my_sseg_dec_uni' of component 'sseg_dec_uni' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:199]
INFO: [Synth 8-638] synthesizing module 'sseg_dec_uni' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:80]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:417' bound to instance 'my_conv1' of component 'bin2bcdconv' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:429]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (21#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:429]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:417' bound to instance 'my_conv2' of component 'bin2bcdconv' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:118]
INFO: [Synth 8-3491] module 'clk_div_2' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:573' bound to instance 'my_clk' of component 'clk_div_2' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clk_div_2' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:578]
INFO: [Synth 8-256] done synthesizing module 'clk_div_2' (22#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:578]
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:142]
WARNING: [Synth 8-614] signal 'dp_position' is read in the process but is not in the sensitivity list [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:152]
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:305]
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:313]
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:340]
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec_uni' (23#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/7_Seg.vhd:80]
WARNING: [Synth 8-5640] Port 'sclk' is missing in component declaration [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:95]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/clk_div.vhd:33' bound to instance 'my_clk_div' of component 'clk_div' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:211]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/clk_div.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (24#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/clk_div.vhd:38]
INFO: [Synth 8-3491] module 'vgaDriverBuffer' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:19' bound to instance 'VGA' of component 'vgaDriverBuffer' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:216]
INFO: [Synth 8-638] synthesizing module 'vgaDriverBuffer' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:34]
INFO: [Synth 8-3491] module 'ram2k_8' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ram2k_8.vhd:17' bound to instance 'frameBuffer' of component 'ram2k_8' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ram2k_8' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ram2k_8.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ram2k_8' (25#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ram2k_8.vhd:27]
INFO: [Synth 8-3491] module 'VGAdrive' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/VGAdrive.vhd:19' bound to instance 'vga_out' of component 'VGAdrive' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:95]
INFO: [Synth 8-638] synthesizing module 'VGAdrive' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/VGAdrive.vhd:44]
INFO: [Synth 8-4471] merging register 'row_reg[9:0]' into 'vertical_reg[9:0]' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/VGAdrive.vhd:109]
INFO: [Synth 8-4471] merging register 'column_reg[9:0]' into 'horizontal_reg[9:0]' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/VGAdrive.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'VGAdrive' (26#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/VGAdrive.vhd:44]
INFO: [Synth 8-3491] module 'vga_clk_div' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vga_clk_div.vhd:14' bound to instance 'vga_clk' of component 'vga_clk_div' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:116]
INFO: [Synth 8-638] synthesizing module 'vga_clk_div' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vga_clk_div.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_clk_div' (27#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vga_clk_div.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vgaDriverBuffer' (28#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:34]
INFO: [Synth 8-3491] module 'jstksteptop' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/jstksteptop.v:25' bound to instance 'my_jstksteptop' of component 'jstksteptop' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:249]
INFO: [Synth 8-638] synthesizing module 'jstksteptop' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/jstksteptop.v:25]
INFO: [Synth 8-638] synthesizing module 'PmodJSTK_Demo' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:40]
INFO: [Synth 8-638] synthesizing module 'PmodJSTK' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK.v:24]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/spiCtrl.v:27]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Wait bound to: 3'b010 
	Parameter Check bound to: 3'b011 
	Parameter Done bound to: 3'b100 
	Parameter byteEndVal bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (29#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/spiCtrl.v:27]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/SPImode0.v:37]
	Parameter Idle bound to: 2'b00 
	Parameter Init bound to: 2'b01 
	Parameter RxTx bound to: 2'b10 
	Parameter Done bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/SPImode0.v:184]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (30#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/SPImode0.v:37]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_66_67kHz' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ClkDiv_66_67kHz.v:20]
	Parameter cntEndVal bound to: 10'b1011101110 
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_66_67kHz' (31#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ClkDiv_66_67kHz.v:20]
INFO: [Synth 8-256] done synthesizing module 'PmodJSTK' (32#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK.v:24]
WARNING: [Synth 8-350] instance 'PmodJSTK_Int' of module 'PmodJSTK' requires 9 connections, but only 7 given [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
INFO: [Synth 8-638] synthesizing module 'ssdCtrl' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ssdCtrl.v:28]
	Parameter cntEndVal bound to: 16'b1100001101010000 
INFO: [Synth 8-638] synthesizing module 'Binary_To_BCD' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Binary_To_BCD.v:30]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Shift bound to: 3'b011 
	Parameter Check bound to: 3'b010 
	Parameter Done bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Binary_To_BCD.v:84]
INFO: [Synth 8-256] done synthesizing module 'Binary_To_BCD' (33#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/Binary_To_BCD.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ssdCtrl.v:144]
INFO: [Synth 8-256] done synthesizing module 'ssdCtrl' (34#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ssdCtrl.v:28]
WARNING: [Synth 8-689] width (8) of port connection 'SEG' does not match port width (7) of module 'ssdCtrl' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:113]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_5Hz' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ClkDiv_5Hz.v:20]
	Parameter cntEndVal bound to: 24'b100110001001011010000000 
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_5Hz' (35#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ClkDiv_5Hz.v:20]
INFO: [Synth 8-256] done synthesizing module 'PmodJSTK_Demo' (36#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:40]
INFO: [Synth 8-638] synthesizing module 'jstk_data_decoder' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/jstk_data_decoder.v:25]
INFO: [Synth 8-256] done synthesizing module 'jstk_data_decoder' (37#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/jstk_data_decoder.v:25]
INFO: [Synth 8-638] synthesizing module 'pmod_step_interface' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pmod_step_interface.v:26]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/clock_div.v:25]
	Parameter define_speed bound to: 26'b00010011000100101101000000 
INFO: [Synth 8-256] done synthesizing module 'clock_div' (38#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/clock_div.v:25]
INFO: [Synth 8-638] synthesizing module 'pmod_step_driver' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pmod_step_driver.v:25]
	Parameter sig4 bound to: 3'b001 
	Parameter sig3 bound to: 3'b011 
	Parameter sig2 bound to: 3'b010 
	Parameter sig1 bound to: 3'b110 
	Parameter sig0 bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'pmod_step_driver' (39#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pmod_step_driver.v:25]
INFO: [Synth 8-256] done synthesizing module 'pmod_step_interface' (40#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pmod_step_interface.v:26]
INFO: [Synth 8-256] done synthesizing module 'jstksteptop' (41#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/jstksteptop.v:25]
INFO: [Synth 8-3491] module 'db_1shot_FSM' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:26' bound to instance 'my_db_reset' of component 'db_1shot_FSM' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:274]
INFO: [Synth 8-638] synthesizing module 'db_1shot_FSM' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:33]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/counter_for_one_shot.vhd:7' bound to instance 'bounce_counter' of component 'Counter' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:61]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/counter_for_one_shot.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter' (42#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/counter_for_one_shot.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'db_1shot_FSM' (43#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:33]
INFO: [Synth 8-3491] module 'db_1shot_FSM' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:26' bound to instance 'my_db_L_INT' of component 'db_1shot_FSM' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:279]
INFO: [Synth 8-3491] module 'db_1shot_FSM' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:26' bound to instance 'my_db_R_INT' of component 'db_1shot_FSM' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:285]
INFO: [Synth 8-3491] module 'db_1shot_FSM' declared at 'C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:26' bound to instance 'my_db_shoot' of component 'db_1shot_FSM' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:289]
WARNING: [Synth 8-3848] Net MOSI in module/entity RAT_wrapper does not have driver. [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:28]
WARNING: [Synth 8-3848] Net signal_x in module/entity RAT_wrapper does not have driver. [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:35]
WARNING: [Synth 8-3848] Net signal_y in module/entity RAT_wrapper does not have driver. [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (44#1) [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/RatCPUWrapper.vhd:39]
WARNING: [Synth 8-3331] design jstksteptop has unconnected port sw_en[1]
WARNING: [Synth 8-3331] design jstksteptop has unconnected port sw_en[0]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port MOSI
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[3]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[2]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[1]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[0]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[3]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[2]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[1]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[0]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port L_INT
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port R_INT
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port SHOOT_INT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 324.180 ; gain = 117.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[7] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[6] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[5] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[4] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[3] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[2] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[1] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
WARNING: [Synth 8-3295] tying undriven pin PmodJSTK_Int:DIN[0] to constant 0 [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/PmodJSTK_Demo.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 324.180 ; gain = 117.094
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 618.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 618.238 ; gain = 411.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 618.238 ; gain = 411.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 618.238 ; gain = 411.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_WR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLAG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLAG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLAG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp_position" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "SS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sndData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmpSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DOUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Binary_To_BCD'
INFO: [Synth 8-5544] ROM "shiftCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCDOUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'pmod_step_driver'
INFO: [Synth 8-5544] ROM "signal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'db_1shot_FSM'
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_int_port1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_int_port1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_vga_wa" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 's_c_reg' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU.vhd:32]
WARNING: [Synth 8-327] inferring latch for variable 's_z_reg' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'temp_ALU_reg' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/ALU_MUX.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'temp_SCR_reg' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/scr_data_mux.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'Mux_Out_reg' [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/flag_mux.vhd:22]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Init |                              001 |                              001
                    Wait |                              010 |                              010
                   Check |                              011 |                              011
                    Done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Init |                              001 |                              001
                   Shift |                              010 |                              011
                   Check |                              011 |                              010
                    Done |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Binary_To_BCD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    sig0 |                              000 |                              000
                    sig1 |                              001 |                              110
                    sig2 |                              010 |                              010
                    sig3 |                              011 |                              011
                    sig4 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'pmod_step_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_init |                              000 |                              000
                st_a_low |                              001 |                              001
        st_a_low_to_high |                              010 |                              010
               st_a_high |                              011 |                              011
        st_a_high_to_low |                              100 |                              100
             st_one_shot |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'db_1shot_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 618.238 ; gain = 411.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 52    
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 27    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   8 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 12    
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 218   
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 96    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  51 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 37    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 2     
	  51 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
	  48 Input      1 Bit        Muxes := 2     
	  51 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 159   
	   5 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 2     
Module ALU_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SCR_MUX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  51 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  51 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	  48 Input      1 Bit        Muxes := 2     
	  51 Input      1 Bit        Muxes := 12    
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SCR_DATA_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FlagReg_Z 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module int_input 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FlagReg_C 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Stack_Pointer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module flag_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Shad_FlagReg_Z 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Shad_FlagReg_C 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 26    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 109   
	   2 Input      8 Bit        Muxes := 44    
	  11 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 65    
Module clk_div_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec_uni 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 26    
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module VGAdrive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module vga_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module spiMode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ClkDiv_66_67kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Binary_To_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module ssdCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ClkDiv_5Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PmodJSTK_Demo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module jstk_data_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmod_step_driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module db_1shot_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 618.238 ; gain = 411.152
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'my_jstksteptop/x/control/signal_reg' and it is trimmed from '4' to '1' bits. [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pmod_step_driver.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'my_jstksteptop/y/control/signal_reg' and it is trimmed from '4' to '1' bits. [C:/Users/Donald/Documents/space_invader2/project_1/project_1.srcs/sources_1/imports/new/pmod_step_driver.v:148]
INFO: [Synth 8-5546] ROM "CPU/my_cu/PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "my_sseg_dec_uni/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_sseg_dec_uni/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clk_div/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clk_div/tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA/vga_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA/vga_clk/tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "my_jstksteptop/joystick_input/PmodJSTK_Int/SerialClock/CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_jstksteptop/joystick_input/DispCtrl/DCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_jstksteptop/joystick_input/genSndRec/CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "my_jstksteptop/x/clock_Div/new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_jstksteptop/y/clock_Div/new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_vga_wa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port MOSI
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[3]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[2]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[1]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_x[0]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[3]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[2]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[1]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port signal_y[0]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port L_INT
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port R_INT
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port SHOOT_INT
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 618.238 ; gain = 411.152
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 618.238 ; gain = 411.152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM VGA/frameBuffer/mem_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------+---------------+----------------+
|Module Name  | RTL Object          | Depth x Width | Implemented As | 
+-------------+---------------------+---------------+----------------+
|CONTROL_UNIT | RF_WR               | 128x1         | LUT            | 
|CONTROL_UNIT | FLAG_C_LD           | 128x1         | LUT            | 
|CONTROL_UNIT | FLAG_Z_LD           | 128x1         | LUT            | 
|RAT_wrapper  | CPU/my_cu/RF_WR     | 128x1         | LUT            | 
|RAT_wrapper  | CPU/my_cu/FLAG_C_LD | 128x1         | LUT            | 
|RAT_wrapper  | CPU/my_cu/FLAG_Z_LD | 128x1         | LUT            | 
+-------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAT_wrapper | VGA/frameBuffer/mem_reg | 2 K x 8                | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------------+-----------+----------------------+------------------+
|RAT_wrapper | CPU/my_ScratchRAM/RAM_reg | Implied   | 256 x 10             | RAM256X1S x 10   | 
|RAT_wrapper | CPU/my_regfile/REG_reg    | Implied   | 32 x 8               | RAM32X1D x 8     | 
+------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 's_int_port_reg[3]' (FDC) to 's_int_port_reg[7]'
INFO: [Synth 8-3886] merging instance 's_int_port_reg[4]' (FDC) to 's_int_port_reg[7]'
INFO: [Synth 8-3886] merging instance 's_int_port_reg[5]' (FDC) to 's_int_port_reg[7]'
INFO: [Synth 8-3886] merging instance 's_int_port_reg[7]' (FDC) to 's_int_port_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_int_port_reg[6] )
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_ALU_MUX/temp_ALU_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[9]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[8]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_SCR_DATA_MUX/temp_SCR_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_c_flag_mux/Mux_Out_reg) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/my_z_flag_mux/Mux_Out_reg) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/sndData_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[30]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[29]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[28]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[26]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[15]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[14]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[13]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[12]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[11]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[10]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/wSR_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (s_int_port_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (s_int_port_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (s_int_port_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (s_int_port_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (s_int_port_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (s_sseg_cntr_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[27]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[26]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[25]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[24]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[23]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[22]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[21]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[20]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[19]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[18]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[17]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[16]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[15]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[14]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[13]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[12]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[11]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[10]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[9]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[8]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/tmpSR_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[15]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[14]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[13]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[12]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[11]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[10]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[9]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[8]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (my_jstksteptop/joystick_input/DispCtrl/BtoBCD/BCDOUT_reg[5]) is unused and will be removed from module RAT_wrapper.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_int_port_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_int_port_reg[1]_C )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 697.477 ; gain = 490.391
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 697.477 ; gain = 490.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 785.395 ; gain = 578.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 799.109 ; gain = 592.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 860.055 ; gain = 652.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   189|
|3     |LUT1       |   258|
|4     |LUT2       |   459|
|5     |LUT3       |   306|
|6     |LUT4       |   149|
|7     |LUT5       |   367|
|8     |LUT6       |   640|
|9     |MUXF7      |    17|
|10    |RAM256X1S  |    10|
|11    |RAM32X1D   |     8|
|12    |RAMB16_S18 |     1|
|13    |RAMB18E1   |     1|
|14    |FDCE       |    63|
|15    |FDPE       |     2|
|16    |FDRE       |   373|
|17    |FDSE       |     1|
|18    |LD         |     2|
|19    |LDC        |     2|
|20    |IBUF       |     3|
|21    |OBUF       |    24|
|22    |OBUFT      |     9|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------+----------------------+------+
|      |Instance               |Module                |Cells |
+------+-----------------------+----------------------+------+
|1     |top                    |                      |  2887|
|2     |  CPU                  |RAT_CPU               |   353|
|3     |    my_FlagReg_C       |FlagReg_C             |    12|
|4     |    my_FlagReg_Z       |FlagReg_Z             |     1|
|5     |    my_PC              |program_counter       |    20|
|6     |      R2               |pc                    |    20|
|7     |    my_ScratchRAM      |ScratchRAM            |    10|
|8     |    my_Stack_Pointer   |Stack_Pointer         |    32|
|9     |    my_alu             |ALU                   |    11|
|10    |    my_cu              |CONTROL_UNIT          |    36|
|11    |    my_int_input       |int_input             |     1|
|12    |    my_prog_rom        |prog_rom              |   193|
|13    |    my_regfile         |RegisterFile          |    35|
|14    |    my_shad_flag_reg_c |Shad_FlagReg_C        |     1|
|15    |    my_shad_flag_reg_z |Shad_FlagReg_Z        |     1|
|16    |  VGA                  |vgaDriverBuffer       |   153|
|17    |    frameBuffer        |ram2k_8               |     1|
|18    |    vga_clk            |vga_clk_div           |    83|
|19    |    vga_out            |VGAdrive              |    69|
|20    |  my_clk_div           |clk_div               |    83|
|21    |  my_db_L_INT          |db_1shot_FSM          |    35|
|22    |    bounce_counter     |counter_8             |    31|
|23    |  my_db_R_INT          |db_1shot_FSM_0        |    35|
|24    |    bounce_counter     |counter_7             |    31|
|25    |  my_db_reset          |db_1shot_FSM_1        |    35|
|26    |    bounce_counter     |counter_6             |    31|
|27    |  my_db_shoot          |db_1shot_FSM_2        |    39|
|28    |    bounce_counter     |counter               |    35|
|29    |  my_jstksteptop       |jstksteptop           |   539|
|30    |    joystick_input     |PmodJSTK_Demo         |   339|
|31    |      DispCtrl         |ssdCtrl               |    60|
|32    |        BtoBCD         |Binary_To_BCD         |    19|
|33    |      PmodJSTK_Int     |PmodJSTK              |   194|
|34    |        SPI_Ctrl       |spiCtrl               |   136|
|35    |        SPI_Int        |spiMode0              |    31|
|36    |        SerialClock    |ClkDiv_66_67kHz       |    27|
|37    |      genSndRec        |ClkDiv_5Hz            |    85|
|38    |    x                  |pmod_step_interface   |   100|
|39    |      clock_Div        |clock_div_4           |    92|
|40    |      control          |pmod_step_driver_5    |     8|
|41    |    y                  |pmod_step_interface_3 |   100|
|42    |      clock_Div        |clock_div             |    92|
|43    |      control          |pmod_step_driver      |     8|
|44    |  my_sseg_dec_uni      |sseg_dec_uni          |  1477|
|45    |    my_clk             |clk_div_2             |    83|
+------+-----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 860.055 ; gain = 652.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 860.055 ; gain = 358.910
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 860.055 ; gain = 652.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 78 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 2 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 860.055 ; gain = 652.969
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 860.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 09:37:50 2017...
