{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657245443264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657245443264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 08 07:27:23 2022 " "Processing started: Fri Jul 08 07:27:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657245443264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245443264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245443264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657245443620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657245443620 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux muxes.vhdl " "Entity \"mux\" obtained from \"muxes.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "muxes.vhdl" "" { Text "E:/ALU/muxes.vhdl" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1657245454532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file muxes.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behave " "Found design unit 1: mux-behave" {  } { { "muxes.vhdl" "" { Text "E:/ALU/muxes.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 enabler-behave " "Found design unit 2: enabler-behave" {  } { { "muxes.vhdl" "" { Text "E:/ALU/muxes.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 flag_controller-behave " "Found design unit 3: flag_controller-behave" {  } { { "muxes.vhdl" "" { Text "E:/ALU/muxes.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "muxes.vhdl" "" { Text "E:/ALU/muxes.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454532 ""} { "Info" "ISGN_ENTITY_NAME" "2 enabler " "Found entity 2: enabler" {  } { { "muxes.vhdl" "" { Text "E:/ALU/muxes.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454532 ""} { "Info" "ISGN_ENTITY_NAME" "3 flag_controller " "Found entity 3: flag_controller" {  } { { "muxes.vhdl" "" { Text "E:/ALU/muxes.vhdl" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_blocks.vhdl 10 5 " "Found 10 design units, including 5 entities, in source file logical_blocks.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorblock-behave " "Found design unit 1: xorblock-behave" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 norblock-behave " "Found design unit 2: norblock-behave" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nandblock-behave " "Found design unit 3: nandblock-behave" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 andblock-behave " "Found design unit 4: andblock-behave" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 orblock-behave " "Found design unit 5: orblock-behave" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorblock " "Found entity 1: xorblock" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_ENTITY_NAME" "2 norblock " "Found entity 2: norblock" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_ENTITY_NAME" "3 nandblock " "Found entity 3: nandblock" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_ENTITY_NAME" "4 andblock " "Found entity 4: andblock" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""} { "Info" "ISGN_ENTITY_NAME" "5 orblock " "Found entity 5: orblock" {  } { { "logical_blocks.vhdl" "" { Text "E:/ALU/logical_blocks.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_lookahead.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file kogge_stone_lookahead.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 black_cell-behave " "Found design unit 1: black_cell-behave" {  } { { "kogge_stone_lookahead.vhdl" "" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454536 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 grey_cell-behave " "Found design unit 2: grey_cell-behave" {  } { { "kogge_stone_lookahead.vhdl" "" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454536 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lookahead-behave " "Found design unit 3: lookahead-behave" {  } { { "kogge_stone_lookahead.vhdl" "" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454536 ""} { "Info" "ISGN_ENTITY_NAME" "1 black_cell " "Found entity 1: black_cell" {  } { { "kogge_stone_lookahead.vhdl" "" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454536 ""} { "Info" "ISGN_ENTITY_NAME" "2 grey_cell " "Found entity 2: grey_cell" {  } { { "kogge_stone_lookahead.vhdl" "" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454536 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead " "Found entity 3: lookahead" {  } { { "kogge_stone_lookahead.vhdl" "" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-behave " "Found design unit 1: kogge_stone-behave" {  } { { "kogge_stone.vhdl" "" { Text "E:/ALU/kogge_stone.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454537 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhdl" "" { Text "E:/ALU/kogge_stone.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behave " "Found design unit 1: full_adder-behave" {  } { { "full_adder.vhdl" "" { Text "E:/ALU/full_adder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454538 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhdl" "" { Text "E:/ALU/full_adder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhdl" "" { Text "E:/ALU/alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454540 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "E:/ALU/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "E:/ALU/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "E:/ALU/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 design-behave " "Found design unit 1: design-behave" {  } { { "design.vhdl" "" { Text "E:/ALU/design.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454542 ""} { "Info" "ISGN_ENTITY_NAME" "1 design " "Found entity 1: design" {  } { { "design.vhdl" "" { Text "E:/ALU/design.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657245454542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245454542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "design " "Elaborating entity \"design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657245454577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmetic_logical_unit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmetic_logical_unit\"" {  } { { "design.vhdl" "arithmetic_logical_unit" { Text "E:/ALU/design.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454582 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "highimp alu.vhdl(87) " "VHDL Signal Declaration warning at alu.vhdl(87): used explicit default value for signal \"highimp\" because signal was never assigned a value" {  } { { "alu.vhdl" "" { Text "E:/ALU/alu.vhdl" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1657245454583 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorblock alu:arithmetic_logical_unit\|xorblock:op1 " "Elaborating entity \"xorblock\" for hierarchy \"alu:arithmetic_logical_unit\|xorblock:op1\"" {  } { { "alu.vhdl" "op1" { Text "E:/ALU/alu.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norblock alu:arithmetic_logical_unit\|norblock:op2 " "Elaborating entity \"norblock\" for hierarchy \"alu:arithmetic_logical_unit\|norblock:op2\"" {  } { { "alu.vhdl" "op2" { Text "E:/ALU/alu.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nandblock alu:arithmetic_logical_unit\|nandblock:op3 " "Elaborating entity \"nandblock\" for hierarchy \"alu:arithmetic_logical_unit\|nandblock:op3\"" {  } { { "alu.vhdl" "op3" { Text "E:/ALU/alu.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andblock alu:arithmetic_logical_unit\|andblock:op4 " "Elaborating entity \"andblock\" for hierarchy \"alu:arithmetic_logical_unit\|andblock:op4\"" {  } { { "alu.vhdl" "op4" { Text "E:/ALU/alu.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orblock alu:arithmetic_logical_unit\|orblock:op5 " "Elaborating entity \"orblock\" for hierarchy \"alu:arithmetic_logical_unit\|orblock:op5\"" {  } { { "alu.vhdl" "op5" { Text "E:/ALU/alu.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone alu:arithmetic_logical_unit\|kogge_stone:op6 " "Elaborating entity \"kogge_stone\" for hierarchy \"alu:arithmetic_logical_unit\|kogge_stone:op6\"" {  } { { "alu.vhdl" "op6" { Text "E:/ALU/alu.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookahead alu:arithmetic_logical_unit\|kogge_stone:op6\|lookahead:la " "Elaborating entity \"lookahead\" for hierarchy \"alu:arithmetic_logical_unit\|kogge_stone:op6\|lookahead:la\"" {  } { { "kogge_stone.vhdl" "la" { Text "E:/ALU/kogge_stone.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_cell alu:arithmetic_logical_unit\|kogge_stone:op6\|lookahead:la\|black_cell:\\first_layer_black:0:b0 " "Elaborating entity \"black_cell\" for hierarchy \"alu:arithmetic_logical_unit\|kogge_stone:op6\|lookahead:la\|black_cell:\\first_layer_black:0:b0\"" {  } { { "kogge_stone_lookahead.vhdl" "\\first_layer_black:0:b0" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_cell alu:arithmetic_logical_unit\|kogge_stone:op6\|lookahead:la\|grey_cell:w0 " "Elaborating entity \"grey_cell\" for hierarchy \"alu:arithmetic_logical_unit\|kogge_stone:op6\|lookahead:la\|grey_cell:w0\"" {  } { { "kogge_stone_lookahead.vhdl" "w0" { Text "E:/ALU/kogge_stone_lookahead.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:arithmetic_logical_unit\|kogge_stone:op6\|full_adder:\\full_adders:0:fa " "Elaborating entity \"full_adder\" for hierarchy \"alu:arithmetic_logical_unit\|kogge_stone:op6\|full_adder:\\full_adders:0:fa\"" {  } { { "kogge_stone.vhdl" "\\full_adders:0:fa" { Text "E:/ALU/kogge_stone.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux alu:arithmetic_logical_unit\|mux:mu1 " "Elaborating entity \"mux\" for hierarchy \"alu:arithmetic_logical_unit\|mux:mu1\"" {  } { { "alu.vhdl" "mu1" { Text "E:/ALU/alu.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabler alu:arithmetic_logical_unit\|enabler:enable " "Elaborating entity \"enabler\" for hierarchy \"alu:arithmetic_logical_unit\|enabler:enable\"" {  } { { "alu.vhdl" "enable" { Text "E:/ALU/alu.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_controller alu:arithmetic_logical_unit\|flag_controller:flag " "Elaborating entity \"flag_controller\" for hierarchy \"alu:arithmetic_logical_unit\|flag_controller:flag\"" {  } { { "alu.vhdl" "flag" { Text "E:/ALU/alu.vhdl" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657245454597 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:arithmetic_logical_unit\|comb~synth " "Converted tri-state buffer \"alu:arithmetic_logical_unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1657245454674 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1657245454674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657245455204 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657245455204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657245455204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657245455204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657245455242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 08 07:27:35 2022 " "Processing ended: Fri Jul 08 07:27:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657245455242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657245455242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657245455242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657245455242 ""}
