Bench	PID		time	Instr Ret	Unh Clk Cycles	l2 trans reqs	l1lines	l2lines	Per Core bw	Power	Power2	Power3	bandwidth	 	IPC	MEM INTENSIITY	L2->L1 BW (MB)	L3->L2 BW (MB)	MM->L3 BW (MB)	L2 REUSE	L3 REUSE
jacLR_doitgen_STANDARD
	61027		 12884   	5175011497.92	8923005483.84	5973350.46	235188136.00	156963731.23	152588108.30	0	0	97.00	0	0	.58	5973350.46	15.17	10.12	9.84	1.50	1.03
	61029		 15369   	12386442790.38	7709660396.72	158476.94	1551435216.27	6016604.61	4311295.83	42.94	0	97.00	0	0	1.61	158476.94	112.47	.43	.30	270.27	1.40
	61047		  2239   	3876779836.00	6703706928.00	4351476.00	173874363.33	115719587.33	112568721.66	0	0	97.00	0	0	.57	4351476.00	14.94	9.95	9.68	1.50	1.03
stream_d0_doitgen_STANDARD
	62139		  7136   	5477130977.00	7520206892.37	153357.87	160228879.62	160524804.87	155848032.75	0	0	97.00	0	0	.64	153357.87	10.23	10.25	9.95	.91	1.52
	62141		 15145   	12363238312.77	7613537146.00	86102.83	1552485176.66	5304157.38	4296530.55	41.94	0	97.00	0	0	1.62	86102.83	113.89	.37	.30	311.52	1.23
	62159		  7062   	4867351038.44	6681829339.33	119716.33	142376916.88	142607208.77	138517429.66	0	0	97.00	0	0	.57	119716.33	9.09	9.10	8.84	.86	3.27
