

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Oct  1 18:29:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.762 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16404|    16404|  54.625 us|  54.625 us|  16404|  16404|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop40_loop41_loop42  |    16402|    16402|        23|          4|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      774|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    32|     3388|     2768|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     1520|    -|
|Register             |        -|     -|     4770|      416|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|    32|     8158|     5478|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U5    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U6    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U7    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U8    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  32| 3388| 2768|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v125_8_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_9_U   |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_10_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_11_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_U     |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_1_U   |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_2_U   |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_3_U   |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_4_U   |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_5_U   |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_6_U   |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_7_U   |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_12_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_13_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_14_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_15_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                            |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln358_1_fu_912_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln358_fu_927_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln359_1_fu_1003_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln359_fu_983_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln360_fu_1128_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln366_fu_1098_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln367_fu_1080_p2               |         +|   0|  0|  15|           8|           8|
    |empty_fu_1062_p2                   |         +|   0|  0|  15|           8|           8|
    |and_ln358_fu_965_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1133                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1699                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1709                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1712                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln358_fu_906_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln359_fu_933_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln360_1_fu_1134_p2            |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln360_fu_959_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln368_fu_1116_p2              |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln375_fu_1122_p2              |      icmp|   0|  0|  12|           4|           2|
    |ap_block_state23_pp0_stage2_iter5  |        or|   0|  0|   2|           1|           1|
    |or_ln358_fu_947_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln359_1_fu_1037_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln359_fu_989_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln358_1_fu_971_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln358_fu_939_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln359_1_fu_995_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln359_2_fu_1009_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln359_fu_1041_p3            |    select|   0|  0|   5|           1|           1|
    |v134_10_fu_1386_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_11_fu_1394_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_12_fu_1430_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_13_fu_1438_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_14_fu_1446_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_15_fu_1454_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_1_fu_1258_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_2_fu_1266_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_3_fu_1274_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_4_fu_1310_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_5_fu_1318_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_6_fu_1326_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_7_fu_1334_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_8_fu_1370_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_9_fu_1378_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_fu_1250_p3                    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln358_fu_953_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 774|         138|         111|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add53_11411_fu_144                      |   9|          2|   32|         64|
    |add53_165_13_fu_148                     |   9|          2|   32|         64|
    |add53_1_1419_fu_160                     |   9|          2|   32|         64|
    |add53_1_1_111_fu_164                    |   9|          2|   32|         64|
    |add53_1_2_113_fu_168                    |   9|          2|   32|         64|
    |add53_1_3_115_fu_172                    |   9|          2|   32|         64|
    |add53_289_15_fu_152                     |   9|          2|   32|         64|
    |add53_2_12817_fu_176                    |   9|          2|   32|         64|
    |add53_2_1_119_fu_180                    |   9|          2|   32|         64|
    |add53_2_2_121_fu_184                    |   9|          2|   32|         64|
    |add53_2_3_123_fu_188                    |   9|          2|   32|         64|
    |add53_3113_17_fu_156                    |   9|          2|   32|         64|
    |add53_3_11525_fu_192                    |   9|          2|   32|         64|
    |add53_3_1_127_fu_196                    |   9|          2|   32|         64|
    |add53_3_2_129_fu_200                    |   9|          2|   32|         64|
    |add53_3_3_131_fu_204                    |   9|          2|   32|         64|
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_add53_11411_load       |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_165_13_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_1419_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_1_111_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_2_113_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_3_115_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_289_15_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_12817_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_1_119_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_2_121_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_3_123_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3113_17_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_11525_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_1_127_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_2_129_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_3_131_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v126_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v127_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v128_load              |   9|          2|    5|         10|
    |grp_fu_811_p0                           |  26|          5|   32|        160|
    |grp_fu_811_p1                           |  26|          5|   32|        160|
    |grp_fu_815_p0                           |  26|          5|   32|        160|
    |grp_fu_815_p1                           |  26|          5|   32|        160|
    |grp_fu_819_p0                           |  26|          5|   32|        160|
    |grp_fu_819_p1                           |  26|          5|   32|        160|
    |grp_fu_823_p0                           |  26|          5|   32|        160|
    |grp_fu_823_p1                           |  26|          5|   32|        160|
    |grp_fu_827_p0                           |  26|          5|   32|        160|
    |grp_fu_827_p1                           |  26|          5|   32|        160|
    |grp_fu_831_p0                           |  26|          5|   32|        160|
    |grp_fu_831_p1                           |  26|          5|   32|        160|
    |grp_fu_835_p0                           |  26|          5|   32|        160|
    |grp_fu_835_p1                           |  26|          5|   32|        160|
    |grp_fu_839_p0                           |  26|          5|   32|        160|
    |grp_fu_839_p1                           |  26|          5|   32|        160|
    |grp_fu_843_p0                           |  26|          5|   32|        160|
    |grp_fu_843_p1                           |  14|          3|   32|         96|
    |grp_fu_847_p0                           |  26|          5|   32|        160|
    |grp_fu_847_p1                           |  14|          3|   32|         96|
    |grp_fu_851_p0                           |  26|          5|   32|        160|
    |grp_fu_855_p0                           |  26|          5|   32|        160|
    |grp_fu_859_p0                           |  26|          5|   32|        160|
    |grp_fu_863_p0                           |  26|          5|   32|        160|
    |grp_fu_867_p0                           |  26|          5|   32|        160|
    |grp_fu_871_p0                           |  26|          5|   32|        160|
    |indvar_flatten44_fu_140                 |   9|          2|   13|         26|
    |indvar_flatten_fu_132                   |   9|          2|   10|         20|
    |v125_12_address0                        |  14|          3|    8|         24|
    |v125_13_address0                        |  14|          3|    8|         24|
    |v125_14_address0                        |  14|          3|    8|         24|
    |v125_15_address0                        |  14|          3|    8|         24|
    |v125_1_address0                         |  14|          3|    8|         24|
    |v125_2_address0                         |  14|          3|    8|         24|
    |v125_3_address0                         |  14|          3|    8|         24|
    |v125_4_address0                         |  14|          3|    8|         24|
    |v125_5_address0                         |  14|          3|    8|         24|
    |v125_6_address0                         |  14|          3|    8|         24|
    |v125_7_address0                         |  14|          3|    8|         24|
    |v125_address0                           |  14|          3|    8|         24|
    |v126_fu_136                             |   9|          2|    5|         10|
    |v127_fu_128                             |   9|          2|    5|         10|
    |v128_fu_124                             |   9|          2|    5|         10|
    |v153_0_0_blk_n                          |   9|          2|    1|          2|
    |v153_0_1_blk_n                          |   9|          2|    1|          2|
    |v153_0_2_blk_n                          |   9|          2|    1|          2|
    |v153_0_3_blk_n                          |   9|          2|    1|          2|
    |v153_1_0_blk_n                          |   9|          2|    1|          2|
    |v153_1_1_blk_n                          |   9|          2|    1|          2|
    |v153_1_2_blk_n                          |   9|          2|    1|          2|
    |v153_1_3_blk_n                          |   9|          2|    1|          2|
    |v153_2_0_blk_n                          |   9|          2|    1|          2|
    |v153_2_1_blk_n                          |   9|          2|    1|          2|
    |v153_2_2_blk_n                          |   9|          2|    1|          2|
    |v153_2_3_blk_n                          |   9|          2|    1|          2|
    |v153_3_0_blk_n                          |   9|          2|    1|          2|
    |v153_3_1_blk_n                          |   9|          2|    1|          2|
    |v153_3_2_blk_n                          |   9|          2|    1|          2|
    |v153_3_3_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |1520|        315| 2053|       7085|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add53_11411_fu_144                   |  32|   0|   32|          0|
    |add53_165_13_fu_148                  |  32|   0|   32|          0|
    |add53_1_1419_fu_160                  |  32|   0|   32|          0|
    |add53_1_1_111_fu_164                 |  32|   0|   32|          0|
    |add53_1_2_113_fu_168                 |  32|   0|   32|          0|
    |add53_1_3_115_fu_172                 |  32|   0|   32|          0|
    |add53_289_15_fu_152                  |  32|   0|   32|          0|
    |add53_2_12817_fu_176                 |  32|   0|   32|          0|
    |add53_2_1_119_fu_180                 |  32|   0|   32|          0|
    |add53_2_2_121_fu_184                 |  32|   0|   32|          0|
    |add53_2_3_123_fu_188                 |  32|   0|   32|          0|
    |add53_3113_17_fu_156                 |  32|   0|   32|          0|
    |add53_3_11525_fu_192                 |  32|   0|   32|          0|
    |add53_3_1_127_fu_196                 |  32|   0|   32|          0|
    |add53_3_2_129_fu_200                 |  32|   0|   32|          0|
    |add53_3_3_131_fu_204                 |  32|   0|   32|          0|
    |and_ln358_reg_1767                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |empty_reg_1786                       |   8|   0|    8|          0|
    |empty_reg_1786_pp0_iter1_reg         |   8|   0|    8|          0|
    |icmp_ln358_reg_1753                  |   1|   0|    1|          0|
    |icmp_ln359_reg_1762                  |   1|   0|    1|          0|
    |icmp_ln360_1_reg_1895                |   1|   0|    1|          0|
    |icmp_ln368_reg_1871                  |   1|   0|    1|          0|
    |icmp_ln375_reg_1891                  |   1|   0|    1|          0|
    |indvar_flatten44_fu_140              |  13|   0|   13|          0|
    |indvar_flatten_fu_132                |  10|   0|   10|          0|
    |or_ln359_reg_1777                    |   1|   0|    1|          0|
    |p_cast_reg_2143                      |   8|   0|   64|         56|
    |select_ln359_1_reg_1781              |   5|   0|    5|          0|
    |tmp10_reg_2453                       |  32|   0|   32|          0|
    |tmp11_reg_2458                       |  32|   0|   32|          0|
    |tmp12_reg_2483                       |  32|   0|   32|          0|
    |tmp13_reg_2488                       |  32|   0|   32|          0|
    |tmp14_reg_2493                       |  32|   0|   32|          0|
    |tmp15_reg_2498                       |  32|   0|   32|          0|
    |tmp1_reg_2308                        |  32|   0|   32|          0|
    |tmp2_reg_2313                        |  32|   0|   32|          0|
    |tmp3_reg_2318                        |  32|   0|   32|          0|
    |tmp4_reg_2403                        |  32|   0|   32|          0|
    |tmp5_reg_2408                        |  32|   0|   32|          0|
    |tmp6_reg_2413                        |  32|   0|   32|          0|
    |tmp7_reg_2418                        |  32|   0|   32|          0|
    |tmp8_reg_2443                        |  32|   0|   32|          0|
    |tmp9_reg_2448                        |  32|   0|   32|          0|
    |tmp_reg_2303                         |  32|   0|   32|          0|
    |trunc_ln359_reg_1772                 |   4|   0|    4|          0|
    |v125_10_addr_reg_2271                |   8|   0|    8|          0|
    |v125_10_addr_reg_2271_pp0_iter4_reg  |   8|   0|    8|          0|
    |v125_10_load_reg_2353                |  32|   0|   32|          0|
    |v125_11_addr_reg_2277                |   8|   0|    8|          0|
    |v125_11_addr_reg_2277_pp0_iter4_reg  |   8|   0|    8|          0|
    |v125_11_load_reg_2358                |  32|   0|   32|          0|
    |v125_12_addr_reg_2283                |   8|   0|    8|          0|
    |v125_12_load_reg_2363                |  32|   0|   32|          0|
    |v125_13_addr_reg_2288                |   8|   0|    8|          0|
    |v125_13_load_reg_2368                |  32|   0|   32|          0|
    |v125_14_addr_reg_2293                |   8|   0|    8|          0|
    |v125_14_load_reg_2373                |  32|   0|   32|          0|
    |v125_15_addr_reg_2298                |   8|   0|    8|          0|
    |v125_15_load_reg_2378                |  32|   0|   32|          0|
    |v125_1_addr_reg_2164                 |   8|   0|    8|          0|
    |v125_1_load_reg_2224                 |  32|   0|   32|          0|
    |v125_2_addr_reg_2169                 |   8|   0|    8|          0|
    |v125_2_load_reg_2229                 |  32|   0|   32|          0|
    |v125_3_addr_reg_2174                 |   8|   0|    8|          0|
    |v125_3_load_reg_2234                 |  32|   0|   32|          0|
    |v125_4_addr_reg_2239                 |   8|   0|    8|          0|
    |v125_4_addr_reg_2239_pp0_iter4_reg   |   8|   0|    8|          0|
    |v125_4_load_reg_2323                 |  32|   0|   32|          0|
    |v125_5_addr_reg_2244                 |   8|   0|    8|          0|
    |v125_5_addr_reg_2244_pp0_iter4_reg   |   8|   0|    8|          0|
    |v125_5_load_reg_2328                 |  32|   0|   32|          0|
    |v125_6_addr_reg_2249                 |   8|   0|    8|          0|
    |v125_6_addr_reg_2249_pp0_iter4_reg   |   8|   0|    8|          0|
    |v125_6_load_reg_2333                 |  32|   0|   32|          0|
    |v125_7_addr_reg_2254                 |   8|   0|    8|          0|
    |v125_7_addr_reg_2254_pp0_iter4_reg   |   8|   0|    8|          0|
    |v125_7_load_reg_2338                 |  32|   0|   32|          0|
    |v125_8_addr_reg_2259                 |   8|   0|    8|          0|
    |v125_8_addr_reg_2259_pp0_iter4_reg   |   8|   0|    8|          0|
    |v125_8_load_reg_2343                 |  32|   0|   32|          0|
    |v125_9_addr_reg_2265                 |   8|   0|    8|          0|
    |v125_9_addr_reg_2265_pp0_iter4_reg   |   8|   0|    8|          0|
    |v125_9_load_reg_2348                 |  32|   0|   32|          0|
    |v125_addr_reg_2159                   |   8|   0|    8|          0|
    |v125_load_reg_2219                   |  32|   0|   32|          0|
    |v126_fu_136                          |   5|   0|    5|          0|
    |v127_fu_128                          |   5|   0|    5|          0|
    |v128_fu_124                          |   5|   0|    5|          0|
    |v128_load_reg_1757                   |   5|   0|    5|          0|
    |v132_2_reg_1949                      |  32|   0|   32|          0|
    |v132_3_reg_1957                      |  32|   0|   32|          0|
    |v132_4_reg_1965                      |  32|   0|   32|          0|
    |v132_5_reg_1973                      |  32|   0|   32|          0|
    |v132_6_reg_1981                      |  32|   0|   32|          0|
    |v132_7_reg_1989                      |  32|   0|   32|          0|
    |v133_1_reg_2018                      |  32|   0|   32|          0|
    |v133_2_reg_1919                      |  32|   0|   32|          0|
    |v133_3_reg_1924                      |  32|   0|   32|          0|
    |v133_4_reg_1929                      |  32|   0|   32|          0|
    |v133_5_reg_1934                      |  32|   0|   32|          0|
    |v133_6_reg_1939                      |  32|   0|   32|          0|
    |v133_7_reg_1944                      |  32|   0|   32|          0|
    |v133_reg_2005                        |  32|   0|   32|          0|
    |v135_10_reg_2078                     |  32|   0|   32|          0|
    |v135_11_reg_2083                     |  32|   0|   32|          0|
    |v135_12_reg_2088                     |  32|   0|   32|          0|
    |v135_13_reg_2093                     |  32|   0|   32|          0|
    |v135_14_reg_2098                     |  32|   0|   32|          0|
    |v135_15_reg_2103                     |  32|   0|   32|          0|
    |v135_16_reg_2108                     |  32|   0|   32|          0|
    |v135_17_reg_2113                     |  32|   0|   32|          0|
    |v135_18_reg_2118                     |  32|   0|   32|          0|
    |v135_19_reg_2123                     |  32|   0|   32|          0|
    |v135_1_reg_2028                      |  32|   0|   32|          0|
    |v135_20_reg_2128                     |  32|   0|   32|          0|
    |v135_21_reg_2133                     |  32|   0|   32|          0|
    |v135_22_reg_2138                     |  32|   0|   32|          0|
    |v135_23_reg_2179                     |  32|   0|   32|          0|
    |v135_24_reg_2184                     |  32|   0|   32|          0|
    |v135_25_reg_2189                     |  32|   0|   32|          0|
    |v135_26_reg_2194                     |  32|   0|   32|          0|
    |v135_27_reg_2199                     |  32|   0|   32|          0|
    |v135_28_reg_2204                     |  32|   0|   32|          0|
    |v135_29_reg_2209                     |  32|   0|   32|          0|
    |v135_2_reg_2033                      |  32|   0|   32|          0|
    |v135_30_reg_2214                     |  32|   0|   32|          0|
    |v135_31_reg_2073                     |  32|   0|   32|          0|
    |v135_3_reg_2038                      |  32|   0|   32|          0|
    |v135_4_reg_2043                      |  32|   0|   32|          0|
    |v135_5_reg_2048                      |  32|   0|   32|          0|
    |v135_6_reg_2053                      |  32|   0|   32|          0|
    |v135_7_reg_2058                      |  32|   0|   32|          0|
    |v135_8_reg_2063                      |  32|   0|   32|          0|
    |v135_9_reg_2068                      |  32|   0|   32|          0|
    |v135_reg_2023                        |  32|   0|   32|          0|
    |v136_10_reg_2583                     |  32|   0|   32|          0|
    |v136_11_reg_2589                     |  32|   0|   32|          0|
    |v136_12_reg_2595                     |  32|   0|   32|          0|
    |v136_13_reg_2601                     |  32|   0|   32|          0|
    |v136_14_reg_2607                     |  32|   0|   32|          0|
    |v136_15_reg_2613                     |  32|   0|   32|          0|
    |v136_1_reg_2529                      |  32|   0|   32|          0|
    |v136_2_reg_2535                      |  32|   0|   32|          0|
    |v136_3_reg_2541                      |  32|   0|   32|          0|
    |v136_4_reg_2547                      |  32|   0|   32|          0|
    |v136_5_reg_2553                      |  32|   0|   32|          0|
    |v136_6_reg_2559                      |  32|   0|   32|          0|
    |v136_7_reg_2565                      |  32|   0|   32|          0|
    |v136_8_reg_2571                      |  32|   0|   32|          0|
    |v136_9_reg_2577                      |  32|   0|   32|          0|
    |v136_reg_2523                        |  32|   0|   32|          0|
    |v138_0_0_load_reg_1899               |  32|   0|   32|          0|
    |v138_0_1_load_reg_1909               |  32|   0|   32|          0|
    |v139_0_0_load_reg_1904               |  32|   0|   32|          0|
    |v139_1_0_load_reg_1914               |  32|   0|   32|          0|
    |icmp_ln358_reg_1753                  |  64|  32|    1|          0|
    |icmp_ln360_1_reg_1895                |  64|  32|    1|          0|
    |icmp_ln368_reg_1871                  |  64|  32|    1|          0|
    |icmp_ln375_reg_1891                  |  64|  32|    1|          0|
    |or_ln359_reg_1777                    |  64|  32|    1|          0|
    |v125_12_addr_reg_2283                |  64|  32|    8|          0|
    |v125_13_addr_reg_2288                |  64|  32|    8|          0|
    |v125_14_addr_reg_2293                |  64|  32|    8|          0|
    |v125_15_addr_reg_2298                |  64|  32|    8|          0|
    |v125_1_addr_reg_2164                 |  64|  32|    8|          0|
    |v125_2_addr_reg_2169                 |  64|  32|    8|          0|
    |v125_3_addr_reg_2174                 |  64|  32|    8|          0|
    |v125_addr_reg_2159                   |  64|  32|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |4770| 416| 4063|         56|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v139_0_0_address0        |  out|    8|   ap_memory|      v139_0_0|         array|
|v139_0_0_ce0             |  out|    1|   ap_memory|      v139_0_0|         array|
|v139_0_0_q0              |   in|   32|   ap_memory|      v139_0_0|         array|
|v139_0_1_address0        |  out|    8|   ap_memory|      v139_0_1|         array|
|v139_0_1_ce0             |  out|    1|   ap_memory|      v139_0_1|         array|
|v139_0_1_q0              |   in|   32|   ap_memory|      v139_0_1|         array|
|v139_0_2_address0        |  out|    8|   ap_memory|      v139_0_2|         array|
|v139_0_2_ce0             |  out|    1|   ap_memory|      v139_0_2|         array|
|v139_0_2_q0              |   in|   32|   ap_memory|      v139_0_2|         array|
|v139_0_3_address0        |  out|    8|   ap_memory|      v139_0_3|         array|
|v139_0_3_ce0             |  out|    1|   ap_memory|      v139_0_3|         array|
|v139_0_3_q0              |   in|   32|   ap_memory|      v139_0_3|         array|
|v139_1_0_address0        |  out|    8|   ap_memory|      v139_1_0|         array|
|v139_1_0_ce0             |  out|    1|   ap_memory|      v139_1_0|         array|
|v139_1_0_q0              |   in|   32|   ap_memory|      v139_1_0|         array|
|v139_1_1_address0        |  out|    8|   ap_memory|      v139_1_1|         array|
|v139_1_1_ce0             |  out|    1|   ap_memory|      v139_1_1|         array|
|v139_1_1_q0              |   in|   32|   ap_memory|      v139_1_1|         array|
|v139_1_2_address0        |  out|    8|   ap_memory|      v139_1_2|         array|
|v139_1_2_ce0             |  out|    1|   ap_memory|      v139_1_2|         array|
|v139_1_2_q0              |   in|   32|   ap_memory|      v139_1_2|         array|
|v139_1_3_address0        |  out|    8|   ap_memory|      v139_1_3|         array|
|v139_1_3_ce0             |  out|    1|   ap_memory|      v139_1_3|         array|
|v139_1_3_q0              |   in|   32|   ap_memory|      v139_1_3|         array|
|v138_0_0_address0        |  out|    8|   ap_memory|      v138_0_0|         array|
|v138_0_0_ce0             |  out|    1|   ap_memory|      v138_0_0|         array|
|v138_0_0_q0              |   in|   32|   ap_memory|      v138_0_0|         array|
|v138_0_1_address0        |  out|    8|   ap_memory|      v138_0_1|         array|
|v138_0_1_ce0             |  out|    1|   ap_memory|      v138_0_1|         array|
|v138_0_1_q0              |   in|   32|   ap_memory|      v138_0_1|         array|
|v138_1_0_address0        |  out|    8|   ap_memory|      v138_1_0|         array|
|v138_1_0_ce0             |  out|    1|   ap_memory|      v138_1_0|         array|
|v138_1_0_q0              |   in|   32|   ap_memory|      v138_1_0|         array|
|v138_1_1_address0        |  out|    8|   ap_memory|      v138_1_1|         array|
|v138_1_1_ce0             |  out|    1|   ap_memory|      v138_1_1|         array|
|v138_1_1_q0              |   in|   32|   ap_memory|      v138_1_1|         array|
|v138_2_0_address0        |  out|    8|   ap_memory|      v138_2_0|         array|
|v138_2_0_ce0             |  out|    1|   ap_memory|      v138_2_0|         array|
|v138_2_0_q0              |   in|   32|   ap_memory|      v138_2_0|         array|
|v138_2_1_address0        |  out|    8|   ap_memory|      v138_2_1|         array|
|v138_2_1_ce0             |  out|    1|   ap_memory|      v138_2_1|         array|
|v138_2_1_q0              |   in|   32|   ap_memory|      v138_2_1|         array|
|v138_3_0_address0        |  out|    8|   ap_memory|      v138_3_0|         array|
|v138_3_0_ce0             |  out|    1|   ap_memory|      v138_3_0|         array|
|v138_3_0_q0              |   in|   32|   ap_memory|      v138_3_0|         array|
|v138_3_1_address0        |  out|    8|   ap_memory|      v138_3_1|         array|
|v138_3_1_ce0             |  out|    1|   ap_memory|      v138_3_1|         array|
|v138_3_1_q0              |   in|   32|   ap_memory|      v138_3_1|         array|
|v153_0_0_din             |  out|   32|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_num_data_valid  |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_fifo_cap        |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_full_n          |   in|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_write           |  out|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_1_din             |  out|   32|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_num_data_valid  |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_fifo_cap        |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_full_n          |   in|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_write           |  out|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_2_din             |  out|   32|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_num_data_valid  |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_fifo_cap        |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_full_n          |   in|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_write           |  out|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_3_din             |  out|   32|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_num_data_valid  |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_fifo_cap        |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_full_n          |   in|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_write           |  out|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_1_0_din             |  out|   32|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_num_data_valid  |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_fifo_cap        |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_full_n          |   in|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_write           |  out|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_1_din             |  out|   32|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_num_data_valid  |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_fifo_cap        |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_full_n          |   in|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_write           |  out|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_2_din             |  out|   32|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_num_data_valid  |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_fifo_cap        |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_full_n          |   in|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_write           |  out|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_3_din             |  out|   32|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_num_data_valid  |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_fifo_cap        |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_full_n          |   in|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_write           |  out|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_2_0_din             |  out|   32|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_num_data_valid  |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_fifo_cap        |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_full_n          |   in|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_write           |  out|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_1_din             |  out|   32|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_num_data_valid  |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_fifo_cap        |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_full_n          |   in|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_write           |  out|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_2_din             |  out|   32|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_num_data_valid  |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_fifo_cap        |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_full_n          |   in|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_write           |  out|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_3_din             |  out|   32|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_num_data_valid  |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_fifo_cap        |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_full_n          |   in|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_write           |  out|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_3_0_din             |  out|   32|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_num_data_valid  |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_fifo_cap        |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_full_n          |   in|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_write           |  out|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_1_din             |  out|   32|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_num_data_valid  |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_fifo_cap        |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_full_n          |   in|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_write           |  out|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_2_din             |  out|   32|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_num_data_valid  |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_fifo_cap        |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_full_n          |   in|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_write           |  out|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_3_din             |  out|   32|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_num_data_valid  |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_fifo_cap        |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_full_n          |   in|    1|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_write           |  out|    1|     ap_fifo|      v153_3_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

