Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 341592783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 341667783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 341667783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 341767783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 341767783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 341842783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 341867783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 341917783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 341967783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 342067783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 342517783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 342567783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 342592783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 342592783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 342592783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 342617783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 342617783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 342642783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 342667783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 342692783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 342842783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 342892783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 342917783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 353142783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 353267783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 353292783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 353292783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 353317783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 353317783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 353317783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 353367783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 353392783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 353842783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 353942783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 353992783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 354042783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 354067783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 354117783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 354142783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 354142783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 354167783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 354217783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 354217783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 354242783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 354242783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 354267783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_8254 at time 354292783 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /tb_pcfg/uut/OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_8253 at time 354317783 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
$stop called at time : 1078340 ns : File "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/imports/src/tb_pcfg.vhd" Line 338
INFO: xsimkernel Simulation Memory Usage: 173684 KB (Peak: 223724 KB), Simulation CPU Usage: 168320 ms
