// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module3_fine_sync_split_input (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        search_buffer_in_dout,
        search_buffer_in_empty_n,
        search_buffer_in_read,
        re_stream_din,
        re_stream_full_n,
        re_stream_write,
        re_stream_num_data_valid,
        re_stream_fifo_cap,
        im_stream_din,
        im_stream_full_n,
        im_stream_write,
        im_stream_num_data_valid,
        im_stream_fifo_cap,
        sum_stream_din,
        sum_stream_full_n,
        sum_stream_write,
        sum_stream_num_data_valid,
        sum_stream_fifo_cap,
        length_r,
        searchBufferLen_c_din,
        searchBufferLen_c_full_n,
        searchBufferLen_c_write,
        searchBufferLen_c_num_data_valid,
        searchBufferLen_c_fifo_cap
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] search_buffer_in_dout;
input   search_buffer_in_empty_n;
output   search_buffer_in_read;
output  [15:0] re_stream_din;
input   re_stream_full_n;
output   re_stream_write;
input  [2:0] re_stream_num_data_valid;
input  [2:0] re_stream_fifo_cap;
output  [15:0] im_stream_din;
input   im_stream_full_n;
output   im_stream_write;
input  [2:0] im_stream_num_data_valid;
input  [2:0] im_stream_fifo_cap;
output  [15:0] sum_stream_din;
input   sum_stream_full_n;
output   sum_stream_write;
input  [2:0] sum_stream_num_data_valid;
input  [2:0] sum_stream_fifo_cap;
input  [31:0] length_r;
output  [31:0] searchBufferLen_c_din;
input   searchBufferLen_c_full_n;
output   searchBufferLen_c_write;
input  [2:0] searchBufferLen_c_num_data_valid;
input  [2:0] searchBufferLen_c_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg searchBufferLen_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    searchBufferLen_c_blk_n;
reg   [31:0] length_read_reg_83;
reg    ap_block_state1;
wire    grp_split_input_Pipeline_SPLIT_fu_54_ap_start;
wire    grp_split_input_Pipeline_SPLIT_fu_54_ap_done;
wire    grp_split_input_Pipeline_SPLIT_fu_54_ap_idle;
wire    grp_split_input_Pipeline_SPLIT_fu_54_ap_ready;
wire    grp_split_input_Pipeline_SPLIT_fu_54_search_buffer_in_read;
wire   [15:0] grp_split_input_Pipeline_SPLIT_fu_54_re_stream_din;
wire    grp_split_input_Pipeline_SPLIT_fu_54_re_stream_write;
wire   [15:0] grp_split_input_Pipeline_SPLIT_fu_54_im_stream_din;
wire    grp_split_input_Pipeline_SPLIT_fu_54_im_stream_write;
wire   [15:0] grp_split_input_Pipeline_SPLIT_fu_54_sum_stream_din;
wire    grp_split_input_Pipeline_SPLIT_fu_54_sum_stream_write;
reg    grp_split_input_Pipeline_SPLIT_fu_54_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_split_input_Pipeline_SPLIT_fu_54_ap_start_reg = 1'b0;
end

module3_fine_sync_split_input_Pipeline_SPLIT grp_split_input_Pipeline_SPLIT_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_split_input_Pipeline_SPLIT_fu_54_ap_start),
    .ap_done(grp_split_input_Pipeline_SPLIT_fu_54_ap_done),
    .ap_idle(grp_split_input_Pipeline_SPLIT_fu_54_ap_idle),
    .ap_ready(grp_split_input_Pipeline_SPLIT_fu_54_ap_ready),
    .search_buffer_in_dout(search_buffer_in_dout),
    .search_buffer_in_empty_n(search_buffer_in_empty_n),
    .search_buffer_in_read(grp_split_input_Pipeline_SPLIT_fu_54_search_buffer_in_read),
    .re_stream_din(grp_split_input_Pipeline_SPLIT_fu_54_re_stream_din),
    .re_stream_full_n(re_stream_full_n),
    .re_stream_write(grp_split_input_Pipeline_SPLIT_fu_54_re_stream_write),
    .re_stream_num_data_valid(3'd0),
    .re_stream_fifo_cap(3'd0),
    .im_stream_din(grp_split_input_Pipeline_SPLIT_fu_54_im_stream_din),
    .im_stream_full_n(im_stream_full_n),
    .im_stream_write(grp_split_input_Pipeline_SPLIT_fu_54_im_stream_write),
    .im_stream_num_data_valid(3'd0),
    .im_stream_fifo_cap(3'd0),
    .sum_stream_din(grp_split_input_Pipeline_SPLIT_fu_54_sum_stream_din),
    .sum_stream_full_n(sum_stream_full_n),
    .sum_stream_write(grp_split_input_Pipeline_SPLIT_fu_54_sum_stream_write),
    .sum_stream_num_data_valid(3'd0),
    .sum_stream_fifo_cap(3'd0),
    .length_r(length_read_reg_83)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_split_input_Pipeline_SPLIT_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_split_input_Pipeline_SPLIT_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_split_input_Pipeline_SPLIT_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_split_input_Pipeline_SPLIT_fu_54_ap_ready == 1'b1)) begin
            grp_split_input_Pipeline_SPLIT_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        length_read_reg_83 <= length_r;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_split_input_Pipeline_SPLIT_fu_54_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_split_input_Pipeline_SPLIT_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_split_input_Pipeline_SPLIT_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        searchBufferLen_c_blk_n = searchBufferLen_c_full_n;
    end else begin
        searchBufferLen_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        searchBufferLen_c_write = 1'b1;
    end else begin
        searchBufferLen_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_split_input_Pipeline_SPLIT_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (searchBufferLen_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign grp_split_input_Pipeline_SPLIT_fu_54_ap_start = grp_split_input_Pipeline_SPLIT_fu_54_ap_start_reg;

assign im_stream_din = grp_split_input_Pipeline_SPLIT_fu_54_im_stream_din;

assign im_stream_write = grp_split_input_Pipeline_SPLIT_fu_54_im_stream_write;

assign re_stream_din = grp_split_input_Pipeline_SPLIT_fu_54_re_stream_din;

assign re_stream_write = grp_split_input_Pipeline_SPLIT_fu_54_re_stream_write;

assign searchBufferLen_c_din = length_r;

assign search_buffer_in_read = grp_split_input_Pipeline_SPLIT_fu_54_search_buffer_in_read;

assign start_out = real_start;

assign sum_stream_din = grp_split_input_Pipeline_SPLIT_fu_54_sum_stream_din;

assign sum_stream_write = grp_split_input_Pipeline_SPLIT_fu_54_sum_stream_write;

endmodule //module3_fine_sync_split_input
