# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_parteB.srcs/sources_1/new/FF_D.vhd" \
"../../../../lab1_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd" \
"../../../../lab1_parteB.srcs/sources_1/new/debouncer.vhd" \
"../../../../lab1_parteB.srcs/sim_1/new/testbench_parteB.vhd" \

# Do not sort compile order
nosort
