PPA Report for spi_clock_divider.v (Module: spi_clock_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 106
FF Count: 128
IO Count: 57
Cell Count: 389

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 537.35 MHz
Reg-to-Reg Critical Path Delay: 1.637 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
