Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Mar 18 14:51:54 2020
| Host         : EECS-Xiaomachine running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            1 |
|      9 |            1 |
|     10 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            8 |
| No           | No                    | Yes                    |              24 |           12 |
| No           | Yes                   | No                     |             112 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+----------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal         |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------+----------------------------+------------------+----------------+
|  inst0/inst/clk_out1 | acd_inst/adc/n_cnv            | debounce_inst2/reset       |                1 |              1 |
|  inst0/inst/clk_out1 | acd_inst/control/control_done | debounce_inst2/reset       |                1 |              1 |
|  inst0/inst/clk_out1 | cpu_inst/sw_on_i_1_n_0        | debounce_inst2/reset       |                1 |              1 |
|  pipe_clk_BUFG       |                               | debounce_inst2/reset       |                2 |              4 |
|  inst0/inst/clk_out1 |                               |                            |                8 |              9 |
|  inst0/inst/clk_out1 |                               | cpu_inst/cntr_load_reg_n_0 |                3 |             10 |
|  inst0/inst/clk_out1 |                               | debounce_inst1/PB_idle     |                7 |             25 |
|  inst0/inst/clk_out1 |                               | debounce_inst2/PB_idle     |                7 |             25 |
|  inst0/inst/clk_out1 |                               | debounce_inste/PB_idle     |                7 |             25 |
|  inst0/inst/clk_out1 |                               | debounce_inst2/reset       |               26 |             47 |
+----------------------+-------------------------------+----------------------------+------------------+----------------+


