How does xv6-riscv handle hardware interrupts like the clock or UART?
