
map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "trafic_light_impl1.ngd" -o "trafic_light_impl1_map.ncd" -pr "trafic_light_impl1.prf" -mp "trafic_light_impl1.mrp" -lpf "C:/Users/10352/vhdl-labs/lab3_traffic_light/impl1/trafic_light_impl1.lpf" -lpf "C:/Users/10352/vhdl-labs/lab3_traffic_light/trafic_light.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: trafic_light_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    187 out of  4635 (4%)
      PFU registers:          187 out of  4320 (4%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       167 out of  2160 (8%)
      SLICEs as Logic/ROM:    167 out of  2160 (8%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        117 out of  2160 (5%)
   Number of LUT4s:        333 out of  4320 (8%)
      Number used as logic LUTs:         99
      Number used as distributed RAM:     0
      Number used as ripple logic:      234
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 105 (34%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_c: 102 loads, 102 rising, 0 falling (Driver: PIO clk )
     Net delay_3__N_105: 2 loads, 2 rising, 0 falling (Driver: i2_3_lut_4_lut )
   Number of Clock Enables:  5
     Net clk_c_enable_67: 2 loads, 2 LSLICEs
     Net clk_c_enable_34: 17 loads, 17 LSLICEs
     Net clk_c_enable_66: 17 loads, 17 LSLICEs
     Net k1/keystore_2__N_332: 2 loads, 2 LSLICEs
     Net k0/keystore_2__N_332: 2 loads, 2 LSLICEs
   Number of LSRs:  7
     Net n1886: 1 loads, 1 LSLICEs
     Net n2082: 1 loads, 1 LSLICEs
     Net clk_c_enable_67: 17 loads, 17 LSLICEs
     Net n1179: 17 loads, 17 LSLICEs
     Net mode_31__N_210: 17 loads, 17 LSLICEs
     Net k1/n1178: 17 loads, 17 LSLICEs
     Net k0/n1201: 17 loads, 17 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk_c_enable_67: 19 loads
     Net k0/n1201: 18 loads
     Net k1/n1178: 18 loads
     Net mode_31__N_210: 18 loads
     Net n1179: 18 loads
     Net clk_c_enable_34: 17 loads
     Net clk_c_enable_66: 17 loads
     Net mode_1: 13 loads
     Net prstate_1: 12 loads
     Net mode_0: 11 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 51 MB

Dumping design to file trafic_light_impl1_map.ncd.

ncd2vdb "trafic_light_impl1_map.ncd" ".vdbs/trafic_light_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.

trce -f "trafic_light_impl1.mt" -o "trafic_light_impl1.tw1" "trafic_light_impl1_map.ncd" "trafic_light_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file trafic_light_impl1_map.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 21:11:11 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o trafic_light_impl1.tw1 -gui -msgset C:/Users/10352/vhdl-labs/lab3_traffic_light/promote.xml trafic_light_impl1_map.ncd trafic_light_impl1.prf 
Design file:     trafic_light_impl1_map.ncd
Preference file: trafic_light_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6515 paths, 2 nets, and 995 connections (90.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 21:11:11 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o trafic_light_impl1.tw1 -gui -msgset C:/Users/10352/vhdl-labs/lab3_traffic_light/promote.xml trafic_light_impl1_map.ncd trafic_light_impl1.prf 
Design file:     trafic_light_impl1_map.ncd
Preference file: trafic_light_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6515 paths, 2 nets, and 1004 connections (91.27% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 58 MB


ldbanno "trafic_light_impl1_map.ncd" -n Verilog -o "trafic_light_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the trafic_light_impl1_map design file.


Loading design for application ldbanno from file trafic_light_impl1_map.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design trafic_light_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file trafic_light_impl1_mapvo.vo
Writing SDF timing to file trafic_light_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 49 MB

ldbanno "trafic_light_impl1_map.ncd" -n VHDL -o "trafic_light_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the trafic_light_impl1_map design file.


Loading design for application ldbanno from file trafic_light_impl1_map.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design trafic_light_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file trafic_light_impl1_mapvho.vho
Writing SDF timing to file trafic_light_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 48 MB

mpartrce -p "trafic_light_impl1.p2t" -f "trafic_light_impl1.p3t" -tf "trafic_light_impl1.pt" "trafic_light_impl1_map.ncd" "trafic_light_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "trafic_light_impl1_map.ncd"
Tue Nov 17 21:11:14 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/10352/vhdl-labs/lab3_traffic_light/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF trafic_light_impl1_map.ncd trafic_light_impl1.dir/5_1.ncd trafic_light_impl1.prf
Preference file: trafic_light_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file trafic_light_impl1_map.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   32+4(JTAG)/280     13% used
                  32+4(JTAG)/105     34% bonded

   SLICE            167/2160          7% used

   GSR                1/1           100% used


Number of Signals: 561
Number of Connections: 1100

Pin Constraint Summary:
   32 out of 32 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 102)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 7 signals are selected to use the secondary clock routing resources:
    clk_c_enable_67 (driver: SLICE_160, clk load #: 0, sr load #: 17, ce load #: 2)
    clk_c_enable_34 (driver: SLICE_160, clk load #: 0, sr load #: 0, ce load #: 17)
    n1179 (driver: SLICE_134, clk load #: 0, sr load #: 17, ce load #: 0)
    clk_c_enable_66 (driver: SLICE_131, clk load #: 0, sr load #: 0, ce load #: 17)
    mode_31__N_210 (driver: SLICE_1, clk load #: 0, sr load #: 17, ce load #: 0)
    k1/n1178 (driver: k1/SLICE_124, clk load #: 0, sr load #: 17, ce load #: 0)
    k0/n1201 (driver: k0/SLICE_119, clk load #: 0, sr load #: 17, ce load #: 0)

Signal k0/rst_state is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 56206.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  55232
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 102
  SECONDARY "clk_c_enable_67" from F0 on comp "SLICE_160" on site "R12C15D", clk load = 0, ce load = 2, sr load = 17
  SECONDARY "clk_c_enable_34" from F1 on comp "SLICE_160" on site "R12C15D", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "n1179" from F1 on comp "SLICE_134" on site "R20C15A", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "clk_c_enable_66" from F0 on comp "SLICE_131" on site "R12C15A", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "mode_31__N_210" from F1 on comp "SLICE_1" on site "R12C14C", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "k1/n1178" from F1 on comp "k1/SLICE_124" on site "R12C15B", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "k0/n1201" from F1 on comp "k0/SLICE_119" on site "R12C17A", clk load = 0, ce load = 0, sr load = 17

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 7 out of 8 (87%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   32 + 4(JTAG) out of 280 (12.9%) PIO sites used.
   32 + 4(JTAG) out of 105 (34.3%) bonded PIO sites used.
   Number of PIO comps: 32; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 9 / 26 ( 34%) | 2.5V       | -         |
| 1        | 5 / 26 ( 19%) | 2.5V       | -         |
| 2        | 8 / 28 ( 28%) | 2.5V       | -         |
| 3        | 2 / 7 ( 28%)  | 2.5V       | -         |
| 4        | 4 / 8 ( 50%)  | 2.5V       | -         |
| 5        | 4 / 10 ( 40%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file trafic_light_impl1.dir/5_1.ncd.

0 connections routed; 1100 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=delay_3__N_105 loads=2 clock_loads=2"  />

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 21:11:19 11/17/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 21:11:19 11/17/20

Start NBR section for initial routing at 21:11:19 11/17/20
Level 4, iteration 1
25(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.431ns/0.000ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:11:19 11/17/20
Level 4, iteration 1
19(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.431ns/0.000ns; real time: 5 secs 
Level 4, iteration 2
14(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.431ns/0.000ns; real time: 5 secs 
Level 4, iteration 3
14(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.431ns/0.000ns; real time: 5 secs 
Level 4, iteration 4
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.431ns/0.000ns; real time: 5 secs 
Level 4, iteration 5
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.524ns/0.000ns; real time: 5 secs 
Level 4, iteration 6
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.524ns/0.000ns; real time: 5 secs 
Level 4, iteration 7
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.431ns/0.000ns; real time: 5 secs 
Level 4, iteration 8
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.431ns/0.000ns; real time: 5 secs 
Level 4, iteration 9
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.861ns/0.000ns; real time: 5 secs 
Level 4, iteration 10
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.861ns/0.000ns; real time: 5 secs 
Level 4, iteration 11
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.861ns/0.000ns; real time: 5 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.861ns/0.000ns; real time: 5 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.861ns/0.000ns; real time: 5 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.861ns/0.000ns; real time: 5 secs 
Level 4, iteration 15
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.954ns/0.000ns; real time: 5 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:11:19 11/17/20
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.680" arg1="1" arg2="0" arg3="0" arg4="SLICE_81" arg5="Q0" arg6="SLICE_139" arg7="A0" arg8="mode_9"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.469" arg1="1" arg2="0" arg3="0" arg4="SLICE_28" arg5="Q0" arg6="SLICE_139" arg7="B0" arg8="mode_23"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.680" arg1="1" arg2="0" arg3="0" arg4="SLICE_139" arg5="F0" arg6="SLICE_139" arg7="A1" arg8="n45"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.117" arg1="1" arg2="0" arg3="0" arg4="SLICE_166" arg5="F1" arg6="SLICE_140" arg7="A0" arg8="n37_adj_341"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.189" arg1="1" arg2="0" arg3="0" arg4="SLICE_146" arg5="F0" arg6="SLICE_140" arg7="B0" arg8="n56"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.121" arg1="1" arg2="0" arg3="0" arg4="SLICE_166" arg5="F0" arg6="SLICE_140" arg7="C0" arg8="n50"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.183" arg1="1" arg2="0" arg3="0" arg4="SLICE_140" arg5="F1" arg6="SLICE_140" arg7="D0" arg8="n38_adj_340"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.189" arg1="1" arg2="0" arg3="0" arg4="SLICE_140" arg5="F0" arg6="SLICE_139" arg7="B1" arg8="n58"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.718" arg1="1" arg2="0" arg3="0" arg4="SLICE_0" arg5="Q1" arg6="SLICE_138" arg7="A1" arg8="mode_0"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.445" arg1="1" arg2="0" arg3="0" arg4="SLICE_80" arg5="Q0" arg6="SLICE_141" arg7="A0" arg8="mode_31"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.362" arg1="1" arg2="0" arg3="0" arg4="SLICE_135" arg5="F0" arg6="SLICE_141" arg7="B0" arg8="n48"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.364" arg1="1" arg2="0" arg3="0" arg4="SLICE_141" arg5="F1" arg6="SLICE_141" arg7="C0" arg8="n34_adj_342"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.521" arg1="1" arg2="0" arg3="0" arg4="SLICE_73" arg5="Q1" arg6="SLICE_141" arg7="D0" arg8="mode_14"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.521" arg1="1" arg2="0" arg3="0" arg4="SLICE_141" arg5="F0" arg6="SLICE_139" arg7="C1" arg8="n54"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.317" arg1="1" arg2="0" arg3="0" arg4="SLICE_139" arg5="F1" arg6="SLICE_138" arg7="B1" arg8="n1164"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.445" arg1="1" arg2="0" arg3="0" arg4="SLICE_50" arg5="Q0" arg6="SLICE_167" arg7="A0" arg8="mode_15"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.334" arg1="1" arg2="0" arg3="0" arg4="SLICE_17" arg5="Q1" arg6="SLICE_167" arg7="B0" arg8="mode_2"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.442" arg1="1" arg2="0" arg3="0" arg4="SLICE_83" arg5="Q1" arg6="SLICE_167" arg7="C0" arg8="mode_6"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.369" arg1="1" arg2="0" arg3="0" arg4="SLICE_15" arg5="Q1" arg6="SLICE_167" arg7="D0" arg8="mode_28"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.445" arg1="1" arg2="0" arg3="0" arg4="SLICE_167" arg5="F0" arg6="SLICE_139" arg7="D1" arg8="n46"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-2.117" arg1="1" arg2="0" arg3="0" arg4="SLICE_82" arg5="Q1" arg6="SLICE_166" arg7="A1" arg8="mode_8"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-1.946" arg1="1" arg2="0" arg3="0" arg4="SLICE_50" arg5="Q1" arg6="SLICE_166" arg7="B1" arg8="mode_16"  />
. . .
----------------------------------
Info: Total 44 connections where the hold timing errors associated cannot be fixed.

Level 4, iteration 0
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.127ns/0.000ns; real time: 8 secs 
Level 4, iteration 0
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.928ns/0.000ns; real time: 8 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.928ns/0.000ns; real time: 8 secs 

Start NBR section for re-routing at 21:11:22 11/17/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.948ns/0.000ns; real time: 8 secs 

Start NBR section for post-routing at 21:11:22 11/17/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 59.948ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=delay_3__N_105 loads=2 clock_loads=2"  />

Total CPU time 7 secs 
Total REAL time: 9 secs 
Completely routed.
End of route.  1100 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file trafic_light_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 59.948
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.132
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 9 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "trafic_light_impl1.pt" -o "trafic_light_impl1.twr" "trafic_light_impl1.ncd" "trafic_light_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 21:11:23 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o trafic_light_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab3_traffic_light/promote.xml trafic_light_impl1.ncd trafic_light_impl1.prf 
Design file:     trafic_light_impl1.ncd
Preference file: trafic_light_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6515 paths, 2 nets, and 1005 connections (91.36% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 21:11:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o trafic_light_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab3_traffic_light/promote.xml trafic_light_impl1.ncd trafic_light_impl1.prf 
Design file:     trafic_light_impl1.ncd
Preference file: trafic_light_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6515 paths, 2 nets, and 1004 connections (91.27% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 58 MB


iotiming  "trafic_light_impl1.ncd" "trafic_light_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "trafic_light_impl1.pad" "C:/lscc/diamond/3.11_x64/cae_library/ibis/machxo2.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.11.0.396.4

Tue Nov 17 21:11:26 2020

Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: digitdisplay[0]
 Site: A12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[10]
 Site: F1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[11]
 Site: B9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[12]
 Site: A9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[13]
 Site: E2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[14]
 Site: E1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[15]
 Site: F2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[16]
 Site: C11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[17]
 Site: A10
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[1]
 Site: K1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[2]
 Site: A11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[3]
 Site: B12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[4]
 Site: H2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[5]
 Site: H1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[6]
 Site: J1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[7]
 Site: B14
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[8]
 Site: C12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: digitdisplay[9]
 Site: C9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: modedisplay[0]
 Site: M11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: modedisplay[1]
 Site: P12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: modedisplay[2]
 Site: M12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: modedisplay[3]
 Site: N13
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: modekey
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: rst
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: secdisplay
 Site: P9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: trafficLights[0]
 Site: N3
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: trafficLights[1]
 Site: P4
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: trafficLights[2]
 Site: M3
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: trafficLights[3]
 Site: N2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: trafficLights[4]
 Site: P2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: trafficLights[5]
 Site: M2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: C:\Users\10352\vhdl-labs\lab3_traffic_light\impl1\IBIS\trafic_light_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "trafic_light_impl1.ncd" -n Verilog  -o "trafic_light_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the trafic_light_impl1 design file.


Loading design for application ldbanno from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design trafic_light_impl1.ncd into .ldb format.
Loading preferences from trafic_light_impl1.prf.
Writing Verilog netlist to file trafic_light_impl1_vo.vo
Writing SDF timing to file trafic_light_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 51 MB

ldbanno "trafic_light_impl1.ncd" -n VHDL -o "trafic_light_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the trafic_light_impl1 design file.


Loading design for application ldbanno from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design trafic_light_impl1.ncd into .ldb format.
Loading preferences from trafic_light_impl1.prf.
Writing VHDL netlist to file trafic_light_impl1_vho.vho
Writing SDF timing to file trafic_light_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 52 MB

tmcheck -par "trafic_light_impl1.par" 

bitgen -f "trafic_light_impl1.t2b" -w "trafic_light_impl1.ncd"  "trafic_light_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from trafic_light_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "trafic_light_impl1.bit".
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 273 MB

tmcheck -par "trafic_light_impl1.par" 

bitgen -f "trafic_light_impl1.t2b" -w "trafic_light_impl1.ncd"  -jedec "trafic_light_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file trafic_light_impl1.ncd.
Design name: TrafficLights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from trafic_light_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "trafic_light_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 273 MB
