{
	"DESIGN_NAME": "bubble_sort",
	"VERILOG_FILES": "dir::../../verilog/rtl/bubble_sort.v",
	"CLOCK_PORT": "ap_clk",
	"CLOCK_PERIOD": 20.0,
	"DESIGN_IS_CORE": false,
	"FP_SIZING":"absolute",
	"DIE_AREA":"0 0 200 200",
	"SYNTH_STRATEGY":"AREA 1",
	"VDD_NETS": "VPWR",
	"GND_NETS":"VGND",
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"RT_MAX_LAYER": "met4"
}
