# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/GIT_LogicDesign/LogicDesign/PROJECT_DigitalClock/Project.v
