# UART
Implementation of UART using Verilog HDL
## Specifications
Data packets are 8 bits long , no parity bit included , 1 start bit , 1 or 2 stop bits deteremined by the parameter "SBIT" , able to operate on 4 baudrates (4800,9600,19200,38400) determined using the "B_rate" signal


