<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb4 › t4_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>t4_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is part of the Chelsio T4 Ethernet driver for Linux.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010 Chelsio Communications, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the</span>
<span class="cm"> * OpenIB.org BSD license below:</span>
<span class="cm"> *</span>
<span class="cm"> *     Redistribution and use in source and binary forms, with or</span>
<span class="cm"> *     without modification, are permitted provided that the following</span>
<span class="cm"> *     conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions of source code must retain the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions in binary form must reproduce the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer in the documentation and/or other materials</span>
<span class="cm"> *        provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span class="cm"> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</span>
<span class="cm"> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __T4_REGS_H</span>
<span class="cp">#define __T4_REGS_H</span>

<span class="cp">#define MYPF_BASE 0x1b000</span>
<span class="cp">#define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr))</span>

<span class="cp">#define PF0_BASE 0x1e000</span>
<span class="cp">#define PF0_REG(reg_addr) (PF0_BASE + (reg_addr))</span>

<span class="cp">#define PF_STRIDE 0x400</span>
<span class="cp">#define PF_BASE(idx) (PF0_BASE + (idx) * PF_STRIDE)</span>
<span class="cp">#define PF_REG(idx, reg) (PF_BASE(idx) + (reg))</span>

<span class="cp">#define MYPORT_BASE 0x1c000</span>
<span class="cp">#define MYPORT_REG(reg_addr) (MYPORT_BASE + (reg_addr))</span>

<span class="cp">#define PORT0_BASE 0x20000</span>
<span class="cp">#define PORT0_REG(reg_addr) (PORT0_BASE + (reg_addr))</span>

<span class="cp">#define PORT_STRIDE 0x2000</span>
<span class="cp">#define PORT_BASE(idx) (PORT0_BASE + (idx) * PORT_STRIDE)</span>
<span class="cp">#define PORT_REG(idx, reg) (PORT_BASE(idx) + (reg))</span>

<span class="cp">#define EDC_STRIDE (EDC_1_BASE_ADDR - EDC_0_BASE_ADDR)</span>
<span class="cp">#define EDC_REG(reg, idx) (reg + EDC_STRIDE * idx)</span>

<span class="cp">#define PCIE_MEM_ACCESS_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)</span>
<span class="cp">#define PCIE_MAILBOX_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)</span>
<span class="cp">#define MC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)</span>
<span class="cp">#define EDC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)</span>

<span class="cp">#define SGE_PF_KDOORBELL 0x0</span>
<span class="cp">#define  QID_MASK    0xffff8000U</span>
<span class="cp">#define  QID_SHIFT   15</span>
<span class="cp">#define  QID(x)      ((x) &lt;&lt; QID_SHIFT)</span>
<span class="cp">#define  DBPRIO      0x00004000U</span>
<span class="cp">#define  PIDX_MASK   0x00003fffU</span>
<span class="cp">#define  PIDX_SHIFT  0</span>
<span class="cp">#define  PIDX(x)     ((x) &lt;&lt; PIDX_SHIFT)</span>

<span class="cp">#define SGE_PF_GTS 0x4</span>
<span class="cp">#define  INGRESSQID_MASK   0xffff0000U</span>
<span class="cp">#define  INGRESSQID_SHIFT  16</span>
<span class="cp">#define  INGRESSQID(x)     ((x) &lt;&lt; INGRESSQID_SHIFT)</span>
<span class="cp">#define  TIMERREG_MASK     0x0000e000U</span>
<span class="cp">#define  TIMERREG_SHIFT    13</span>
<span class="cp">#define  TIMERREG(x)       ((x) &lt;&lt; TIMERREG_SHIFT)</span>
<span class="cp">#define  SEINTARM_MASK     0x00001000U</span>
<span class="cp">#define  SEINTARM_SHIFT    12</span>
<span class="cp">#define  SEINTARM(x)       ((x) &lt;&lt; SEINTARM_SHIFT)</span>
<span class="cp">#define  CIDXINC_MASK      0x00000fffU</span>
<span class="cp">#define  CIDXINC_SHIFT     0</span>
<span class="cp">#define  CIDXINC(x)        ((x) &lt;&lt; CIDXINC_SHIFT)</span>

<span class="cp">#define SGE_CONTROL 0x1008</span>
<span class="cp">#define  DCASYSTYPE             0x00080000U</span>
<span class="cp">#define  RXPKTCPLMODE           0x00040000U</span>
<span class="cp">#define  EGRSTATUSPAGESIZE      0x00020000U</span>
<span class="cp">#define  PKTSHIFT_MASK          0x00001c00U</span>
<span class="cp">#define  PKTSHIFT_SHIFT         10</span>
<span class="cp">#define  PKTSHIFT(x)            ((x) &lt;&lt; PKTSHIFT_SHIFT)</span>
<span class="cp">#define  PKTSHIFT_GET(x)	(((x) &amp; PKTSHIFT_MASK) &gt;&gt; PKTSHIFT_SHIFT)</span>
<span class="cp">#define  INGPCIEBOUNDARY_MASK   0x00000380U</span>
<span class="cp">#define  INGPCIEBOUNDARY_SHIFT  7</span>
<span class="cp">#define  INGPCIEBOUNDARY(x)     ((x) &lt;&lt; INGPCIEBOUNDARY_SHIFT)</span>
<span class="cp">#define  INGPADBOUNDARY_MASK    0x00000070U</span>
<span class="cp">#define  INGPADBOUNDARY_SHIFT   4</span>
<span class="cp">#define  INGPADBOUNDARY(x)      ((x) &lt;&lt; INGPADBOUNDARY_SHIFT)</span>
<span class="cp">#define  INGPADBOUNDARY_GET(x)	(((x) &amp; INGPADBOUNDARY_MASK) \</span>
<span class="cp">				 &gt;&gt; INGPADBOUNDARY_SHIFT)</span>
<span class="cp">#define  EGRPCIEBOUNDARY_MASK   0x0000000eU</span>
<span class="cp">#define  EGRPCIEBOUNDARY_SHIFT  1</span>
<span class="cp">#define  EGRPCIEBOUNDARY(x)     ((x) &lt;&lt; EGRPCIEBOUNDARY_SHIFT)</span>
<span class="cp">#define  GLOBALENABLE           0x00000001U</span>

<span class="cp">#define SGE_HOST_PAGE_SIZE 0x100c</span>
<span class="cp">#define  HOSTPAGESIZEPF0_MASK   0x0000000fU</span>
<span class="cp">#define  HOSTPAGESIZEPF0_SHIFT  0</span>
<span class="cp">#define  HOSTPAGESIZEPF0(x)     ((x) &lt;&lt; HOSTPAGESIZEPF0_SHIFT)</span>

<span class="cp">#define SGE_EGRESS_QUEUES_PER_PAGE_PF 0x1010</span>
<span class="cp">#define  QUEUESPERPAGEPF0_MASK   0x0000000fU</span>
<span class="cp">#define  QUEUESPERPAGEPF0_GET(x) ((x) &amp; QUEUESPERPAGEPF0_MASK)</span>

<span class="cp">#define SGE_INT_CAUSE1 0x1024</span>
<span class="cp">#define SGE_INT_CAUSE2 0x1030</span>
<span class="cp">#define SGE_INT_CAUSE3 0x103c</span>
<span class="cp">#define  ERR_FLM_DBP               0x80000000U</span>
<span class="cp">#define  ERR_FLM_IDMA1             0x40000000U</span>
<span class="cp">#define  ERR_FLM_IDMA0             0x20000000U</span>
<span class="cp">#define  ERR_FLM_HINT              0x10000000U</span>
<span class="cp">#define  ERR_PCIE_ERROR3           0x08000000U</span>
<span class="cp">#define  ERR_PCIE_ERROR2           0x04000000U</span>
<span class="cp">#define  ERR_PCIE_ERROR1           0x02000000U</span>
<span class="cp">#define  ERR_PCIE_ERROR0           0x01000000U</span>
<span class="cp">#define  ERR_TIMER_ABOVE_MAX_QID   0x00800000U</span>
<span class="cp">#define  ERR_CPL_EXCEED_IQE_SIZE   0x00400000U</span>
<span class="cp">#define  ERR_INVALID_CIDX_INC      0x00200000U</span>
<span class="cp">#define  ERR_ITP_TIME_PAUSED       0x00100000U</span>
<span class="cp">#define  ERR_CPL_OPCODE_0          0x00080000U</span>
<span class="cp">#define  ERR_DROPPED_DB            0x00040000U</span>
<span class="cp">#define  ERR_DATA_CPL_ON_HIGH_QID1 0x00020000U</span>
<span class="cp">#define  ERR_DATA_CPL_ON_HIGH_QID0 0x00010000U</span>
<span class="cp">#define  ERR_BAD_DB_PIDX3          0x00008000U</span>
<span class="cp">#define  ERR_BAD_DB_PIDX2          0x00004000U</span>
<span class="cp">#define  ERR_BAD_DB_PIDX1          0x00002000U</span>
<span class="cp">#define  ERR_BAD_DB_PIDX0          0x00001000U</span>
<span class="cp">#define  ERR_ING_PCIE_CHAN         0x00000800U</span>
<span class="cp">#define  ERR_ING_CTXT_PRIO         0x00000400U</span>
<span class="cp">#define  ERR_EGR_CTXT_PRIO         0x00000200U</span>
<span class="cp">#define  DBFIFO_HP_INT             0x00000100U</span>
<span class="cp">#define  DBFIFO_LP_INT             0x00000080U</span>
<span class="cp">#define  REG_ADDRESS_ERR           0x00000040U</span>
<span class="cp">#define  INGRESS_SIZE_ERR          0x00000020U</span>
<span class="cp">#define  EGRESS_SIZE_ERR           0x00000010U</span>
<span class="cp">#define  ERR_INV_CTXT3             0x00000008U</span>
<span class="cp">#define  ERR_INV_CTXT2             0x00000004U</span>
<span class="cp">#define  ERR_INV_CTXT1             0x00000002U</span>
<span class="cp">#define  ERR_INV_CTXT0             0x00000001U</span>

<span class="cp">#define SGE_INT_ENABLE3 0x1040</span>
<span class="cp">#define SGE_FL_BUFFER_SIZE0 0x1044</span>
<span class="cp">#define SGE_FL_BUFFER_SIZE1 0x1048</span>
<span class="cp">#define SGE_INGRESS_RX_THRESHOLD 0x10a0</span>
<span class="cp">#define  THRESHOLD_0_MASK   0x3f000000U</span>
<span class="cp">#define  THRESHOLD_0_SHIFT  24</span>
<span class="cp">#define  THRESHOLD_0(x)     ((x) &lt;&lt; THRESHOLD_0_SHIFT)</span>
<span class="cp">#define  THRESHOLD_0_GET(x) (((x) &amp; THRESHOLD_0_MASK) &gt;&gt; THRESHOLD_0_SHIFT)</span>
<span class="cp">#define  THRESHOLD_1_MASK   0x003f0000U</span>
<span class="cp">#define  THRESHOLD_1_SHIFT  16</span>
<span class="cp">#define  THRESHOLD_1(x)     ((x) &lt;&lt; THRESHOLD_1_SHIFT)</span>
<span class="cp">#define  THRESHOLD_1_GET(x) (((x) &amp; THRESHOLD_1_MASK) &gt;&gt; THRESHOLD_1_SHIFT)</span>
<span class="cp">#define  THRESHOLD_2_MASK   0x00003f00U</span>
<span class="cp">#define  THRESHOLD_2_SHIFT  8</span>
<span class="cp">#define  THRESHOLD_2(x)     ((x) &lt;&lt; THRESHOLD_2_SHIFT)</span>
<span class="cp">#define  THRESHOLD_2_GET(x) (((x) &amp; THRESHOLD_2_MASK) &gt;&gt; THRESHOLD_2_SHIFT)</span>
<span class="cp">#define  THRESHOLD_3_MASK   0x0000003fU</span>
<span class="cp">#define  THRESHOLD_3_SHIFT  0</span>
<span class="cp">#define  THRESHOLD_3(x)     ((x) &lt;&lt; THRESHOLD_3_SHIFT)</span>
<span class="cp">#define  THRESHOLD_3_GET(x) (((x) &amp; THRESHOLD_3_MASK) &gt;&gt; THRESHOLD_3_SHIFT)</span>

<span class="cp">#define SGE_TIMER_VALUE_0_AND_1 0x10b8</span>
<span class="cp">#define  TIMERVALUE0_MASK   0xffff0000U</span>
<span class="cp">#define  TIMERVALUE0_SHIFT  16</span>
<span class="cp">#define  TIMERVALUE0(x)     ((x) &lt;&lt; TIMERVALUE0_SHIFT)</span>
<span class="cp">#define  TIMERVALUE0_GET(x) (((x) &amp; TIMERVALUE0_MASK) &gt;&gt; TIMERVALUE0_SHIFT)</span>
<span class="cp">#define  TIMERVALUE1_MASK   0x0000ffffU</span>
<span class="cp">#define  TIMERVALUE1_SHIFT  0</span>
<span class="cp">#define  TIMERVALUE1(x)     ((x) &lt;&lt; TIMERVALUE1_SHIFT)</span>
<span class="cp">#define  TIMERVALUE1_GET(x) (((x) &amp; TIMERVALUE1_MASK) &gt;&gt; TIMERVALUE1_SHIFT)</span>

<span class="cp">#define SGE_TIMER_VALUE_2_AND_3 0x10bc</span>
<span class="cp">#define SGE_TIMER_VALUE_4_AND_5 0x10c0</span>
<span class="cp">#define SGE_DEBUG_INDEX 0x10cc</span>
<span class="cp">#define SGE_DEBUG_DATA_HIGH 0x10d0</span>
<span class="cp">#define SGE_DEBUG_DATA_LOW 0x10d4</span>
<span class="cp">#define SGE_INGRESS_QUEUES_PER_PAGE_PF 0x10f4</span>

<span class="cp">#define S_LP_INT_THRESH    12</span>
<span class="cp">#define V_LP_INT_THRESH(x) ((x) &lt;&lt; S_LP_INT_THRESH)</span>
<span class="cp">#define S_HP_INT_THRESH    28</span>
<span class="cp">#define V_HP_INT_THRESH(x) ((x) &lt;&lt; S_HP_INT_THRESH)</span>
<span class="cp">#define A_SGE_DBFIFO_STATUS 0x10a4</span>

<span class="cp">#define S_ENABLE_DROP    13</span>
<span class="cp">#define V_ENABLE_DROP(x) ((x) &lt;&lt; S_ENABLE_DROP)</span>
<span class="cp">#define F_ENABLE_DROP    V_ENABLE_DROP(1U)</span>
<span class="cp">#define A_SGE_DOORBELL_CONTROL 0x10a8</span>

<span class="cp">#define A_SGE_CTXT_CMD 0x11fc</span>
<span class="cp">#define A_SGE_DBQ_CTXT_BADDR 0x1084</span>

<span class="cp">#define A_SGE_PF_KDOORBELL 0x0</span>

<span class="cp">#define S_QID 15</span>
<span class="cp">#define V_QID(x) ((x) &lt;&lt; S_QID)</span>

<span class="cp">#define S_PIDX 0</span>
<span class="cp">#define V_PIDX(x) ((x) &lt;&lt; S_PIDX)</span>

<span class="cp">#define M_LP_COUNT 0x7ffU</span>
<span class="cp">#define S_LP_COUNT 0</span>
<span class="cp">#define G_LP_COUNT(x) (((x) &gt;&gt; S_LP_COUNT) &amp; M_LP_COUNT)</span>

<span class="cp">#define M_HP_COUNT 0x7ffU</span>
<span class="cp">#define S_HP_COUNT 16</span>
<span class="cp">#define G_HP_COUNT(x) (((x) &gt;&gt; S_HP_COUNT) &amp; M_HP_COUNT)</span>

<span class="cp">#define A_SGE_INT_ENABLE3 0x1040</span>

<span class="cp">#define S_DBFIFO_HP_INT 8</span>
<span class="cp">#define V_DBFIFO_HP_INT(x) ((x) &lt;&lt; S_DBFIFO_HP_INT)</span>
<span class="cp">#define F_DBFIFO_HP_INT V_DBFIFO_HP_INT(1U)</span>

<span class="cp">#define S_DBFIFO_LP_INT 7</span>
<span class="cp">#define V_DBFIFO_LP_INT(x) ((x) &lt;&lt; S_DBFIFO_LP_INT)</span>
<span class="cp">#define F_DBFIFO_LP_INT V_DBFIFO_LP_INT(1U)</span>

<span class="cp">#define S_DROPPED_DB 0</span>
<span class="cp">#define V_DROPPED_DB(x) ((x) &lt;&lt; S_DROPPED_DB)</span>
<span class="cp">#define F_DROPPED_DB V_DROPPED_DB(1U)</span>

<span class="cp">#define S_ERR_DROPPED_DB 18</span>
<span class="cp">#define V_ERR_DROPPED_DB(x) ((x) &lt;&lt; S_ERR_DROPPED_DB)</span>
<span class="cp">#define F_ERR_DROPPED_DB V_ERR_DROPPED_DB(1U)</span>

<span class="cp">#define A_PCIE_MEM_ACCESS_OFFSET 0x306c</span>

<span class="cp">#define M_HP_INT_THRESH 0xfU</span>
<span class="cp">#define M_LP_INT_THRESH 0xfU</span>

<span class="cp">#define PCIE_PF_CLI 0x44</span>
<span class="cp">#define PCIE_INT_CAUSE 0x3004</span>
<span class="cp">#define  UNXSPLCPLERR  0x20000000U</span>
<span class="cp">#define  PCIEPINT      0x10000000U</span>
<span class="cp">#define  PCIESINT      0x08000000U</span>
<span class="cp">#define  RPLPERR       0x04000000U</span>
<span class="cp">#define  RXWRPERR      0x02000000U</span>
<span class="cp">#define  RXCPLPERR     0x01000000U</span>
<span class="cp">#define  PIOTAGPERR    0x00800000U</span>
<span class="cp">#define  MATAGPERR     0x00400000U</span>
<span class="cp">#define  INTXCLRPERR   0x00200000U</span>
<span class="cp">#define  FIDPERR       0x00100000U</span>
<span class="cp">#define  CFGSNPPERR    0x00080000U</span>
<span class="cp">#define  HRSPPERR      0x00040000U</span>
<span class="cp">#define  HREQPERR      0x00020000U</span>
<span class="cp">#define  HCNTPERR      0x00010000U</span>
<span class="cp">#define  DRSPPERR      0x00008000U</span>
<span class="cp">#define  DREQPERR      0x00004000U</span>
<span class="cp">#define  DCNTPERR      0x00002000U</span>
<span class="cp">#define  CRSPPERR      0x00001000U</span>
<span class="cp">#define  CREQPERR      0x00000800U</span>
<span class="cp">#define  CCNTPERR      0x00000400U</span>
<span class="cp">#define  TARTAGPERR    0x00000200U</span>
<span class="cp">#define  PIOREQPERR    0x00000100U</span>
<span class="cp">#define  PIOCPLPERR    0x00000080U</span>
<span class="cp">#define  MSIXDIPERR    0x00000040U</span>
<span class="cp">#define  MSIXDATAPERR  0x00000020U</span>
<span class="cp">#define  MSIXADDRHPERR 0x00000010U</span>
<span class="cp">#define  MSIXADDRLPERR 0x00000008U</span>
<span class="cp">#define  MSIDATAPERR   0x00000004U</span>
<span class="cp">#define  MSIADDRHPERR  0x00000002U</span>
<span class="cp">#define  MSIADDRLPERR  0x00000001U</span>

<span class="cp">#define PCIE_NONFAT_ERR 0x3010</span>
<span class="cp">#define PCIE_MEM_ACCESS_BASE_WIN 0x3068</span>
<span class="cp">#define  PCIEOFST_MASK   0xfffffc00U</span>
<span class="cp">#define  BIR_MASK        0x00000300U</span>
<span class="cp">#define  BIR_SHIFT       8</span>
<span class="cp">#define  BIR(x)          ((x) &lt;&lt; BIR_SHIFT)</span>
<span class="cp">#define  WINDOW_MASK     0x000000ffU</span>
<span class="cp">#define  WINDOW_SHIFT    0</span>
<span class="cp">#define  WINDOW(x)       ((x) &lt;&lt; WINDOW_SHIFT)</span>
<span class="cp">#define PCIE_MEM_ACCESS_OFFSET 0x306c</span>

<span class="cp">#define PCIE_CORE_UTL_SYSTEM_BUS_AGENT_STATUS 0x5908</span>
<span class="cp">#define  RNPP 0x80000000U</span>
<span class="cp">#define  RPCP 0x20000000U</span>
<span class="cp">#define  RCIP 0x08000000U</span>
<span class="cp">#define  RCCP 0x04000000U</span>
<span class="cp">#define  RFTP 0x00800000U</span>
<span class="cp">#define  PTRP 0x00100000U</span>

<span class="cp">#define PCIE_CORE_UTL_PCI_EXPRESS_PORT_STATUS 0x59a4</span>
<span class="cp">#define  TPCP 0x40000000U</span>
<span class="cp">#define  TNPP 0x20000000U</span>
<span class="cp">#define  TFTP 0x10000000U</span>
<span class="cp">#define  TCAP 0x08000000U</span>
<span class="cp">#define  TCIP 0x04000000U</span>
<span class="cp">#define  RCAP 0x02000000U</span>
<span class="cp">#define  PLUP 0x00800000U</span>
<span class="cp">#define  PLDN 0x00400000U</span>
<span class="cp">#define  OTDD 0x00200000U</span>
<span class="cp">#define  GTRP 0x00100000U</span>
<span class="cp">#define  RDPE 0x00040000U</span>
<span class="cp">#define  TDCE 0x00020000U</span>
<span class="cp">#define  TDUE 0x00010000U</span>

<span class="cp">#define MC_INT_CAUSE 0x7518</span>
<span class="cp">#define  ECC_UE_INT_CAUSE 0x00000004U</span>
<span class="cp">#define  ECC_CE_INT_CAUSE 0x00000002U</span>
<span class="cp">#define  PERR_INT_CAUSE   0x00000001U</span>

<span class="cp">#define MC_ECC_STATUS 0x751c</span>
<span class="cp">#define  ECC_CECNT_MASK   0xffff0000U</span>
<span class="cp">#define  ECC_CECNT_SHIFT  16</span>
<span class="cp">#define  ECC_CECNT(x)     ((x) &lt;&lt; ECC_CECNT_SHIFT)</span>
<span class="cp">#define  ECC_CECNT_GET(x) (((x) &amp; ECC_CECNT_MASK) &gt;&gt; ECC_CECNT_SHIFT)</span>
<span class="cp">#define  ECC_UECNT_MASK   0x0000ffffU</span>
<span class="cp">#define  ECC_UECNT_SHIFT  0</span>
<span class="cp">#define  ECC_UECNT(x)     ((x) &lt;&lt; ECC_UECNT_SHIFT)</span>
<span class="cp">#define  ECC_UECNT_GET(x) (((x) &amp; ECC_UECNT_MASK) &gt;&gt; ECC_UECNT_SHIFT)</span>

<span class="cp">#define MC_BIST_CMD 0x7600</span>
<span class="cp">#define  START_BIST          0x80000000U</span>
<span class="cp">#define  BIST_CMD_GAP_MASK   0x0000ff00U</span>
<span class="cp">#define  BIST_CMD_GAP_SHIFT  8</span>
<span class="cp">#define  BIST_CMD_GAP(x)     ((x) &lt;&lt; BIST_CMD_GAP_SHIFT)</span>
<span class="cp">#define  BIST_OPCODE_MASK    0x00000003U</span>
<span class="cp">#define  BIST_OPCODE_SHIFT   0</span>
<span class="cp">#define  BIST_OPCODE(x)      ((x) &lt;&lt; BIST_OPCODE_SHIFT)</span>

<span class="cp">#define MC_BIST_CMD_ADDR 0x7604</span>
<span class="cp">#define MC_BIST_CMD_LEN 0x7608</span>
<span class="cp">#define MC_BIST_DATA_PATTERN 0x760c</span>
<span class="cp">#define  BIST_DATA_TYPE_MASK   0x0000000fU</span>
<span class="cp">#define  BIST_DATA_TYPE_SHIFT  0</span>
<span class="cp">#define  BIST_DATA_TYPE(x)     ((x) &lt;&lt; BIST_DATA_TYPE_SHIFT)</span>

<span class="cp">#define MC_BIST_STATUS_RDATA 0x7688</span>

<span class="cp">#define MA_EXT_MEMORY_BAR 0x77c8</span>
<span class="cp">#define  EXT_MEM_SIZE_MASK   0x00000fffU</span>
<span class="cp">#define  EXT_MEM_SIZE_SHIFT  0</span>
<span class="cp">#define  EXT_MEM_SIZE_GET(x) (((x) &amp; EXT_MEM_SIZE_MASK) &gt;&gt; EXT_MEM_SIZE_SHIFT)</span>

<span class="cp">#define MA_TARGET_MEM_ENABLE 0x77d8</span>
<span class="cp">#define  EXT_MEM_ENABLE 0x00000004U</span>
<span class="cp">#define  EDRAM1_ENABLE  0x00000002U</span>
<span class="cp">#define  EDRAM0_ENABLE  0x00000001U</span>

<span class="cp">#define MA_INT_CAUSE 0x77e0</span>
<span class="cp">#define  MEM_PERR_INT_CAUSE 0x00000002U</span>
<span class="cp">#define  MEM_WRAP_INT_CAUSE 0x00000001U</span>

<span class="cp">#define MA_INT_WRAP_STATUS 0x77e4</span>
<span class="cp">#define  MEM_WRAP_ADDRESS_MASK   0xfffffff0U</span>
<span class="cp">#define  MEM_WRAP_ADDRESS_SHIFT  4</span>
<span class="cp">#define  MEM_WRAP_ADDRESS_GET(x) (((x) &amp; MEM_WRAP_ADDRESS_MASK) &gt;&gt; MEM_WRAP_ADDRESS_SHIFT)</span>
<span class="cp">#define  MEM_WRAP_CLIENT_NUM_MASK   0x0000000fU</span>
<span class="cp">#define  MEM_WRAP_CLIENT_NUM_SHIFT  0</span>
<span class="cp">#define  MEM_WRAP_CLIENT_NUM_GET(x) (((x) &amp; MEM_WRAP_CLIENT_NUM_MASK) &gt;&gt; MEM_WRAP_CLIENT_NUM_SHIFT)</span>

<span class="cp">#define MA_PARITY_ERROR_STATUS 0x77f4</span>

<span class="cp">#define EDC_0_BASE_ADDR 0x7900</span>

<span class="cp">#define EDC_BIST_CMD 0x7904</span>
<span class="cp">#define EDC_BIST_CMD_ADDR 0x7908</span>
<span class="cp">#define EDC_BIST_CMD_LEN 0x790c</span>
<span class="cp">#define EDC_BIST_DATA_PATTERN 0x7910</span>
<span class="cp">#define EDC_BIST_STATUS_RDATA 0x7928</span>
<span class="cp">#define EDC_INT_CAUSE 0x7978</span>
<span class="cp">#define  ECC_UE_PAR     0x00000020U</span>
<span class="cp">#define  ECC_CE_PAR     0x00000010U</span>
<span class="cp">#define  PERR_PAR_CAUSE 0x00000008U</span>

<span class="cp">#define EDC_ECC_STATUS 0x797c</span>

<span class="cp">#define EDC_1_BASE_ADDR 0x7980</span>

<span class="cp">#define CIM_BOOT_CFG 0x7b00</span>
<span class="cp">#define  BOOTADDR_MASK 0xffffff00U</span>

<span class="cp">#define CIM_PF_MAILBOX_DATA 0x240</span>
<span class="cp">#define CIM_PF_MAILBOX_CTRL 0x280</span>
<span class="cp">#define  MBMSGVALID     0x00000008U</span>
<span class="cp">#define  MBINTREQ       0x00000004U</span>
<span class="cp">#define  MBOWNER_MASK   0x00000003U</span>
<span class="cp">#define  MBOWNER_SHIFT  0</span>
<span class="cp">#define  MBOWNER(x)     ((x) &lt;&lt; MBOWNER_SHIFT)</span>
<span class="cp">#define  MBOWNER_GET(x) (((x) &amp; MBOWNER_MASK) &gt;&gt; MBOWNER_SHIFT)</span>

<span class="cp">#define CIM_PF_HOST_INT_CAUSE 0x28c</span>
<span class="cp">#define  MBMSGRDYINT 0x00080000U</span>

<span class="cp">#define CIM_HOST_INT_CAUSE 0x7b2c</span>
<span class="cp">#define  TIEQOUTPARERRINT  0x00100000U</span>
<span class="cp">#define  TIEQINPARERRINT   0x00080000U</span>
<span class="cp">#define  MBHOSTPARERR      0x00040000U</span>
<span class="cp">#define  MBUPPARERR        0x00020000U</span>
<span class="cp">#define  IBQPARERR         0x0001f800U</span>
<span class="cp">#define  IBQTP0PARERR      0x00010000U</span>
<span class="cp">#define  IBQTP1PARERR      0x00008000U</span>
<span class="cp">#define  IBQULPPARERR      0x00004000U</span>
<span class="cp">#define  IBQSGELOPARERR    0x00002000U</span>
<span class="cp">#define  IBQSGEHIPARERR    0x00001000U</span>
<span class="cp">#define  IBQNCSIPARERR     0x00000800U</span>
<span class="cp">#define  OBQPARERR         0x000007e0U</span>
<span class="cp">#define  OBQULP0PARERR     0x00000400U</span>
<span class="cp">#define  OBQULP1PARERR     0x00000200U</span>
<span class="cp">#define  OBQULP2PARERR     0x00000100U</span>
<span class="cp">#define  OBQULP3PARERR     0x00000080U</span>
<span class="cp">#define  OBQSGEPARERR      0x00000040U</span>
<span class="cp">#define  OBQNCSIPARERR     0x00000020U</span>
<span class="cp">#define  PREFDROPINT       0x00000002U</span>
<span class="cp">#define  UPACCNONZERO      0x00000001U</span>

<span class="cp">#define CIM_HOST_UPACC_INT_CAUSE 0x7b34</span>
<span class="cp">#define  EEPROMWRINT      0x40000000U</span>
<span class="cp">#define  TIMEOUTMAINT     0x20000000U</span>
<span class="cp">#define  TIMEOUTINT       0x10000000U</span>
<span class="cp">#define  RSPOVRLOOKUPINT  0x08000000U</span>
<span class="cp">#define  REQOVRLOOKUPINT  0x04000000U</span>
<span class="cp">#define  BLKWRPLINT       0x02000000U</span>
<span class="cp">#define  BLKRDPLINT       0x01000000U</span>
<span class="cp">#define  SGLWRPLINT       0x00800000U</span>
<span class="cp">#define  SGLRDPLINT       0x00400000U</span>
<span class="cp">#define  BLKWRCTLINT      0x00200000U</span>
<span class="cp">#define  BLKRDCTLINT      0x00100000U</span>
<span class="cp">#define  SGLWRCTLINT      0x00080000U</span>
<span class="cp">#define  SGLRDCTLINT      0x00040000U</span>
<span class="cp">#define  BLKWREEPROMINT   0x00020000U</span>
<span class="cp">#define  BLKRDEEPROMINT   0x00010000U</span>
<span class="cp">#define  SGLWREEPROMINT   0x00008000U</span>
<span class="cp">#define  SGLRDEEPROMINT   0x00004000U</span>
<span class="cp">#define  BLKWRFLASHINT    0x00002000U</span>
<span class="cp">#define  BLKRDFLASHINT    0x00001000U</span>
<span class="cp">#define  SGLWRFLASHINT    0x00000800U</span>
<span class="cp">#define  SGLRDFLASHINT    0x00000400U</span>
<span class="cp">#define  BLKWRBOOTINT     0x00000200U</span>
<span class="cp">#define  BLKRDBOOTINT     0x00000100U</span>
<span class="cp">#define  SGLWRBOOTINT     0x00000080U</span>
<span class="cp">#define  SGLRDBOOTINT     0x00000040U</span>
<span class="cp">#define  ILLWRBEINT       0x00000020U</span>
<span class="cp">#define  ILLRDBEINT       0x00000010U</span>
<span class="cp">#define  ILLRDINT         0x00000008U</span>
<span class="cp">#define  ILLWRINT         0x00000004U</span>
<span class="cp">#define  ILLTRANSINT      0x00000002U</span>
<span class="cp">#define  RSVDSPACEINT     0x00000001U</span>

<span class="cp">#define TP_OUT_CONFIG 0x7d04</span>
<span class="cp">#define  VLANEXTENABLE_MASK  0x0000f000U</span>
<span class="cp">#define  VLANEXTENABLE_SHIFT 12</span>

<span class="cp">#define TP_PARA_REG2 0x7d68</span>
<span class="cp">#define  MAXRXDATA_MASK    0xffff0000U</span>
<span class="cp">#define  MAXRXDATA_SHIFT   16</span>
<span class="cp">#define  MAXRXDATA_GET(x) (((x) &amp; MAXRXDATA_MASK) &gt;&gt; MAXRXDATA_SHIFT)</span>

<span class="cp">#define TP_TIMER_RESOLUTION 0x7d90</span>
<span class="cp">#define  TIMERRESOLUTION_MASK   0x00ff0000U</span>
<span class="cp">#define  TIMERRESOLUTION_SHIFT  16</span>
<span class="cp">#define  TIMERRESOLUTION_GET(x) (((x) &amp; TIMERRESOLUTION_MASK) &gt;&gt; TIMERRESOLUTION_SHIFT)</span>

<span class="cp">#define TP_SHIFT_CNT 0x7dc0</span>

<span class="cp">#define TP_CCTRL_TABLE 0x7ddc</span>
<span class="cp">#define TP_MTU_TABLE 0x7de4</span>
<span class="cp">#define  MTUINDEX_MASK   0xff000000U</span>
<span class="cp">#define  MTUINDEX_SHIFT  24</span>
<span class="cp">#define  MTUINDEX(x)     ((x) &lt;&lt; MTUINDEX_SHIFT)</span>
<span class="cp">#define  MTUWIDTH_MASK   0x000f0000U</span>
<span class="cp">#define  MTUWIDTH_SHIFT  16</span>
<span class="cp">#define  MTUWIDTH(x)     ((x) &lt;&lt; MTUWIDTH_SHIFT)</span>
<span class="cp">#define  MTUWIDTH_GET(x) (((x) &amp; MTUWIDTH_MASK) &gt;&gt; MTUWIDTH_SHIFT)</span>
<span class="cp">#define  MTUVALUE_MASK   0x00003fffU</span>
<span class="cp">#define  MTUVALUE_SHIFT  0</span>
<span class="cp">#define  MTUVALUE(x)     ((x) &lt;&lt; MTUVALUE_SHIFT)</span>
<span class="cp">#define  MTUVALUE_GET(x) (((x) &amp; MTUVALUE_MASK) &gt;&gt; MTUVALUE_SHIFT)</span>

<span class="cp">#define TP_RSS_LKP_TABLE 0x7dec</span>
<span class="cp">#define  LKPTBLROWVLD        0x80000000U</span>
<span class="cp">#define  LKPTBLQUEUE1_MASK   0x000ffc00U</span>
<span class="cp">#define  LKPTBLQUEUE1_SHIFT  10</span>
<span class="cp">#define  LKPTBLQUEUE1(x)     ((x) &lt;&lt; LKPTBLQUEUE1_SHIFT)</span>
<span class="cp">#define  LKPTBLQUEUE1_GET(x) (((x) &amp; LKPTBLQUEUE1_MASK) &gt;&gt; LKPTBLQUEUE1_SHIFT)</span>
<span class="cp">#define  LKPTBLQUEUE0_MASK   0x000003ffU</span>
<span class="cp">#define  LKPTBLQUEUE0_SHIFT  0</span>
<span class="cp">#define  LKPTBLQUEUE0(x)     ((x) &lt;&lt; LKPTBLQUEUE0_SHIFT)</span>
<span class="cp">#define  LKPTBLQUEUE0_GET(x) (((x) &amp; LKPTBLQUEUE0_MASK) &gt;&gt; LKPTBLQUEUE0_SHIFT)</span>

<span class="cp">#define TP_PIO_ADDR 0x7e40</span>
<span class="cp">#define TP_PIO_DATA 0x7e44</span>
<span class="cp">#define TP_MIB_INDEX 0x7e50</span>
<span class="cp">#define TP_MIB_DATA 0x7e54</span>
<span class="cp">#define TP_INT_CAUSE 0x7e74</span>
<span class="cp">#define  FLMTXFLSTEMPTY 0x40000000U</span>

<span class="cp">#define TP_INGRESS_CONFIG 0x141</span>
<span class="cp">#define  VNIC                0x00000800U</span>
<span class="cp">#define  CSUM_HAS_PSEUDO_HDR 0x00000400U</span>
<span class="cp">#define  RM_OVLAN            0x00000200U</span>
<span class="cp">#define  LOOKUPEVERYPKT      0x00000100U</span>

<span class="cp">#define TP_MIB_MAC_IN_ERR_0 0x0</span>
<span class="cp">#define TP_MIB_TCP_OUT_RST 0xc</span>
<span class="cp">#define TP_MIB_TCP_IN_SEG_HI 0x10</span>
<span class="cp">#define TP_MIB_TCP_IN_SEG_LO 0x11</span>
<span class="cp">#define TP_MIB_TCP_OUT_SEG_HI 0x12</span>
<span class="cp">#define TP_MIB_TCP_OUT_SEG_LO 0x13</span>
<span class="cp">#define TP_MIB_TCP_RXT_SEG_HI 0x14</span>
<span class="cp">#define TP_MIB_TCP_RXT_SEG_LO 0x15</span>
<span class="cp">#define TP_MIB_TNL_CNG_DROP_0 0x18</span>
<span class="cp">#define TP_MIB_TCP_V6IN_ERR_0 0x28</span>
<span class="cp">#define TP_MIB_TCP_V6OUT_RST 0x2c</span>
<span class="cp">#define TP_MIB_OFD_ARP_DROP 0x36</span>
<span class="cp">#define TP_MIB_TNL_DROP_0 0x44</span>
<span class="cp">#define TP_MIB_OFD_VLN_DROP_0 0x58</span>

<span class="cp">#define ULP_TX_INT_CAUSE 0x8dcc</span>
<span class="cp">#define  PBL_BOUND_ERR_CH3 0x80000000U</span>
<span class="cp">#define  PBL_BOUND_ERR_CH2 0x40000000U</span>
<span class="cp">#define  PBL_BOUND_ERR_CH1 0x20000000U</span>
<span class="cp">#define  PBL_BOUND_ERR_CH0 0x10000000U</span>

<span class="cp">#define PM_RX_INT_CAUSE 0x8fdc</span>
<span class="cp">#define  ZERO_E_CMD_ERROR     0x00400000U</span>
<span class="cp">#define  PMRX_FRAMING_ERROR   0x003ffff0U</span>
<span class="cp">#define  OCSPI_PAR_ERROR      0x00000008U</span>
<span class="cp">#define  DB_OPTIONS_PAR_ERROR 0x00000004U</span>
<span class="cp">#define  IESPI_PAR_ERROR      0x00000002U</span>
<span class="cp">#define  E_PCMD_PAR_ERROR     0x00000001U</span>

<span class="cp">#define PM_TX_INT_CAUSE 0x8ffc</span>
<span class="cp">#define  PCMD_LEN_OVFL0     0x80000000U</span>
<span class="cp">#define  PCMD_LEN_OVFL1     0x40000000U</span>
<span class="cp">#define  PCMD_LEN_OVFL2     0x20000000U</span>
<span class="cp">#define  ZERO_C_CMD_ERROR   0x10000000U</span>
<span class="cp">#define  PMTX_FRAMING_ERROR 0x0ffffff0U</span>
<span class="cp">#define  OESPI_PAR_ERROR    0x00000008U</span>
<span class="cp">#define  ICSPI_PAR_ERROR    0x00000002U</span>
<span class="cp">#define  C_PCMD_PAR_ERROR   0x00000001U</span>

<span class="cp">#define MPS_PORT_STAT_TX_PORT_BYTES_L 0x400</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_BYTES_H 0x404</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_FRAMES_L 0x408</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_FRAMES_H 0x40c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_BCAST_L 0x410</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_BCAST_H 0x414</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_MCAST_L 0x418</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_MCAST_H 0x41c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_UCAST_L 0x420</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_UCAST_H 0x424</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_ERROR_L 0x428</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_ERROR_H 0x42c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_64B_L 0x430</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_64B_H 0x434</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_65B_127B_L 0x438</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_65B_127B_H 0x43c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_128B_255B_L 0x440</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_128B_255B_H 0x444</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_256B_511B_L 0x448</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_256B_511B_H 0x44c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_512B_1023B_L 0x450</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_512B_1023B_H 0x454</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_1024B_1518B_L 0x458</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_1024B_1518B_H 0x45c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_1519B_MAX_L 0x460</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_1519B_MAX_H 0x464</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_DROP_L 0x468</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_DROP_H 0x46c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PAUSE_L 0x470</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PAUSE_H 0x474</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP0_L 0x478</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP0_H 0x47c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP1_L 0x480</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP1_H 0x484</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP2_L 0x488</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP2_H 0x48c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP3_L 0x490</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP3_H 0x494</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP4_L 0x498</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP4_H 0x49c</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP5_L 0x4a0</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP5_H 0x4a4</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP6_L 0x4a8</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP6_H 0x4ac</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP7_L 0x4b0</span>
<span class="cp">#define MPS_PORT_STAT_TX_PORT_PPP7_H 0x4b4</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_BYTES_L 0x4c0</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_BYTES_H 0x4c4</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_FRAMES_L 0x4c8</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_FRAMES_H 0x4cc</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_BCAST_L 0x4d0</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_BCAST_H 0x4d4</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_MCAST_L 0x4d8</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_MCAST_H 0x4dc</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_UCAST_L 0x4e0</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_UCAST_H 0x4e4</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_ERROR_L 0x4e8</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_ERROR_H 0x4ec</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_64B_L 0x4f0</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_64B_H 0x4f4</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_65B_127B_L 0x4f8</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_65B_127B_H 0x4fc</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_128B_255B_L 0x500</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_128B_255B_H 0x504</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_256B_511B_L 0x508</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_256B_511B_H 0x50c</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_512B_1023B_L 0x510</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_512B_1023B_H 0x514</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_1024B_1518B_L 0x518</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_1024B_1518B_H 0x51c</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_1519B_MAX_L 0x520</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_1519B_MAX_H 0x524</span>
<span class="cp">#define MPS_PORT_STAT_LB_PORT_DROP_FRAMES 0x528</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_BYTES_L 0x540</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_BYTES_H 0x544</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_FRAMES_L 0x548</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_FRAMES_H 0x54c</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_BCAST_L 0x550</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_BCAST_H 0x554</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_MCAST_L 0x558</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_MCAST_H 0x55c</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_UCAST_L 0x560</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_UCAST_H 0x564</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_MTU_ERROR_L 0x568</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_MTU_ERROR_H 0x56c</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L 0x570</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H 0x574</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_CRC_ERROR_L 0x578</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_CRC_ERROR_H 0x57c</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_LEN_ERROR_L 0x580</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_LEN_ERROR_H 0x584</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_SYM_ERROR_L 0x588</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_SYM_ERROR_H 0x58c</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_64B_L 0x590</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_64B_H 0x594</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_65B_127B_L 0x598</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_65B_127B_H 0x59c</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_128B_255B_L 0x5a0</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_128B_255B_H 0x5a4</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_256B_511B_L 0x5a8</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_256B_511B_H 0x5ac</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_512B_1023B_L 0x5b0</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_512B_1023B_H 0x5b4</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_1024B_1518B_L 0x5b8</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_1024B_1518B_H 0x5bc</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_1519B_MAX_L 0x5c0</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_1519B_MAX_H 0x5c4</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PAUSE_L 0x5c8</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PAUSE_H 0x5cc</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP0_L 0x5d0</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP0_H 0x5d4</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP1_L 0x5d8</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP1_H 0x5dc</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP2_L 0x5e0</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP2_H 0x5e4</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP3_L 0x5e8</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP3_H 0x5ec</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP4_L 0x5f0</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP4_H 0x5f4</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP5_L 0x5f8</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP5_H 0x5fc</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP6_L 0x600</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP6_H 0x604</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP7_L 0x608</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_PPP7_H 0x60c</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_LESS_64B_L 0x610</span>
<span class="cp">#define MPS_PORT_STAT_RX_PORT_LESS_64B_H 0x614</span>
<span class="cp">#define MPS_CMN_CTL 0x9000</span>
<span class="cp">#define  NUMPORTS_MASK   0x00000003U</span>
<span class="cp">#define  NUMPORTS_SHIFT  0</span>
<span class="cp">#define  NUMPORTS_GET(x) (((x) &amp; NUMPORTS_MASK) &gt;&gt; NUMPORTS_SHIFT)</span>

<span class="cp">#define MPS_INT_CAUSE 0x9008</span>
<span class="cp">#define  STATINT 0x00000020U</span>
<span class="cp">#define  TXINT   0x00000010U</span>
<span class="cp">#define  RXINT   0x00000008U</span>
<span class="cp">#define  TRCINT  0x00000004U</span>
<span class="cp">#define  CLSINT  0x00000002U</span>
<span class="cp">#define  PLINT   0x00000001U</span>

<span class="cp">#define MPS_TX_INT_CAUSE 0x9408</span>
<span class="cp">#define  PORTERR    0x00010000U</span>
<span class="cp">#define  FRMERR     0x00008000U</span>
<span class="cp">#define  SECNTERR   0x00004000U</span>
<span class="cp">#define  BUBBLE     0x00002000U</span>
<span class="cp">#define  TXDESCFIFO 0x00001e00U</span>
<span class="cp">#define  TXDATAFIFO 0x000001e0U</span>
<span class="cp">#define  NCSIFIFO   0x00000010U</span>
<span class="cp">#define  TPFIFO     0x0000000fU</span>

<span class="cp">#define MPS_STAT_PERR_INT_CAUSE_SRAM 0x9614</span>
<span class="cp">#define MPS_STAT_PERR_INT_CAUSE_TX_FIFO 0x9620</span>
<span class="cp">#define MPS_STAT_PERR_INT_CAUSE_RX_FIFO 0x962c</span>

<span class="cp">#define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L 0x9640</span>
<span class="cp">#define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H 0x9644</span>
<span class="cp">#define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L 0x9648</span>
<span class="cp">#define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H 0x964c</span>
<span class="cp">#define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L 0x9650</span>
<span class="cp">#define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H 0x9654</span>
<span class="cp">#define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L 0x9658</span>
<span class="cp">#define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H 0x965c</span>
<span class="cp">#define MPS_STAT_RX_BG_0_LB_DROP_FRAME_L 0x9660</span>
<span class="cp">#define MPS_STAT_RX_BG_0_LB_DROP_FRAME_H 0x9664</span>
<span class="cp">#define MPS_STAT_RX_BG_1_LB_DROP_FRAME_L 0x9668</span>
<span class="cp">#define MPS_STAT_RX_BG_1_LB_DROP_FRAME_H 0x966c</span>
<span class="cp">#define MPS_STAT_RX_BG_2_LB_DROP_FRAME_L 0x9670</span>
<span class="cp">#define MPS_STAT_RX_BG_2_LB_DROP_FRAME_H 0x9674</span>
<span class="cp">#define MPS_STAT_RX_BG_3_LB_DROP_FRAME_L 0x9678</span>
<span class="cp">#define MPS_STAT_RX_BG_3_LB_DROP_FRAME_H 0x967c</span>
<span class="cp">#define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L 0x9680</span>
<span class="cp">#define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H 0x9684</span>
<span class="cp">#define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L 0x9688</span>
<span class="cp">#define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H 0x968c</span>
<span class="cp">#define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L 0x9690</span>
<span class="cp">#define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H 0x9694</span>
<span class="cp">#define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L 0x9698</span>
<span class="cp">#define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H 0x969c</span>
<span class="cp">#define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L 0x96a0</span>
<span class="cp">#define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H 0x96a4</span>
<span class="cp">#define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L 0x96a8</span>
<span class="cp">#define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H 0x96ac</span>
<span class="cp">#define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L 0x96b0</span>
<span class="cp">#define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H 0x96b4</span>
<span class="cp">#define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L 0x96b8</span>
<span class="cp">#define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H 0x96bc</span>
<span class="cp">#define MPS_TRC_CFG 0x9800</span>
<span class="cp">#define  TRCFIFOEMPTY       0x00000010U</span>
<span class="cp">#define  TRCIGNOREDROPINPUT 0x00000008U</span>
<span class="cp">#define  TRCKEEPDUPLICATES  0x00000004U</span>
<span class="cp">#define  TRCEN              0x00000002U</span>
<span class="cp">#define  TRCMULTIFILTER     0x00000001U</span>

<span class="cp">#define MPS_TRC_RSS_CONTROL 0x9808</span>
<span class="cp">#define  RSSCONTROL_MASK    0x00ff0000U</span>
<span class="cp">#define  RSSCONTROL_SHIFT   16</span>
<span class="cp">#define  RSSCONTROL(x)      ((x) &lt;&lt; RSSCONTROL_SHIFT)</span>
<span class="cp">#define  QUEUENUMBER_MASK   0x0000ffffU</span>
<span class="cp">#define  QUEUENUMBER_SHIFT  0</span>
<span class="cp">#define  QUEUENUMBER(x)     ((x) &lt;&lt; QUEUENUMBER_SHIFT)</span>

<span class="cp">#define MPS_TRC_FILTER_MATCH_CTL_A 0x9810</span>
<span class="cp">#define  TFINVERTMATCH   0x01000000U</span>
<span class="cp">#define  TFPKTTOOLARGE   0x00800000U</span>
<span class="cp">#define  TFEN            0x00400000U</span>
<span class="cp">#define  TFPORT_MASK     0x003c0000U</span>
<span class="cp">#define  TFPORT_SHIFT    18</span>
<span class="cp">#define  TFPORT(x)       ((x) &lt;&lt; TFPORT_SHIFT)</span>
<span class="cp">#define  TFPORT_GET(x)   (((x) &amp; TFPORT_MASK) &gt;&gt; TFPORT_SHIFT)</span>
<span class="cp">#define  TFDROP          0x00020000U</span>
<span class="cp">#define  TFSOPEOPERR     0x00010000U</span>
<span class="cp">#define  TFLENGTH_MASK   0x00001f00U</span>
<span class="cp">#define  TFLENGTH_SHIFT  8</span>
<span class="cp">#define  TFLENGTH(x)     ((x) &lt;&lt; TFLENGTH_SHIFT)</span>
<span class="cp">#define  TFLENGTH_GET(x) (((x) &amp; TFLENGTH_MASK) &gt;&gt; TFLENGTH_SHIFT)</span>
<span class="cp">#define  TFOFFSET_MASK   0x0000001fU</span>
<span class="cp">#define  TFOFFSET_SHIFT  0</span>
<span class="cp">#define  TFOFFSET(x)     ((x) &lt;&lt; TFOFFSET_SHIFT)</span>
<span class="cp">#define  TFOFFSET_GET(x) (((x) &amp; TFOFFSET_MASK) &gt;&gt; TFOFFSET_SHIFT)</span>

<span class="cp">#define MPS_TRC_FILTER_MATCH_CTL_B 0x9820</span>
<span class="cp">#define  TFMINPKTSIZE_MASK   0x01ff0000U</span>
<span class="cp">#define  TFMINPKTSIZE_SHIFT  16</span>
<span class="cp">#define  TFMINPKTSIZE(x)     ((x) &lt;&lt; TFMINPKTSIZE_SHIFT)</span>
<span class="cp">#define  TFMINPKTSIZE_GET(x) (((x) &amp; TFMINPKTSIZE_MASK) &gt;&gt; TFMINPKTSIZE_SHIFT)</span>
<span class="cp">#define  TFCAPTUREMAX_MASK   0x00003fffU</span>
<span class="cp">#define  TFCAPTUREMAX_SHIFT  0</span>
<span class="cp">#define  TFCAPTUREMAX(x)     ((x) &lt;&lt; TFCAPTUREMAX_SHIFT)</span>
<span class="cp">#define  TFCAPTUREMAX_GET(x) (((x) &amp; TFCAPTUREMAX_MASK) &gt;&gt; TFCAPTUREMAX_SHIFT)</span>

<span class="cp">#define MPS_TRC_INT_CAUSE 0x985c</span>
<span class="cp">#define  MISCPERR 0x00000100U</span>
<span class="cp">#define  PKTFIFO  0x000000f0U</span>
<span class="cp">#define  FILTMEM  0x0000000fU</span>

<span class="cp">#define MPS_TRC_FILTER0_MATCH 0x9c00</span>
<span class="cp">#define MPS_TRC_FILTER0_DONT_CARE 0x9c80</span>
<span class="cp">#define MPS_TRC_FILTER1_MATCH 0x9d00</span>
<span class="cp">#define MPS_CLS_INT_CAUSE 0xd028</span>
<span class="cp">#define  PLERRENB  0x00000008U</span>
<span class="cp">#define  HASHSRAM  0x00000004U</span>
<span class="cp">#define  MATCHTCAM 0x00000002U</span>
<span class="cp">#define  MATCHSRAM 0x00000001U</span>

<span class="cp">#define MPS_RX_PERR_INT_CAUSE 0x11074</span>

<span class="cp">#define CPL_INTR_CAUSE 0x19054</span>
<span class="cp">#define  CIM_OP_MAP_PERR   0x00000020U</span>
<span class="cp">#define  CIM_OVFL_ERROR    0x00000010U</span>
<span class="cp">#define  TP_FRAMING_ERROR  0x00000008U</span>
<span class="cp">#define  SGE_FRAMING_ERROR 0x00000004U</span>
<span class="cp">#define  CIM_FRAMING_ERROR 0x00000002U</span>
<span class="cp">#define  ZERO_SWITCH_ERROR 0x00000001U</span>

<span class="cp">#define SMB_INT_CAUSE 0x19090</span>
<span class="cp">#define  MSTTXFIFOPARINT 0x00200000U</span>
<span class="cp">#define  MSTRXFIFOPARINT 0x00100000U</span>
<span class="cp">#define  SLVFIFOPARINT   0x00080000U</span>

<span class="cp">#define ULP_RX_INT_CAUSE 0x19158</span>
<span class="cp">#define ULP_RX_ISCSI_TAGMASK 0x19164</span>
<span class="cp">#define ULP_RX_ISCSI_PSZ 0x19168</span>
<span class="cp">#define  HPZ3_MASK   0x0f000000U</span>
<span class="cp">#define  HPZ3_SHIFT  24</span>
<span class="cp">#define  HPZ3(x)     ((x) &lt;&lt; HPZ3_SHIFT)</span>
<span class="cp">#define  HPZ2_MASK   0x000f0000U</span>
<span class="cp">#define  HPZ2_SHIFT  16</span>
<span class="cp">#define  HPZ2(x)     ((x) &lt;&lt; HPZ2_SHIFT)</span>
<span class="cp">#define  HPZ1_MASK   0x00000f00U</span>
<span class="cp">#define  HPZ1_SHIFT  8</span>
<span class="cp">#define  HPZ1(x)     ((x) &lt;&lt; HPZ1_SHIFT)</span>
<span class="cp">#define  HPZ0_MASK   0x0000000fU</span>
<span class="cp">#define  HPZ0_SHIFT  0</span>
<span class="cp">#define  HPZ0(x)     ((x) &lt;&lt; HPZ0_SHIFT)</span>

<span class="cp">#define ULP_RX_TDDP_PSZ 0x19178</span>

<span class="cp">#define SF_DATA 0x193f8</span>
<span class="cp">#define SF_OP 0x193fc</span>
<span class="cp">#define  BUSY          0x80000000U</span>
<span class="cp">#define  SF_LOCK       0x00000010U</span>
<span class="cp">#define  SF_CONT       0x00000008U</span>
<span class="cp">#define  BYTECNT_MASK  0x00000006U</span>
<span class="cp">#define  BYTECNT_SHIFT 1</span>
<span class="cp">#define  BYTECNT(x)    ((x) &lt;&lt; BYTECNT_SHIFT)</span>
<span class="cp">#define  OP_WR         0x00000001U</span>

<span class="cp">#define PL_PF_INT_CAUSE 0x3c0</span>
<span class="cp">#define  PFSW  0x00000008U</span>
<span class="cp">#define  PFSGE 0x00000004U</span>
<span class="cp">#define  PFCIM 0x00000002U</span>
<span class="cp">#define  PFMPS 0x00000001U</span>

<span class="cp">#define PL_PF_INT_ENABLE 0x3c4</span>
<span class="cp">#define PL_PF_CTL 0x3c8</span>
<span class="cp">#define  SWINT 0x00000001U</span>

<span class="cp">#define PL_WHOAMI 0x19400</span>
<span class="cp">#define  SOURCEPF_MASK   0x00000700U</span>
<span class="cp">#define  SOURCEPF_SHIFT  8</span>
<span class="cp">#define  SOURCEPF(x)     ((x) &lt;&lt; SOURCEPF_SHIFT)</span>
<span class="cp">#define  SOURCEPF_GET(x) (((x) &amp; SOURCEPF_MASK) &gt;&gt; SOURCEPF_SHIFT)</span>
<span class="cp">#define  ISVF            0x00000080U</span>
<span class="cp">#define  VFID_MASK       0x0000007fU</span>
<span class="cp">#define  VFID_SHIFT      0</span>
<span class="cp">#define  VFID(x)         ((x) &lt;&lt; VFID_SHIFT)</span>
<span class="cp">#define  VFID_GET(x)     (((x) &amp; VFID_MASK) &gt;&gt; VFID_SHIFT)</span>

<span class="cp">#define PL_INT_CAUSE 0x1940c</span>
<span class="cp">#define  ULP_TX     0x08000000U</span>
<span class="cp">#define  SGE        0x04000000U</span>
<span class="cp">#define  HMA        0x02000000U</span>
<span class="cp">#define  CPL_SWITCH 0x01000000U</span>
<span class="cp">#define  ULP_RX     0x00800000U</span>
<span class="cp">#define  PM_RX      0x00400000U</span>
<span class="cp">#define  PM_TX      0x00200000U</span>
<span class="cp">#define  MA         0x00100000U</span>
<span class="cp">#define  TP         0x00080000U</span>
<span class="cp">#define  LE         0x00040000U</span>
<span class="cp">#define  EDC1       0x00020000U</span>
<span class="cp">#define  EDC0       0x00010000U</span>
<span class="cp">#define  MC         0x00008000U</span>
<span class="cp">#define  PCIE       0x00004000U</span>
<span class="cp">#define  PMU        0x00002000U</span>
<span class="cp">#define  XGMAC_KR1  0x00001000U</span>
<span class="cp">#define  XGMAC_KR0  0x00000800U</span>
<span class="cp">#define  XGMAC1     0x00000400U</span>
<span class="cp">#define  XGMAC0     0x00000200U</span>
<span class="cp">#define  SMB        0x00000100U</span>
<span class="cp">#define  SF         0x00000080U</span>
<span class="cp">#define  PL         0x00000040U</span>
<span class="cp">#define  NCSI       0x00000020U</span>
<span class="cp">#define  MPS        0x00000010U</span>
<span class="cp">#define  MI         0x00000008U</span>
<span class="cp">#define  DBG        0x00000004U</span>
<span class="cp">#define  I2CM       0x00000002U</span>
<span class="cp">#define  CIM        0x00000001U</span>

<span class="cp">#define PL_INT_MAP0 0x19414</span>
<span class="cp">#define PL_RST 0x19428</span>
<span class="cp">#define  PIORST     0x00000002U</span>
<span class="cp">#define  PIORSTMODE 0x00000001U</span>

<span class="cp">#define PL_PL_INT_CAUSE 0x19430</span>
<span class="cp">#define  FATALPERR 0x00000010U</span>
<span class="cp">#define  PERRVFID  0x00000001U</span>

<span class="cp">#define PL_REV 0x1943c</span>

<span class="cp">#define LE_DB_CONFIG 0x19c04</span>
<span class="cp">#define  HASHEN 0x00100000U</span>

<span class="cp">#define LE_DB_SERVER_INDEX 0x19c18</span>
<span class="cp">#define LE_DB_ACT_CNT_IPV4 0x19c20</span>
<span class="cp">#define LE_DB_ACT_CNT_IPV6 0x19c24</span>

<span class="cp">#define LE_DB_INT_CAUSE 0x19c3c</span>
<span class="cp">#define  REQQPARERR 0x00010000U</span>
<span class="cp">#define  UNKNOWNCMD 0x00008000U</span>
<span class="cp">#define  PARITYERR  0x00000040U</span>
<span class="cp">#define  LIPMISS    0x00000020U</span>
<span class="cp">#define  LIP0       0x00000010U</span>

<span class="cp">#define LE_DB_TID_HASHBASE 0x19df8</span>

<span class="cp">#define NCSI_INT_CAUSE 0x1a0d8</span>
<span class="cp">#define  CIM_DM_PRTY_ERR 0x00000100U</span>
<span class="cp">#define  MPS_DM_PRTY_ERR 0x00000080U</span>
<span class="cp">#define  TXFIFO_PRTY_ERR 0x00000002U</span>
<span class="cp">#define  RXFIFO_PRTY_ERR 0x00000001U</span>

<span class="cp">#define XGMAC_PORT_CFG2 0x1018</span>
<span class="cp">#define  PATEN   0x00040000U</span>
<span class="cp">#define  MAGICEN 0x00020000U</span>

<span class="cp">#define XGMAC_PORT_MAGIC_MACID_LO 0x1024</span>
<span class="cp">#define XGMAC_PORT_MAGIC_MACID_HI 0x1028</span>

<span class="cp">#define XGMAC_PORT_EPIO_DATA0 0x10c0</span>
<span class="cp">#define XGMAC_PORT_EPIO_DATA1 0x10c4</span>
<span class="cp">#define XGMAC_PORT_EPIO_DATA2 0x10c8</span>
<span class="cp">#define XGMAC_PORT_EPIO_DATA3 0x10cc</span>
<span class="cp">#define XGMAC_PORT_EPIO_OP 0x10d0</span>
<span class="cp">#define  EPIOWR         0x00000100U</span>
<span class="cp">#define  ADDRESS_MASK   0x000000ffU</span>
<span class="cp">#define  ADDRESS_SHIFT  0</span>
<span class="cp">#define  ADDRESS(x)     ((x) &lt;&lt; ADDRESS_SHIFT)</span>

<span class="cp">#define XGMAC_PORT_INT_CAUSE 0x10dc</span>
<span class="cp">#endif </span><span class="cm">/* __T4_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
