Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a06c06d2bd7e4596b830e83f2123ef90 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3401] illegal argument of type reg [packed dim count:1] in math function 'sqrt()', expected real type [D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/new/shifter.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sine_gen
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
