=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0
0.933
=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1
0.933
=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2
0.933
=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3
0.933
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0
0.385
=====
HOLD
0.061
0.386
0.325
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_Full_reg_ins14112
0.184
0.386
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem0_ins17297
0.386
=====
HOLD
0.061
0.386
0.325
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_Full_reg_ins14112
0.184
0.386
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem0_ins17298
0.386
=====
HOLD
0.061
0.386
0.325
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_Full_reg_ins14112
0.184
0.386
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem0_ins17299
0.386
=====
HOLD
0.061
0.386
0.325
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_Full_reg_ins14112
0.184
0.386
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem0_ins17300
0.386
=====
HOLD
0.088
0.851
0.763
CSI2RAW8_inst/u_control_capture/q_din2_Z[6]
0.514
0.715
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.851
=====
HOLD
0.208
0.510
0.302
bayer_rgb_inst/shift_line_inst0/shiftin_addr_Z[8]
0.184
0.385
bayer_rgb_inst/shift_line_inst0/ram_line_inst/ram_ram_0_0
0.510
=====
HOLD
0.211
0.514
0.302
bayer_rgb_inst/shift_line_inst0/shiftin_addr_Z[10]
0.184
0.385
bayer_rgb_inst/shift_line_inst0/ram_line_inst/ram_ram_0_0
0.514
=====
HOLD
0.211
0.514
0.302
bayer_rgb_inst/shift_line_inst0/shiftin_addr_Z[6]
0.184
0.385
bayer_rgb_inst/shift_line_inst0/ram_line_inst/ram_ram_0_0
0.514
=====
HOLD
0.215
0.977
0.763
CSI2RAW8_inst/u_control_capture/q_din2_Z[5]
0.514
0.716
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.977
=====
HOLD
0.216
0.978
0.763
CSI2RAW8_inst/u_control_capture/q_din2_Z[2]
0.514
0.716
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.978
=====
HOLD
0.217
0.980
0.763
CSI2RAW8_inst/u_control_capture/q_din2_Z[4]
0.514
0.716
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.980
=====
HOLD
0.217
0.980
0.763
CSI2RAW8_inst/u_control_capture/q_din2_Z[0]
0.514
0.716
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.980
