{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518836784740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518836784745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 17 12:06:24 2018 " "Processing started: Sat Feb 17 12:06:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518836784745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836784745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avr_core -c avr_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off avr_core -c avr_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836784745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518836785112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518836785112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "inst_mem.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/inst_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/inst_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836793924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avr_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avr_core-logic " "Found design unit 1: avr_core-logic" {  } { { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""} { "Info" "ISGN_ENTITY_NAME" "1 avr_core " "Found entity 1: avr_core" {  } { { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836793924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiply-SYN " "Found design unit 1: multiply-SYN" {  } { { "multiply.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/multiply.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/multiply.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836793924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr_core_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avr_core_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avr_core_sim-sim " "Found design unit 1: avr_core_sim-sim" {  } { { "avr_core_sim.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core_sim.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""} { "Info" "ISGN_ENTITY_NAME" "1 avr_core_sim " "Found entity 1: avr_core_sim" {  } { { "avr_core_sim.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core_sim.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836793924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram0-SYN " "Found design unit 1: ram0-SYN" {  } { { "ram0.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/ram0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793939 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram0 " "Found entity 1: ram0" {  } { { "ram0.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/ram0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518836793939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836793939 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "icall avr_core.vhd(836) " "VHDL error at avr_core.vhd(836): object \"icall\" is used but not declared" {  } { { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 836 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1518836793939 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518836794033 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 17 12:06:34 2018 " "Processing ended: Sat Feb 17 12:06:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518836794033 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518836794033 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518836794033 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836794033 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518836794658 ""}
