
spi_teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e68  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000044c  20400000  00401e68  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000000b0  2040044c  004022b4  0002044c  2**2
                  ALLOC
  3 .stack        00002004  204004fc  00402364  0002044c  2**0
                  ALLOC
  4 .heap         00000200  20402500  00404368  0002044c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001364d  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002c8b  00000000  00000000  00033b20  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000049ad  00000000  00000000  000367ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000740  00000000  00000000  0003b158  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000770  00000000  00000000  0003b898  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001f69f  00000000  00000000  0003c008  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c4cb  00000000  00000000  0005b6a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008f3d8  00000000  00000000  00067b72  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001184  00000000  00000000  000f6f4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 25 40 20 bd 0f 40 00 b9 0f 40 00 b9 0f 40 00     .%@ ..@...@...@.
  400010:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b9 0f 40 00 b9 0f 40 00 00 00 00 00 b9 0f 40 00     ..@...@.......@.
  40003c:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  40004c:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  40005c:	b9 0f 40 00 b9 0f 40 00 00 00 00 00 e1 0d 40 00     ..@...@.......@.
  40006c:	f5 0d 40 00 09 0e 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  40007c:	b9 0f 40 00 1d 0e 40 00 31 0e 40 00 b9 0f 40 00     ..@...@.1.@...@.
  40008c:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  40009c:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  4000ac:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  4000bc:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  4000cc:	b9 0f 40 00 00 00 00 00 b9 0f 40 00 00 00 00 00     ..@.......@.....
  4000dc:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  4000ec:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  4000fc:	b9 0f 40 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ..@...@...@...@.
  40010c:	b9 0f 40 00 b9 0f 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b9 0f 40 00 b9 0f 40 00 b9 0f 40 00     ......@...@...@.
  40012c:	b9 0f 40 00 b9 0f 40 00 00 00 00 00 b9 0f 40 00     ..@...@.......@.
  40013c:	b9 0f 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040044c 	.word	0x2040044c
  40015c:	00000000 	.word	0x00000000
  400160:	00401e68 	.word	0x00401e68

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00401e68 	.word	0x00401e68
  4001a0:	20400450 	.word	0x20400450
  4001a4:	00401e68 	.word	0x00401e68
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400f65 	.word	0x00400f65

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4002f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4002fc:	1884      	adds	r4, r0, r2
  4002fe:	2c80      	cmp	r4, #128	; 0x80
  400300:	dd02      	ble.n	400308 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400302:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400306:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400308:	b322      	cbz	r2, 400354 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40030a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40030c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400310:	2601      	movs	r6, #1
  400312:	fa06 f101 	lsl.w	r1, r6, r1
  400316:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400318:	2b01      	cmp	r3, #1
  40031a:	d01d      	beq.n	400358 <gfx_mono_generic_draw_horizontal_line+0x60>
  40031c:	2b00      	cmp	r3, #0
  40031e:	d035      	beq.n	40038c <gfx_mono_generic_draw_horizontal_line+0x94>
  400320:	2b02      	cmp	r3, #2
  400322:	d117      	bne.n	400354 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400324:	3801      	subs	r0, #1
  400326:	b2c7      	uxtb	r7, r0
  400328:	19d4      	adds	r4, r2, r7
  40032a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40032c:	f8df a090 	ldr.w	sl, [pc, #144]	; 4003c0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400330:	f04f 0900 	mov.w	r9, #0
  400334:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4003c4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400338:	4621      	mov	r1, r4
  40033a:	4628      	mov	r0, r5
  40033c:	47d0      	blx	sl
			temp ^= pixelmask;
  40033e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400342:	464b      	mov	r3, r9
  400344:	b2d2      	uxtb	r2, r2
  400346:	4621      	mov	r1, r4
  400348:	4628      	mov	r0, r5
  40034a:	47c0      	blx	r8
  40034c:	3c01      	subs	r4, #1
  40034e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400350:	42bc      	cmp	r4, r7
  400352:	d1f1      	bne.n	400338 <gfx_mono_generic_draw_horizontal_line+0x40>
  400354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400358:	3801      	subs	r0, #1
  40035a:	b2c7      	uxtb	r7, r0
  40035c:	19d4      	adds	r4, r2, r7
  40035e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400360:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4003c0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400364:	f04f 0900 	mov.w	r9, #0
  400368:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4003c4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40036c:	4621      	mov	r1, r4
  40036e:	4628      	mov	r0, r5
  400370:	47d0      	blx	sl
			temp |= pixelmask;
  400372:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400376:	464b      	mov	r3, r9
  400378:	b2d2      	uxtb	r2, r2
  40037a:	4621      	mov	r1, r4
  40037c:	4628      	mov	r0, r5
  40037e:	47c0      	blx	r8
  400380:	3c01      	subs	r4, #1
  400382:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400384:	42bc      	cmp	r4, r7
  400386:	d1f1      	bne.n	40036c <gfx_mono_generic_draw_horizontal_line+0x74>
  400388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40038c:	3801      	subs	r0, #1
  40038e:	b2c7      	uxtb	r7, r0
  400390:	19d4      	adds	r4, r2, r7
  400392:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400394:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4003c0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400398:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40039a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4003c4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40039e:	4621      	mov	r1, r4
  4003a0:	4628      	mov	r0, r5
  4003a2:	47c0      	blx	r8
			temp &= ~pixelmask;
  4003a4:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003a8:	2300      	movs	r3, #0
  4003aa:	b2d2      	uxtb	r2, r2
  4003ac:	4621      	mov	r1, r4
  4003ae:	4628      	mov	r0, r5
  4003b0:	47c8      	blx	r9
  4003b2:	3c01      	subs	r4, #1
  4003b4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003b6:	42bc      	cmp	r4, r7
  4003b8:	d1f1      	bne.n	40039e <gfx_mono_generic_draw_horizontal_line+0xa6>
  4003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003be:	bf00      	nop
  4003c0:	00400729 	.word	0x00400729
  4003c4:	004006b1 	.word	0x004006b1

004003c8 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  4003c8:	2a00      	cmp	r2, #0
  4003ca:	d048      	beq.n	40045e <gfx_mono_generic_draw_vertical_line+0x96>
{
  4003cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4003d0:	4614      	mov	r4, r2
  4003d2:	461f      	mov	r7, r3
  4003d4:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  4003d6:	1e4a      	subs	r2, r1, #1
  4003d8:	4422      	add	r2, r4
  4003da:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  4003dc:	4291      	cmp	r1, r2
  4003de:	d031      	beq.n	400444 <gfx_mono_generic_draw_vertical_line+0x7c>
  4003e0:	2a1f      	cmp	r2, #31
  4003e2:	bf28      	it	cs
  4003e4:	221f      	movcs	r2, #31
  4003e6:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  4003e8:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  4003ea:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  4003ee:	f001 0207 	and.w	r2, r1, #7
  4003f2:	23ff      	movs	r3, #255	; 0xff
  4003f4:	fa03 f202 	lsl.w	r2, r3, r2
  4003f8:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  4003fa:	f005 0507 	and.w	r5, r5, #7
  4003fe:	f1c5 0507 	rsb	r5, r5, #7
  400402:	fa43 f505 	asr.w	r5, r3, r5
  400406:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  400408:	4544      	cmp	r4, r8
  40040a:	d020      	beq.n	40044e <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  40040c:	463b      	mov	r3, r7
  40040e:	4601      	mov	r1, r0
  400410:	4620      	mov	r0, r4
  400412:	f8df 904c 	ldr.w	r9, [pc, #76]	; 400460 <gfx_mono_generic_draw_vertical_line+0x98>
  400416:	47c8      	blx	r9

		while (++y1page < y2page) {
  400418:	3401      	adds	r4, #1
  40041a:	45a0      	cmp	r8, r4
  40041c:	d90a      	bls.n	400434 <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  40041e:	f04f 0aff 	mov.w	sl, #255	; 0xff
  400422:	463b      	mov	r3, r7
  400424:	4652      	mov	r2, sl
  400426:	4631      	mov	r1, r6
  400428:	4620      	mov	r0, r4
  40042a:	47c8      	blx	r9
		while (++y1page < y2page) {
  40042c:	3401      	adds	r4, #1
  40042e:	b2e4      	uxtb	r4, r4
  400430:	45a0      	cmp	r8, r4
  400432:	d8f6      	bhi.n	400422 <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400434:	463b      	mov	r3, r7
  400436:	462a      	mov	r2, r5
  400438:	4631      	mov	r1, r6
  40043a:	4640      	mov	r0, r8
  40043c:	4c08      	ldr	r4, [pc, #32]	; (400460 <gfx_mono_generic_draw_vertical_line+0x98>)
  40043e:	47a0      	blx	r4
  400440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  400444:	461a      	mov	r2, r3
  400446:	4b07      	ldr	r3, [pc, #28]	; (400464 <gfx_mono_generic_draw_vertical_line+0x9c>)
  400448:	4798      	blx	r3
		return;
  40044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  40044e:	463b      	mov	r3, r7
  400450:	402a      	ands	r2, r5
  400452:	4601      	mov	r1, r0
  400454:	4620      	mov	r0, r4
  400456:	4c02      	ldr	r4, [pc, #8]	; (400460 <gfx_mono_generic_draw_vertical_line+0x98>)
  400458:	47a0      	blx	r4
  40045a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40045e:	4770      	bx	lr
  400460:	004007b5 	.word	0x004007b5
  400464:	00400751 	.word	0x00400751

00400468 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40046c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400470:	b18b      	cbz	r3, 400496 <gfx_mono_generic_draw_filled_rect+0x2e>
  400472:	461c      	mov	r4, r3
  400474:	4690      	mov	r8, r2
  400476:	4606      	mov	r6, r0
  400478:	1e4d      	subs	r5, r1, #1
  40047a:	b2ed      	uxtb	r5, r5
  40047c:	442c      	add	r4, r5
  40047e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400480:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40049c <gfx_mono_generic_draw_filled_rect+0x34>
  400484:	463b      	mov	r3, r7
  400486:	4642      	mov	r2, r8
  400488:	4621      	mov	r1, r4
  40048a:	4630      	mov	r0, r6
  40048c:	47c8      	blx	r9
  40048e:	3c01      	subs	r4, #1
  400490:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400492:	42ac      	cmp	r4, r5
  400494:	d1f6      	bne.n	400484 <gfx_mono_generic_draw_filled_rect+0x1c>
  400496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40049a:	bf00      	nop
  40049c:	004002f9 	.word	0x004002f9

004004a0 <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  4004a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004a4:	b085      	sub	sp, #20
  4004a6:	4681      	mov	r9, r0
  4004a8:	9100      	str	r1, [sp, #0]
  4004aa:	9301      	str	r3, [sp, #4]
  4004ac:	f89d b038 	ldrb.w	fp, [sp, #56]	; 0x38
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  4004b0:	b17a      	cbz	r2, 4004d2 <gfx_mono_generic_draw_filled_circle+0x32>
  4004b2:	4616      	mov	r6, r2
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
  4004b4:	0055      	lsls	r5, r2, #1
  4004b6:	f1c5 0503 	rsb	r5, r5, #3
  4004ba:	2701      	movs	r7, #1
  4004bc:	f04f 0800 	mov.w	r8, #0

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  4004c0:	f00b 0303 	and.w	r3, fp, #3
  4004c4:	9302      	str	r3, [sp, #8]
			gfx_mono_draw_vertical_line(x + offset_y,
  4004c6:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4005b8 <gfx_mono_generic_draw_filled_circle+0x118>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  4004ca:	f00b 030c 	and.w	r3, fp, #12
  4004ce:	9303      	str	r3, [sp, #12]
  4004d0:	e04d      	b.n	40056e <gfx_mono_generic_draw_filled_circle+0xce>
		gfx_mono_draw_pixel(x, y, color);
  4004d2:	461a      	mov	r2, r3
  4004d4:	4b37      	ldr	r3, [pc, #220]	; (4005b4 <gfx_mono_generic_draw_filled_circle+0x114>)
  4004d6:	4798      	blx	r3
		}

		/* Next X. */
		++offset_x;
	}
}
  4004d8:	b005      	add	sp, #20
  4004da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			gfx_mono_draw_vertical_line(x + offset_y,
  4004de:	9b00      	ldr	r3, [sp, #0]
  4004e0:	1b19      	subs	r1, r3, r4
  4004e2:	eb09 0006 	add.w	r0, r9, r6
  4004e6:	9b01      	ldr	r3, [sp, #4]
  4004e8:	463a      	mov	r2, r7
  4004ea:	b2c9      	uxtb	r1, r1
  4004ec:	b2c0      	uxtb	r0, r0
  4004ee:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  4004f0:	1c72      	adds	r2, r6, #1
  4004f2:	9900      	ldr	r1, [sp, #0]
  4004f4:	1b89      	subs	r1, r1, r6
  4004f6:	eb09 0004 	add.w	r0, r9, r4
  4004fa:	9b01      	ldr	r3, [sp, #4]
  4004fc:	b2d2      	uxtb	r2, r2
  4004fe:	b2c9      	uxtb	r1, r1
  400500:	b2c0      	uxtb	r0, r0
  400502:	47d0      	blx	sl
  400504:	e038      	b.n	400578 <gfx_mono_generic_draw_filled_circle+0xd8>
			gfx_mono_draw_vertical_line(x - offset_y,
  400506:	9b00      	ldr	r3, [sp, #0]
  400508:	1b19      	subs	r1, r3, r4
  40050a:	eba9 0006 	sub.w	r0, r9, r6
  40050e:	9b01      	ldr	r3, [sp, #4]
  400510:	463a      	mov	r2, r7
  400512:	b2c9      	uxtb	r1, r1
  400514:	b2c0      	uxtb	r0, r0
  400516:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400518:	1c72      	adds	r2, r6, #1
  40051a:	9900      	ldr	r1, [sp, #0]
  40051c:	1b89      	subs	r1, r1, r6
  40051e:	eba9 0004 	sub.w	r0, r9, r4
  400522:	9b01      	ldr	r3, [sp, #4]
  400524:	b2d2      	uxtb	r2, r2
  400526:	b2c9      	uxtb	r1, r1
  400528:	b2c0      	uxtb	r0, r0
  40052a:	47d0      	blx	sl
  40052c:	e027      	b.n	40057e <gfx_mono_generic_draw_filled_circle+0xde>
			gfx_mono_draw_vertical_line(x - offset_y,
  40052e:	eba9 0006 	sub.w	r0, r9, r6
  400532:	9b01      	ldr	r3, [sp, #4]
  400534:	463a      	mov	r2, r7
  400536:	9900      	ldr	r1, [sp, #0]
  400538:	b2c0      	uxtb	r0, r0
  40053a:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  40053c:	1c72      	adds	r2, r6, #1
  40053e:	eba9 0004 	sub.w	r0, r9, r4
  400542:	9b01      	ldr	r3, [sp, #4]
  400544:	b2d2      	uxtb	r2, r2
  400546:	9900      	ldr	r1, [sp, #0]
  400548:	b2c0      	uxtb	r0, r0
  40054a:	47d0      	blx	sl
  40054c:	e01a      	b.n	400584 <gfx_mono_generic_draw_filled_circle+0xe4>
		if (error < 0) {
  40054e:	2d00      	cmp	r5, #0
  400550:	db2b      	blt.n	4005aa <gfx_mono_generic_draw_filled_circle+0x10a>
			error += (((offset_x - offset_y) << 2) + 10);
  400552:	1ba4      	subs	r4, r4, r6
  400554:	350a      	adds	r5, #10
  400556:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  40055a:	b225      	sxth	r5, r4
			--offset_y;
  40055c:	3e01      	subs	r6, #1
  40055e:	b2f6      	uxtb	r6, r6
  400560:	f108 0801 	add.w	r8, r8, #1
  400564:	1c7b      	adds	r3, r7, #1
  400566:	b2db      	uxtb	r3, r3
	while (offset_x <= offset_y) {
  400568:	42be      	cmp	r6, r7
  40056a:	d3b5      	bcc.n	4004d8 <gfx_mono_generic_draw_filled_circle+0x38>
  40056c:	461f      	mov	r7, r3
  40056e:	fa5f f488 	uxtb.w	r4, r8
		if (quadrant_mask & GFX_QUADRANT0) {
  400572:	9b02      	ldr	r3, [sp, #8]
  400574:	2b00      	cmp	r3, #0
  400576:	d1b2      	bne.n	4004de <gfx_mono_generic_draw_filled_circle+0x3e>
		if (quadrant_mask & GFX_QUADRANT1) {
  400578:	9b03      	ldr	r3, [sp, #12]
  40057a:	2b00      	cmp	r3, #0
  40057c:	d1c3      	bne.n	400506 <gfx_mono_generic_draw_filled_circle+0x66>
		if (quadrant_mask & GFX_QUADRANT2) {
  40057e:	f01b 0f30 	tst.w	fp, #48	; 0x30
  400582:	d1d4      	bne.n	40052e <gfx_mono_generic_draw_filled_circle+0x8e>
		if (quadrant_mask & GFX_QUADRANT3) {
  400584:	f01b 0fc0 	tst.w	fp, #192	; 0xc0
  400588:	d0e1      	beq.n	40054e <gfx_mono_generic_draw_filled_circle+0xae>
			gfx_mono_draw_vertical_line(x + offset_y,
  40058a:	eb09 0006 	add.w	r0, r9, r6
  40058e:	9b01      	ldr	r3, [sp, #4]
  400590:	463a      	mov	r2, r7
  400592:	9900      	ldr	r1, [sp, #0]
  400594:	b2c0      	uxtb	r0, r0
  400596:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  400598:	1c72      	adds	r2, r6, #1
  40059a:	eb09 0004 	add.w	r0, r9, r4
  40059e:	9b01      	ldr	r3, [sp, #4]
  4005a0:	b2d2      	uxtb	r2, r2
  4005a2:	9900      	ldr	r1, [sp, #0]
  4005a4:	b2c0      	uxtb	r0, r0
  4005a6:	47d0      	blx	sl
  4005a8:	e7d1      	b.n	40054e <gfx_mono_generic_draw_filled_circle+0xae>
			error += ((offset_x << 2) + 6);
  4005aa:	3506      	adds	r5, #6
  4005ac:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  4005b0:	b22d      	sxth	r5, r5
  4005b2:	e7d5      	b.n	400560 <gfx_mono_generic_draw_filled_circle+0xc0>
  4005b4:	00400751 	.word	0x00400751
  4005b8:	004003c9 	.word	0x004003c9

004005bc <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4005bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005c0:	b083      	sub	sp, #12
  4005c2:	4604      	mov	r4, r0
  4005c4:	4688      	mov	r8, r1
  4005c6:	4691      	mov	r9, r2
  4005c8:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4005ca:	7a5b      	ldrb	r3, [r3, #9]
  4005cc:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005d0:	2100      	movs	r1, #0
  4005d2:	9100      	str	r1, [sp, #0]
  4005d4:	4649      	mov	r1, r9
  4005d6:	4640      	mov	r0, r8
  4005d8:	4d21      	ldr	r5, [pc, #132]	; (400660 <gfx_mono_draw_char+0xa4>)
  4005da:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4005dc:	f89b 3000 	ldrb.w	r3, [fp]
  4005e0:	b113      	cbz	r3, 4005e8 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4005e2:	b003      	add	sp, #12
  4005e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4005e8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005ec:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4005ee:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4005f2:	bf18      	it	ne
  4005f4:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4005f6:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4005fa:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4005fe:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400600:	fb17 f70a 	smulbb	r7, r7, sl
  400604:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400608:	f8db 3004 	ldr.w	r3, [fp, #4]
  40060c:	fa13 f787 	uxtah	r7, r3, r7
  400610:	e01f      	b.n	400652 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400612:	0064      	lsls	r4, r4, #1
  400614:	b2e4      	uxtb	r4, r4
  400616:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400618:	b2eb      	uxtb	r3, r5
  40061a:	429e      	cmp	r6, r3
  40061c:	d910      	bls.n	400640 <gfx_mono_draw_char+0x84>
  40061e:	b2eb      	uxtb	r3, r5
  400620:	eb08 0003 	add.w	r0, r8, r3
  400624:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400626:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40062a:	bf08      	it	eq
  40062c:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400630:	f014 0f80 	tst.w	r4, #128	; 0x80
  400634:	d0ed      	beq.n	400612 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400636:	2201      	movs	r2, #1
  400638:	4649      	mov	r1, r9
  40063a:	4b0a      	ldr	r3, [pc, #40]	; (400664 <gfx_mono_draw_char+0xa8>)
  40063c:	4798      	blx	r3
  40063e:	e7e8      	b.n	400612 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400640:	f109 0901 	add.w	r9, r9, #1
  400644:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400648:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  40064c:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400650:	d0c7      	beq.n	4005e2 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400652:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400656:	2e00      	cmp	r6, #0
  400658:	d0f2      	beq.n	400640 <gfx_mono_draw_char+0x84>
  40065a:	2500      	movs	r5, #0
  40065c:	462c      	mov	r4, r5
  40065e:	e7de      	b.n	40061e <gfx_mono_draw_char+0x62>
  400660:	00400469 	.word	0x00400469
  400664:	00400751 	.word	0x00400751

00400668 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40066c:	4604      	mov	r4, r0
  40066e:	4690      	mov	r8, r2
  400670:	461d      	mov	r5, r3
  400672:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400674:	4f0d      	ldr	r7, [pc, #52]	; (4006ac <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400676:	460e      	mov	r6, r1
  400678:	e008      	b.n	40068c <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40067a:	7a6a      	ldrb	r2, [r5, #9]
  40067c:	3201      	adds	r2, #1
  40067e:	4442      	add	r2, r8
  400680:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400684:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400686:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40068a:	b16b      	cbz	r3, 4006a8 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  40068c:	7820      	ldrb	r0, [r4, #0]
  40068e:	280a      	cmp	r0, #10
  400690:	d0f3      	beq.n	40067a <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400692:	280d      	cmp	r0, #13
  400694:	d0f7      	beq.n	400686 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400696:	462b      	mov	r3, r5
  400698:	4642      	mov	r2, r8
  40069a:	4649      	mov	r1, r9
  40069c:	47b8      	blx	r7
			x += font->width;
  40069e:	7a2b      	ldrb	r3, [r5, #8]
  4006a0:	4499      	add	r9, r3
  4006a2:	fa5f f989 	uxtb.w	r9, r9
  4006a6:	e7ee      	b.n	400686 <gfx_mono_draw_string+0x1e>
}
  4006a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006ac:	004005bd 	.word	0x004005bd

004006b0 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4006b0:	b570      	push	{r4, r5, r6, lr}
  4006b2:	460d      	mov	r5, r1
  4006b4:	4616      	mov	r6, r2
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4006b6:	f000 000f 	and.w	r0, r0, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4006ba:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4006be:	4c07      	ldr	r4, [pc, #28]	; (4006dc <gfx_mono_ssd1306_put_byte+0x2c>)
  4006c0:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4006c2:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4006c6:	f040 0010 	orr.w	r0, r0, #16
  4006ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4006cc:	f005 000f 	and.w	r0, r5, #15
  4006d0:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4006d2:	4630      	mov	r0, r6
  4006d4:	4b02      	ldr	r3, [pc, #8]	; (4006e0 <gfx_mono_ssd1306_put_byte+0x30>)
  4006d6:	4798      	blx	r3
  4006d8:	bd70      	pop	{r4, r5, r6, pc}
  4006da:	bf00      	nop
  4006dc:	004007f9 	.word	0x004007f9
  4006e0:	00400a19 	.word	0x00400a19

004006e4 <gfx_mono_ssd1306_init>:
{
  4006e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	ssd1306_init();
  4006e8:	4b0c      	ldr	r3, [pc, #48]	; (40071c <gfx_mono_ssd1306_init+0x38>)
  4006ea:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4006ec:	2040      	movs	r0, #64	; 0x40
  4006ee:	4b0c      	ldr	r3, [pc, #48]	; (400720 <gfx_mono_ssd1306_init+0x3c>)
  4006f0:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006f2:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006f4:	f04f 0801 	mov.w	r8, #1
  4006f8:	462f      	mov	r7, r5
  4006fa:	4e0a      	ldr	r6, [pc, #40]	; (400724 <gfx_mono_ssd1306_init+0x40>)
{
  4006fc:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006fe:	4643      	mov	r3, r8
  400700:	463a      	mov	r2, r7
  400702:	b2e1      	uxtb	r1, r4
  400704:	4628      	mov	r0, r5
  400706:	47b0      	blx	r6
  400708:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40070a:	2c80      	cmp	r4, #128	; 0x80
  40070c:	d1f7      	bne.n	4006fe <gfx_mono_ssd1306_init+0x1a>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40070e:	3501      	adds	r5, #1
  400710:	b2ed      	uxtb	r5, r5
  400712:	2d04      	cmp	r5, #4
  400714:	d1f2      	bne.n	4006fc <gfx_mono_ssd1306_init+0x18>
  400716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40071a:	bf00      	nop
  40071c:	00400839 	.word	0x00400839
  400720:	004007f9 	.word	0x004007f9
  400724:	004006b1 	.word	0x004006b1

00400728 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400728:	b538      	push	{r3, r4, r5, lr}
  40072a:	460d      	mov	r5, r1
	address &= 0x0F;
  40072c:	f000 000f 	and.w	r0, r0, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400730:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400734:	4c05      	ldr	r4, [pc, #20]	; (40074c <gfx_mono_ssd1306_get_byte+0x24>)
  400736:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400738:	f3c5 1002 	ubfx	r0, r5, #4, #3
  40073c:	f040 0010 	orr.w	r0, r0, #16
  400740:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400742:	f005 000f 	and.w	r0, r5, #15
  400746:	47a0      	blx	r4
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400748:	2000      	movs	r0, #0
  40074a:	bd38      	pop	{r3, r4, r5, pc}
  40074c:	004007f9 	.word	0x004007f9

00400750 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400750:	09c3      	lsrs	r3, r0, #7
  400752:	d12a      	bne.n	4007aa <gfx_mono_ssd1306_draw_pixel+0x5a>
  400754:	291f      	cmp	r1, #31
  400756:	d828      	bhi.n	4007aa <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40075c:	4614      	mov	r4, r2
  40075e:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400760:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400762:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400766:	2201      	movs	r2, #1
  400768:	fa02 f701 	lsl.w	r7, r2, r1
  40076c:	fa5f f887 	uxtb.w	r8, r7
	pixel_value = gfx_mono_get_byte(page, x);
  400770:	4601      	mov	r1, r0
  400772:	4630      	mov	r0, r6
  400774:	4b0d      	ldr	r3, [pc, #52]	; (4007ac <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400776:	4798      	blx	r3
  400778:	4602      	mov	r2, r0
	switch (color) {
  40077a:	2c01      	cmp	r4, #1
  40077c:	d009      	beq.n	400792 <gfx_mono_ssd1306_draw_pixel+0x42>
  40077e:	b164      	cbz	r4, 40079a <gfx_mono_ssd1306_draw_pixel+0x4a>
  400780:	2c02      	cmp	r4, #2
  400782:	d00e      	beq.n	4007a2 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400784:	2300      	movs	r3, #0
  400786:	4629      	mov	r1, r5
  400788:	4630      	mov	r0, r6
  40078a:	4c09      	ldr	r4, [pc, #36]	; (4007b0 <gfx_mono_ssd1306_draw_pixel+0x60>)
  40078c:	47a0      	blx	r4
  40078e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400792:	ea48 0200 	orr.w	r2, r8, r0
  400796:	b2d2      	uxtb	r2, r2
		break;
  400798:	e7f4      	b.n	400784 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40079a:	ea20 0207 	bic.w	r2, r0, r7
  40079e:	b2d2      	uxtb	r2, r2
		break;
  4007a0:	e7f0      	b.n	400784 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4007a2:	ea88 0200 	eor.w	r2, r8, r0
  4007a6:	b2d2      	uxtb	r2, r2
		break;
  4007a8:	e7ec      	b.n	400784 <gfx_mono_ssd1306_draw_pixel+0x34>
  4007aa:	4770      	bx	lr
  4007ac:	00400729 	.word	0x00400729
  4007b0:	004006b1 	.word	0x004006b1

004007b4 <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  4007b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4007b6:	4605      	mov	r5, r0
  4007b8:	460e      	mov	r6, r1
  4007ba:	4617      	mov	r7, r2
  4007bc:	461c      	mov	r4, r3
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);
  4007be:	4b0c      	ldr	r3, [pc, #48]	; (4007f0 <gfx_mono_ssd1306_mask_byte+0x3c>)
  4007c0:	4798      	blx	r3
  4007c2:	4602      	mov	r2, r0

	switch (color) {
  4007c4:	2c01      	cmp	r4, #1
  4007c6:	d008      	beq.n	4007da <gfx_mono_ssd1306_mask_byte+0x26>
  4007c8:	b154      	cbz	r4, 4007e0 <gfx_mono_ssd1306_mask_byte+0x2c>
  4007ca:	2c02      	cmp	r4, #2
  4007cc:	d00c      	beq.n	4007e8 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  4007ce:	2300      	movs	r3, #0
  4007d0:	4631      	mov	r1, r6
  4007d2:	4628      	mov	r0, r5
  4007d4:	4c07      	ldr	r4, [pc, #28]	; (4007f4 <gfx_mono_ssd1306_mask_byte+0x40>)
  4007d6:	47a0      	blx	r4
  4007d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  4007da:	433a      	orrs	r2, r7
  4007dc:	b2d2      	uxtb	r2, r2
		break;
  4007de:	e7f6      	b.n	4007ce <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  4007e0:	ea20 0207 	bic.w	r2, r0, r7
  4007e4:	b2d2      	uxtb	r2, r2
		break;
  4007e6:	e7f2      	b.n	4007ce <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  4007e8:	407a      	eors	r2, r7
  4007ea:	b2d2      	uxtb	r2, r2
		break;
  4007ec:	e7ef      	b.n	4007ce <gfx_mono_ssd1306_mask_byte+0x1a>
  4007ee:	bf00      	nop
  4007f0:	00400729 	.word	0x00400729
  4007f4:	004006b1 	.word	0x004006b1

004007f8 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4007f8:	b538      	push	{r3, r4, r5, lr}
  4007fa:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007fc:	2208      	movs	r2, #8
  4007fe:	4b09      	ldr	r3, [pc, #36]	; (400824 <ssd1306_write_command+0x2c>)
  400800:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400802:	4c09      	ldr	r4, [pc, #36]	; (400828 <ssd1306_write_command+0x30>)
  400804:	2101      	movs	r1, #1
  400806:	4620      	mov	r0, r4
  400808:	4b08      	ldr	r3, [pc, #32]	; (40082c <ssd1306_write_command+0x34>)
  40080a:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  40080c:	2301      	movs	r3, #1
  40080e:	461a      	mov	r2, r3
  400810:	4629      	mov	r1, r5
  400812:	4620      	mov	r0, r4
  400814:	4c06      	ldr	r4, [pc, #24]	; (400830 <ssd1306_write_command+0x38>)
  400816:	47a0      	blx	r4
	delay_us(10);
  400818:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40081c:	4b05      	ldr	r3, [pc, #20]	; (400834 <ssd1306_write_command+0x3c>)
  40081e:	4798      	blx	r3
  400820:	bd38      	pop	{r3, r4, r5, pc}
  400822:	bf00      	nop
  400824:	400e1000 	.word	0x400e1000
  400828:	40008000 	.word	0x40008000
  40082c:	004001d9 	.word	0x004001d9
  400830:	004001ef 	.word	0x004001ef
  400834:	20400001 	.word	0x20400001

00400838 <ssd1306_init>:
{
  400838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40083c:	4d66      	ldr	r5, [pc, #408]	; (4009d8 <ssd1306_init+0x1a0>)
  40083e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400842:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400844:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400848:	4b64      	ldr	r3, [pc, #400]	; (4009dc <ssd1306_init+0x1a4>)
  40084a:	2708      	movs	r7, #8
  40084c:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40084e:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400852:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400854:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400858:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  40085a:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40085c:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400860:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400862:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400866:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400868:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40086a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40086e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400870:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400872:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400876:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400878:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40087a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40087e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400880:	f022 0208 	bic.w	r2, r2, #8
  400884:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400886:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400888:	f022 0208 	bic.w	r2, r2, #8
  40088c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40088e:	601f      	str	r7, [r3, #0]
  400890:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400892:	631f      	str	r7, [r3, #48]	; 0x30
  400894:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400896:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400a14 <ssd1306_init+0x1dc>
  40089a:	2300      	movs	r3, #0
  40089c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4008a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008a4:	4640      	mov	r0, r8
  4008a6:	4c4e      	ldr	r4, [pc, #312]	; (4009e0 <ssd1306_init+0x1a8>)
  4008a8:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4008aa:	2300      	movs	r3, #0
  4008ac:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008b4:	4640      	mov	r0, r8
  4008b6:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008b8:	2300      	movs	r3, #0
  4008ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008c2:	4640      	mov	r0, r8
  4008c4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008c6:	2300      	movs	r3, #0
  4008c8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4008cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008d0:	4640      	mov	r0, r8
  4008d2:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4008d4:	2300      	movs	r3, #0
  4008d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008de:	4640      	mov	r0, r8
  4008e0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008e2:	2300      	movs	r3, #0
  4008e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008ec:	4640      	mov	r0, r8
  4008ee:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4008f0:	4c3c      	ldr	r4, [pc, #240]	; (4009e4 <ssd1306_init+0x1ac>)
  4008f2:	f04f 0902 	mov.w	r9, #2
  4008f6:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4008fa:	f04f 0880 	mov.w	r8, #128	; 0x80
  4008fe:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400902:	6863      	ldr	r3, [r4, #4]
  400904:	f043 0301 	orr.w	r3, r3, #1
  400908:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  40090a:	463a      	mov	r2, r7
  40090c:	2101      	movs	r1, #1
  40090e:	4620      	mov	r0, r4
  400910:	4b35      	ldr	r3, [pc, #212]	; (4009e8 <ssd1306_init+0x1b0>)
  400912:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400914:	2200      	movs	r2, #0
  400916:	2101      	movs	r1, #1
  400918:	4620      	mov	r0, r4
  40091a:	4b34      	ldr	r3, [pc, #208]	; (4009ec <ssd1306_init+0x1b4>)
  40091c:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40091e:	2200      	movs	r2, #0
  400920:	2101      	movs	r1, #1
  400922:	4620      	mov	r0, r4
  400924:	4b32      	ldr	r3, [pc, #200]	; (4009f0 <ssd1306_init+0x1b8>)
  400926:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400928:	6863      	ldr	r3, [r4, #4]
  40092a:	f023 0302 	bic.w	r3, r3, #2
  40092e:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400930:	2200      	movs	r2, #0
  400932:	2101      	movs	r1, #1
  400934:	4620      	mov	r0, r4
  400936:	4b2f      	ldr	r3, [pc, #188]	; (4009f4 <ssd1306_init+0x1bc>)
  400938:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40093a:	6863      	ldr	r3, [r4, #4]
  40093c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400940:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400942:	6863      	ldr	r3, [r4, #4]
  400944:	f043 0310 	orr.w	r3, r3, #16
  400948:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  40094a:	492b      	ldr	r1, [pc, #172]	; (4009f8 <ssd1306_init+0x1c0>)
  40094c:	482b      	ldr	r0, [pc, #172]	; (4009fc <ssd1306_init+0x1c4>)
  40094e:	4b2c      	ldr	r3, [pc, #176]	; (400a00 <ssd1306_init+0x1c8>)
  400950:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400952:	b2c2      	uxtb	r2, r0
  400954:	2101      	movs	r1, #1
  400956:	4620      	mov	r0, r4
  400958:	4b2a      	ldr	r3, [pc, #168]	; (400a04 <ssd1306_init+0x1cc>)
  40095a:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40095c:	4620      	mov	r0, r4
  40095e:	4b2a      	ldr	r3, [pc, #168]	; (400a08 <ssd1306_init+0x1d0>)
  400960:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400962:	2301      	movs	r3, #1
  400964:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400966:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400968:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40096c:	4c27      	ldr	r4, [pc, #156]	; (400a0c <ssd1306_init+0x1d4>)
  40096e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400970:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400972:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400976:	47a0      	blx	r4
  400978:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40097a:	20a8      	movs	r0, #168	; 0xa8
  40097c:	4c24      	ldr	r4, [pc, #144]	; (400a10 <ssd1306_init+0x1d8>)
  40097e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400980:	201f      	movs	r0, #31
  400982:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400984:	20d3      	movs	r0, #211	; 0xd3
  400986:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400988:	2000      	movs	r0, #0
  40098a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  40098c:	2040      	movs	r0, #64	; 0x40
  40098e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400990:	20a1      	movs	r0, #161	; 0xa1
  400992:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400994:	20c8      	movs	r0, #200	; 0xc8
  400996:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400998:	20da      	movs	r0, #218	; 0xda
  40099a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  40099c:	4648      	mov	r0, r9
  40099e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4009a0:	2081      	movs	r0, #129	; 0x81
  4009a2:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4009a4:	208f      	movs	r0, #143	; 0x8f
  4009a6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4009a8:	20a4      	movs	r0, #164	; 0xa4
  4009aa:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4009ac:	20a6      	movs	r0, #166	; 0xa6
  4009ae:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4009b0:	20d5      	movs	r0, #213	; 0xd5
  4009b2:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4009b4:	4640      	mov	r0, r8
  4009b6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4009b8:	208d      	movs	r0, #141	; 0x8d
  4009ba:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4009bc:	2014      	movs	r0, #20
  4009be:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4009c0:	20db      	movs	r0, #219	; 0xdb
  4009c2:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4009c4:	2040      	movs	r0, #64	; 0x40
  4009c6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4009c8:	20d9      	movs	r0, #217	; 0xd9
  4009ca:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4009cc:	20f1      	movs	r0, #241	; 0xf1
  4009ce:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4009d0:	20af      	movs	r0, #175	; 0xaf
  4009d2:	47a0      	blx	r4
  4009d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009d8:	400e1200 	.word	0x400e1200
  4009dc:	400e1000 	.word	0x400e1000
  4009e0:	00400cf9 	.word	0x00400cf9
  4009e4:	40008000 	.word	0x40008000
  4009e8:	0040025f 	.word	0x0040025f
  4009ec:	00400223 	.word	0x00400223
  4009f0:	00400241 	.word	0x00400241
  4009f4:	004002a5 	.word	0x004002a5
  4009f8:	08f0d180 	.word	0x08f0d180
  4009fc:	000f4240 	.word	0x000f4240
  400a00:	004002b9 	.word	0x004002b9
  400a04:	004002cf 	.word	0x004002cf
  400a08:	004001ad 	.word	0x004001ad
  400a0c:	20400001 	.word	0x20400001
  400a10:	004007f9 	.word	0x004007f9
  400a14:	400e1400 	.word	0x400e1400

00400a18 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400a18:	b538      	push	{r3, r4, r5, lr}
  400a1a:	4605      	mov	r5, r0
  400a1c:	2208      	movs	r2, #8
  400a1e:	4b09      	ldr	r3, [pc, #36]	; (400a44 <ssd1306_write_data+0x2c>)
  400a20:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a22:	4c09      	ldr	r4, [pc, #36]	; (400a48 <ssd1306_write_data+0x30>)
  400a24:	2101      	movs	r1, #1
  400a26:	4620      	mov	r0, r4
  400a28:	4b08      	ldr	r3, [pc, #32]	; (400a4c <ssd1306_write_data+0x34>)
  400a2a:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400a2c:	2301      	movs	r3, #1
  400a2e:	461a      	mov	r2, r3
  400a30:	4629      	mov	r1, r5
  400a32:	4620      	mov	r0, r4
  400a34:	4c06      	ldr	r4, [pc, #24]	; (400a50 <ssd1306_write_data+0x38>)
  400a36:	47a0      	blx	r4
	delay_us(10);
  400a38:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a3c:	4b05      	ldr	r3, [pc, #20]	; (400a54 <ssd1306_write_data+0x3c>)
  400a3e:	4798      	blx	r3
  400a40:	bd38      	pop	{r3, r4, r5, pc}
  400a42:	bf00      	nop
  400a44:	400e1000 	.word	0x400e1000
  400a48:	40008000 	.word	0x40008000
  400a4c:	004001d9 	.word	0x004001d9
  400a50:	004001ef 	.word	0x004001ef
  400a54:	20400001 	.word	0x20400001

00400a58 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a58:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a5a:	4810      	ldr	r0, [pc, #64]	; (400a9c <sysclk_init+0x44>)
  400a5c:	4b10      	ldr	r3, [pc, #64]	; (400aa0 <sysclk_init+0x48>)
  400a5e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a60:	213e      	movs	r1, #62	; 0x3e
  400a62:	2000      	movs	r0, #0
  400a64:	4b0f      	ldr	r3, [pc, #60]	; (400aa4 <sysclk_init+0x4c>)
  400a66:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a68:	4c0f      	ldr	r4, [pc, #60]	; (400aa8 <sysclk_init+0x50>)
  400a6a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a6c:	2800      	cmp	r0, #0
  400a6e:	d0fc      	beq.n	400a6a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a70:	4b0e      	ldr	r3, [pc, #56]	; (400aac <sysclk_init+0x54>)
  400a72:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a74:	4a0e      	ldr	r2, [pc, #56]	; (400ab0 <sysclk_init+0x58>)
  400a76:	4b0f      	ldr	r3, [pc, #60]	; (400ab4 <sysclk_init+0x5c>)
  400a78:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400a7a:	4c0f      	ldr	r4, [pc, #60]	; (400ab8 <sysclk_init+0x60>)
  400a7c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a7e:	2800      	cmp	r0, #0
  400a80:	d0fc      	beq.n	400a7c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a82:	2002      	movs	r0, #2
  400a84:	4b0d      	ldr	r3, [pc, #52]	; (400abc <sysclk_init+0x64>)
  400a86:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a88:	2000      	movs	r0, #0
  400a8a:	4b0d      	ldr	r3, [pc, #52]	; (400ac0 <sysclk_init+0x68>)
  400a8c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a8e:	4b0d      	ldr	r3, [pc, #52]	; (400ac4 <sysclk_init+0x6c>)
  400a90:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a92:	4802      	ldr	r0, [pc, #8]	; (400a9c <sysclk_init+0x44>)
  400a94:	4b02      	ldr	r3, [pc, #8]	; (400aa0 <sysclk_init+0x48>)
  400a96:	4798      	blx	r3
  400a98:	bd10      	pop	{r4, pc}
  400a9a:	bf00      	nop
  400a9c:	11e1a300 	.word	0x11e1a300
  400aa0:	00401191 	.word	0x00401191
  400aa4:	00400ee1 	.word	0x00400ee1
  400aa8:	00400f35 	.word	0x00400f35
  400aac:	00400f45 	.word	0x00400f45
  400ab0:	20183f01 	.word	0x20183f01
  400ab4:	400e0600 	.word	0x400e0600
  400ab8:	00400f55 	.word	0x00400f55
  400abc:	00400e45 	.word	0x00400e45
  400ac0:	00400e7d 	.word	0x00400e7d
  400ac4:	00401085 	.word	0x00401085

00400ac8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400aca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ace:	4b48      	ldr	r3, [pc, #288]	; (400bf0 <board_init+0x128>)
  400ad0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ad2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ad6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400ada:	4b46      	ldr	r3, [pc, #280]	; (400bf4 <board_init+0x12c>)
  400adc:	2200      	movs	r2, #0
  400ade:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400ae2:	695a      	ldr	r2, [r3, #20]
  400ae4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400ae8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400aea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400aee:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400af2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400af6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400afa:	f007 0007 	and.w	r0, r7, #7
  400afe:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400b00:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400b04:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400b08:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400b0c:	f3bf 8f4f 	dsb	sy
  400b10:	f04f 34ff 	mov.w	r4, #4294967295
  400b14:	fa04 fc00 	lsl.w	ip, r4, r0
  400b18:	fa06 f000 	lsl.w	r0, r6, r0
  400b1c:	fa04 f40e 	lsl.w	r4, r4, lr
  400b20:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400b24:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400b26:	463a      	mov	r2, r7
  400b28:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400b2a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400b2e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400b32:	3a01      	subs	r2, #1
  400b34:	4423      	add	r3, r4
  400b36:	f1b2 3fff 	cmp.w	r2, #4294967295
  400b3a:	d1f6      	bne.n	400b2a <board_init+0x62>
        } while(sets--);
  400b3c:	3e01      	subs	r6, #1
  400b3e:	4460      	add	r0, ip
  400b40:	f1b6 3fff 	cmp.w	r6, #4294967295
  400b44:	d1ef      	bne.n	400b26 <board_init+0x5e>
  400b46:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400b4a:	4b2a      	ldr	r3, [pc, #168]	; (400bf4 <board_init+0x12c>)
  400b4c:	695a      	ldr	r2, [r3, #20]
  400b4e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400b52:	615a      	str	r2, [r3, #20]
  400b54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b58:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b5c:	4a26      	ldr	r2, [pc, #152]	; (400bf8 <board_init+0x130>)
  400b5e:	4927      	ldr	r1, [pc, #156]	; (400bfc <board_init+0x134>)
  400b60:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b62:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b66:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400b68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b6c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400b70:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400b74:	f022 0201 	bic.w	r2, r2, #1
  400b78:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400b7c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b80:	f022 0201 	bic.w	r2, r2, #1
  400b84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400b88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b8c:	f3bf 8f6f 	isb	sy
  400b90:	200a      	movs	r0, #10
  400b92:	4c1b      	ldr	r4, [pc, #108]	; (400c00 <board_init+0x138>)
  400b94:	47a0      	blx	r4
  400b96:	200b      	movs	r0, #11
  400b98:	47a0      	blx	r4
  400b9a:	200c      	movs	r0, #12
  400b9c:	47a0      	blx	r4
  400b9e:	2010      	movs	r0, #16
  400ba0:	47a0      	blx	r4
  400ba2:	2011      	movs	r0, #17
  400ba4:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ba6:	4b17      	ldr	r3, [pc, #92]	; (400c04 <board_init+0x13c>)
  400ba8:	f44f 7280 	mov.w	r2, #256	; 0x100
  400bac:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400bae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bb2:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400bb4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400bb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400bbc:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400bbe:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400bc2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400bc4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400bc8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400bca:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400bcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400bd0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400bd2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400bd6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400bd8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400bda:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400bde:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400be0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400be4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400be8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bee:	bf00      	nop
  400bf0:	400e1850 	.word	0x400e1850
  400bf4:	e000ed00 	.word	0xe000ed00
  400bf8:	400e0c00 	.word	0x400e0c00
  400bfc:	5a00080c 	.word	0x5a00080c
  400c00:	00400f65 	.word	0x00400f65
  400c04:	400e1200 	.word	0x400e1200

00400c08 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c08:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c0a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c0e:	d03a      	beq.n	400c86 <pio_set_peripheral+0x7e>
  400c10:	d813      	bhi.n	400c3a <pio_set_peripheral+0x32>
  400c12:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c16:	d025      	beq.n	400c64 <pio_set_peripheral+0x5c>
  400c18:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c1c:	d10a      	bne.n	400c34 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c1e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c20:	4313      	orrs	r3, r2
  400c22:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c24:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c26:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c28:	400b      	ands	r3, r1
  400c2a:	ea23 0302 	bic.w	r3, r3, r2
  400c2e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c30:	6042      	str	r2, [r0, #4]
  400c32:	4770      	bx	lr
	switch (ul_type) {
  400c34:	2900      	cmp	r1, #0
  400c36:	d1fb      	bne.n	400c30 <pio_set_peripheral+0x28>
  400c38:	4770      	bx	lr
  400c3a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c3e:	d021      	beq.n	400c84 <pio_set_peripheral+0x7c>
  400c40:	d809      	bhi.n	400c56 <pio_set_peripheral+0x4e>
  400c42:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c46:	d1f3      	bne.n	400c30 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c48:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c4a:	4313      	orrs	r3, r2
  400c4c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c4e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c50:	4313      	orrs	r3, r2
  400c52:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c54:	e7ec      	b.n	400c30 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c56:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c5a:	d013      	beq.n	400c84 <pio_set_peripheral+0x7c>
  400c5c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c60:	d010      	beq.n	400c84 <pio_set_peripheral+0x7c>
  400c62:	e7e5      	b.n	400c30 <pio_set_peripheral+0x28>
{
  400c64:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c66:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c68:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c6a:	43d3      	mvns	r3, r2
  400c6c:	4021      	ands	r1, r4
  400c6e:	461c      	mov	r4, r3
  400c70:	4019      	ands	r1, r3
  400c72:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c74:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c76:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c78:	400b      	ands	r3, r1
  400c7a:	4023      	ands	r3, r4
  400c7c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c7e:	6042      	str	r2, [r0, #4]
}
  400c80:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c84:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c86:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c88:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c8a:	400b      	ands	r3, r1
  400c8c:	ea23 0302 	bic.w	r3, r3, r2
  400c90:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c92:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c94:	4313      	orrs	r3, r2
  400c96:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c98:	e7ca      	b.n	400c30 <pio_set_peripheral+0x28>

00400c9a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c9a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c9c:	f012 0f01 	tst.w	r2, #1
  400ca0:	d10d      	bne.n	400cbe <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400ca2:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ca4:	f012 0f0a 	tst.w	r2, #10
  400ca8:	d00b      	beq.n	400cc2 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400caa:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400cac:	f012 0f02 	tst.w	r2, #2
  400cb0:	d109      	bne.n	400cc6 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400cb2:	f012 0f08 	tst.w	r2, #8
  400cb6:	d008      	beq.n	400cca <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400cb8:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400cbc:	e005      	b.n	400cca <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400cbe:	6641      	str	r1, [r0, #100]	; 0x64
  400cc0:	e7f0      	b.n	400ca4 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400cc2:	6241      	str	r1, [r0, #36]	; 0x24
  400cc4:	e7f2      	b.n	400cac <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400cc6:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400cca:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400ccc:	6001      	str	r1, [r0, #0]
  400cce:	4770      	bx	lr

00400cd0 <pio_set_output>:
{
  400cd0:	b410      	push	{r4}
  400cd2:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400cd4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400cd6:	b94c      	cbnz	r4, 400cec <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400cd8:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400cda:	b14b      	cbz	r3, 400cf0 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400cdc:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400cde:	b94a      	cbnz	r2, 400cf4 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400ce0:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400ce2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400ce4:	6001      	str	r1, [r0, #0]
}
  400ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cea:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400cec:	6641      	str	r1, [r0, #100]	; 0x64
  400cee:	e7f4      	b.n	400cda <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400cf0:	6541      	str	r1, [r0, #84]	; 0x54
  400cf2:	e7f4      	b.n	400cde <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400cf4:	6301      	str	r1, [r0, #48]	; 0x30
  400cf6:	e7f4      	b.n	400ce2 <pio_set_output+0x12>

00400cf8 <pio_configure>:
{
  400cf8:	b570      	push	{r4, r5, r6, lr}
  400cfa:	b082      	sub	sp, #8
  400cfc:	4605      	mov	r5, r0
  400cfe:	4616      	mov	r6, r2
  400d00:	461c      	mov	r4, r3
	switch (ul_type) {
  400d02:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d06:	d014      	beq.n	400d32 <pio_configure+0x3a>
  400d08:	d90a      	bls.n	400d20 <pio_configure+0x28>
  400d0a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d0e:	d024      	beq.n	400d5a <pio_configure+0x62>
  400d10:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d14:	d021      	beq.n	400d5a <pio_configure+0x62>
  400d16:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d1a:	d017      	beq.n	400d4c <pio_configure+0x54>
		return 0;
  400d1c:	2000      	movs	r0, #0
  400d1e:	e01a      	b.n	400d56 <pio_configure+0x5e>
	switch (ul_type) {
  400d20:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d24:	d005      	beq.n	400d32 <pio_configure+0x3a>
  400d26:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d2a:	d002      	beq.n	400d32 <pio_configure+0x3a>
  400d2c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d30:	d1f4      	bne.n	400d1c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400d32:	4632      	mov	r2, r6
  400d34:	4628      	mov	r0, r5
  400d36:	4b11      	ldr	r3, [pc, #68]	; (400d7c <pio_configure+0x84>)
  400d38:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d3a:	f014 0f01 	tst.w	r4, #1
  400d3e:	d102      	bne.n	400d46 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400d40:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400d42:	2001      	movs	r0, #1
  400d44:	e007      	b.n	400d56 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400d46:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400d48:	2001      	movs	r0, #1
  400d4a:	e004      	b.n	400d56 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400d4c:	461a      	mov	r2, r3
  400d4e:	4631      	mov	r1, r6
  400d50:	4b0b      	ldr	r3, [pc, #44]	; (400d80 <pio_configure+0x88>)
  400d52:	4798      	blx	r3
	return 1;
  400d54:	2001      	movs	r0, #1
}
  400d56:	b002      	add	sp, #8
  400d58:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d5a:	f004 0301 	and.w	r3, r4, #1
  400d5e:	9300      	str	r3, [sp, #0]
  400d60:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d64:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d68:	bf14      	ite	ne
  400d6a:	2200      	movne	r2, #0
  400d6c:	2201      	moveq	r2, #1
  400d6e:	4631      	mov	r1, r6
  400d70:	4628      	mov	r0, r5
  400d72:	4c04      	ldr	r4, [pc, #16]	; (400d84 <pio_configure+0x8c>)
  400d74:	47a0      	blx	r4
	return 1;
  400d76:	2001      	movs	r0, #1
		break;
  400d78:	e7ed      	b.n	400d56 <pio_configure+0x5e>
  400d7a:	bf00      	nop
  400d7c:	00400c09 	.word	0x00400c09
  400d80:	00400c9b 	.word	0x00400c9b
  400d84:	00400cd1 	.word	0x00400cd1

00400d88 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d88:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d8a:	4770      	bx	lr

00400d8c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d8c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d8e:	4770      	bx	lr

00400d90 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d94:	4604      	mov	r4, r0
  400d96:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d98:	4b0e      	ldr	r3, [pc, #56]	; (400dd4 <pio_handler_process+0x44>)
  400d9a:	4798      	blx	r3
  400d9c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d9e:	4620      	mov	r0, r4
  400da0:	4b0d      	ldr	r3, [pc, #52]	; (400dd8 <pio_handler_process+0x48>)
  400da2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400da4:	4005      	ands	r5, r0
  400da6:	d013      	beq.n	400dd0 <pio_handler_process+0x40>
  400da8:	4c0c      	ldr	r4, [pc, #48]	; (400ddc <pio_handler_process+0x4c>)
  400daa:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400dae:	e003      	b.n	400db8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400db0:	42b4      	cmp	r4, r6
  400db2:	d00d      	beq.n	400dd0 <pio_handler_process+0x40>
  400db4:	3410      	adds	r4, #16
		while (status != 0) {
  400db6:	b15d      	cbz	r5, 400dd0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400db8:	6820      	ldr	r0, [r4, #0]
  400dba:	4540      	cmp	r0, r8
  400dbc:	d1f8      	bne.n	400db0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400dbe:	6861      	ldr	r1, [r4, #4]
  400dc0:	4229      	tst	r1, r5
  400dc2:	d0f5      	beq.n	400db0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400dc4:	68e3      	ldr	r3, [r4, #12]
  400dc6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400dc8:	6863      	ldr	r3, [r4, #4]
  400dca:	ea25 0503 	bic.w	r5, r5, r3
  400dce:	e7ef      	b.n	400db0 <pio_handler_process+0x20>
  400dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dd4:	00400d89 	.word	0x00400d89
  400dd8:	00400d8d 	.word	0x00400d8d
  400ddc:	20400468 	.word	0x20400468

00400de0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400de0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400de2:	210a      	movs	r1, #10
  400de4:	4801      	ldr	r0, [pc, #4]	; (400dec <PIOA_Handler+0xc>)
  400de6:	4b02      	ldr	r3, [pc, #8]	; (400df0 <PIOA_Handler+0x10>)
  400de8:	4798      	blx	r3
  400dea:	bd08      	pop	{r3, pc}
  400dec:	400e0e00 	.word	0x400e0e00
  400df0:	00400d91 	.word	0x00400d91

00400df4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400df4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400df6:	210b      	movs	r1, #11
  400df8:	4801      	ldr	r0, [pc, #4]	; (400e00 <PIOB_Handler+0xc>)
  400dfa:	4b02      	ldr	r3, [pc, #8]	; (400e04 <PIOB_Handler+0x10>)
  400dfc:	4798      	blx	r3
  400dfe:	bd08      	pop	{r3, pc}
  400e00:	400e1000 	.word	0x400e1000
  400e04:	00400d91 	.word	0x00400d91

00400e08 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e08:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e0a:	210c      	movs	r1, #12
  400e0c:	4801      	ldr	r0, [pc, #4]	; (400e14 <PIOC_Handler+0xc>)
  400e0e:	4b02      	ldr	r3, [pc, #8]	; (400e18 <PIOC_Handler+0x10>)
  400e10:	4798      	blx	r3
  400e12:	bd08      	pop	{r3, pc}
  400e14:	400e1200 	.word	0x400e1200
  400e18:	00400d91 	.word	0x00400d91

00400e1c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e1c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e1e:	2110      	movs	r1, #16
  400e20:	4801      	ldr	r0, [pc, #4]	; (400e28 <PIOD_Handler+0xc>)
  400e22:	4b02      	ldr	r3, [pc, #8]	; (400e2c <PIOD_Handler+0x10>)
  400e24:	4798      	blx	r3
  400e26:	bd08      	pop	{r3, pc}
  400e28:	400e1400 	.word	0x400e1400
  400e2c:	00400d91 	.word	0x00400d91

00400e30 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e30:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e32:	2111      	movs	r1, #17
  400e34:	4801      	ldr	r0, [pc, #4]	; (400e3c <PIOE_Handler+0xc>)
  400e36:	4b02      	ldr	r3, [pc, #8]	; (400e40 <PIOE_Handler+0x10>)
  400e38:	4798      	blx	r3
  400e3a:	bd08      	pop	{r3, pc}
  400e3c:	400e1600 	.word	0x400e1600
  400e40:	00400d91 	.word	0x00400d91

00400e44 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e44:	2803      	cmp	r0, #3
  400e46:	d011      	beq.n	400e6c <pmc_mck_set_division+0x28>
  400e48:	2804      	cmp	r0, #4
  400e4a:	d012      	beq.n	400e72 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e4c:	2802      	cmp	r0, #2
  400e4e:	bf0c      	ite	eq
  400e50:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e54:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e56:	4a08      	ldr	r2, [pc, #32]	; (400e78 <pmc_mck_set_division+0x34>)
  400e58:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e5e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e60:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e62:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e64:	f013 0f08 	tst.w	r3, #8
  400e68:	d0fb      	beq.n	400e62 <pmc_mck_set_division+0x1e>
}
  400e6a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e6c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e70:	e7f1      	b.n	400e56 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e72:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e76:	e7ee      	b.n	400e56 <pmc_mck_set_division+0x12>
  400e78:	400e0600 	.word	0x400e0600

00400e7c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e7c:	4a17      	ldr	r2, [pc, #92]	; (400edc <pmc_switch_mck_to_pllack+0x60>)
  400e7e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e84:	4318      	orrs	r0, r3
  400e86:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e88:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e8a:	f013 0f08 	tst.w	r3, #8
  400e8e:	d10a      	bne.n	400ea6 <pmc_switch_mck_to_pllack+0x2a>
  400e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e94:	4911      	ldr	r1, [pc, #68]	; (400edc <pmc_switch_mck_to_pllack+0x60>)
  400e96:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e98:	f012 0f08 	tst.w	r2, #8
  400e9c:	d103      	bne.n	400ea6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e9e:	3b01      	subs	r3, #1
  400ea0:	d1f9      	bne.n	400e96 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ea2:	2001      	movs	r0, #1
  400ea4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ea6:	4a0d      	ldr	r2, [pc, #52]	; (400edc <pmc_switch_mck_to_pllack+0x60>)
  400ea8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eaa:	f023 0303 	bic.w	r3, r3, #3
  400eae:	f043 0302 	orr.w	r3, r3, #2
  400eb2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400eb4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eb6:	f013 0f08 	tst.w	r3, #8
  400eba:	d10a      	bne.n	400ed2 <pmc_switch_mck_to_pllack+0x56>
  400ebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ec0:	4906      	ldr	r1, [pc, #24]	; (400edc <pmc_switch_mck_to_pllack+0x60>)
  400ec2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ec4:	f012 0f08 	tst.w	r2, #8
  400ec8:	d105      	bne.n	400ed6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400eca:	3b01      	subs	r3, #1
  400ecc:	d1f9      	bne.n	400ec2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400ece:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ed0:	4770      	bx	lr
	return 0;
  400ed2:	2000      	movs	r0, #0
  400ed4:	4770      	bx	lr
  400ed6:	2000      	movs	r0, #0
  400ed8:	4770      	bx	lr
  400eda:	bf00      	nop
  400edc:	400e0600 	.word	0x400e0600

00400ee0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ee0:	b9a0      	cbnz	r0, 400f0c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ee2:	480e      	ldr	r0, [pc, #56]	; (400f1c <pmc_switch_mainck_to_xtal+0x3c>)
  400ee4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400ee6:	0209      	lsls	r1, r1, #8
  400ee8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400eea:	4a0d      	ldr	r2, [pc, #52]	; (400f20 <pmc_switch_mainck_to_xtal+0x40>)
  400eec:	401a      	ands	r2, r3
  400eee:	4b0d      	ldr	r3, [pc, #52]	; (400f24 <pmc_switch_mainck_to_xtal+0x44>)
  400ef0:	4313      	orrs	r3, r2
  400ef2:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ef4:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400ef6:	4602      	mov	r2, r0
  400ef8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400efa:	f013 0f01 	tst.w	r3, #1
  400efe:	d0fb      	beq.n	400ef8 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f00:	4a06      	ldr	r2, [pc, #24]	; (400f1c <pmc_switch_mainck_to_xtal+0x3c>)
  400f02:	6a11      	ldr	r1, [r2, #32]
  400f04:	4b08      	ldr	r3, [pc, #32]	; (400f28 <pmc_switch_mainck_to_xtal+0x48>)
  400f06:	430b      	orrs	r3, r1
  400f08:	6213      	str	r3, [r2, #32]
  400f0a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f0c:	4903      	ldr	r1, [pc, #12]	; (400f1c <pmc_switch_mainck_to_xtal+0x3c>)
  400f0e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f10:	4a06      	ldr	r2, [pc, #24]	; (400f2c <pmc_switch_mainck_to_xtal+0x4c>)
  400f12:	401a      	ands	r2, r3
  400f14:	4b06      	ldr	r3, [pc, #24]	; (400f30 <pmc_switch_mainck_to_xtal+0x50>)
  400f16:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f18:	620b      	str	r3, [r1, #32]
  400f1a:	4770      	bx	lr
  400f1c:	400e0600 	.word	0x400e0600
  400f20:	ffc8fffc 	.word	0xffc8fffc
  400f24:	00370001 	.word	0x00370001
  400f28:	01370000 	.word	0x01370000
  400f2c:	fec8fffc 	.word	0xfec8fffc
  400f30:	01370002 	.word	0x01370002

00400f34 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f34:	4b02      	ldr	r3, [pc, #8]	; (400f40 <pmc_osc_is_ready_mainck+0xc>)
  400f36:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f38:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f3c:	4770      	bx	lr
  400f3e:	bf00      	nop
  400f40:	400e0600 	.word	0x400e0600

00400f44 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f44:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f48:	4b01      	ldr	r3, [pc, #4]	; (400f50 <pmc_disable_pllack+0xc>)
  400f4a:	629a      	str	r2, [r3, #40]	; 0x28
  400f4c:	4770      	bx	lr
  400f4e:	bf00      	nop
  400f50:	400e0600 	.word	0x400e0600

00400f54 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f54:	4b02      	ldr	r3, [pc, #8]	; (400f60 <pmc_is_locked_pllack+0xc>)
  400f56:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f58:	f000 0002 	and.w	r0, r0, #2
  400f5c:	4770      	bx	lr
  400f5e:	bf00      	nop
  400f60:	400e0600 	.word	0x400e0600

00400f64 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f64:	283f      	cmp	r0, #63	; 0x3f
  400f66:	d81e      	bhi.n	400fa6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f68:	281f      	cmp	r0, #31
  400f6a:	d80c      	bhi.n	400f86 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f6c:	4b11      	ldr	r3, [pc, #68]	; (400fb4 <pmc_enable_periph_clk+0x50>)
  400f6e:	699a      	ldr	r2, [r3, #24]
  400f70:	2301      	movs	r3, #1
  400f72:	4083      	lsls	r3, r0
  400f74:	4393      	bics	r3, r2
  400f76:	d018      	beq.n	400faa <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f78:	2301      	movs	r3, #1
  400f7a:	fa03 f000 	lsl.w	r0, r3, r0
  400f7e:	4b0d      	ldr	r3, [pc, #52]	; (400fb4 <pmc_enable_periph_clk+0x50>)
  400f80:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f82:	2000      	movs	r0, #0
  400f84:	4770      	bx	lr
		ul_id -= 32;
  400f86:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f88:	4b0a      	ldr	r3, [pc, #40]	; (400fb4 <pmc_enable_periph_clk+0x50>)
  400f8a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f8e:	2301      	movs	r3, #1
  400f90:	4083      	lsls	r3, r0
  400f92:	4393      	bics	r3, r2
  400f94:	d00b      	beq.n	400fae <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f96:	2301      	movs	r3, #1
  400f98:	fa03 f000 	lsl.w	r0, r3, r0
  400f9c:	4b05      	ldr	r3, [pc, #20]	; (400fb4 <pmc_enable_periph_clk+0x50>)
  400f9e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400fa2:	2000      	movs	r0, #0
  400fa4:	4770      	bx	lr
		return 1;
  400fa6:	2001      	movs	r0, #1
  400fa8:	4770      	bx	lr
	return 0;
  400faa:	2000      	movs	r0, #0
  400fac:	4770      	bx	lr
  400fae:	2000      	movs	r0, #0
}
  400fb0:	4770      	bx	lr
  400fb2:	bf00      	nop
  400fb4:	400e0600 	.word	0x400e0600

00400fb8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400fb8:	e7fe      	b.n	400fb8 <Dummy_Handler>
	...

00400fbc <Reset_Handler>:
{
  400fbc:	b500      	push	{lr}
  400fbe:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400fc0:	4b25      	ldr	r3, [pc, #148]	; (401058 <Reset_Handler+0x9c>)
  400fc2:	4a26      	ldr	r2, [pc, #152]	; (40105c <Reset_Handler+0xa0>)
  400fc4:	429a      	cmp	r2, r3
  400fc6:	d010      	beq.n	400fea <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400fc8:	4b25      	ldr	r3, [pc, #148]	; (401060 <Reset_Handler+0xa4>)
  400fca:	4a23      	ldr	r2, [pc, #140]	; (401058 <Reset_Handler+0x9c>)
  400fcc:	429a      	cmp	r2, r3
  400fce:	d20c      	bcs.n	400fea <Reset_Handler+0x2e>
  400fd0:	3b01      	subs	r3, #1
  400fd2:	1a9b      	subs	r3, r3, r2
  400fd4:	f023 0303 	bic.w	r3, r3, #3
  400fd8:	3304      	adds	r3, #4
  400fda:	4413      	add	r3, r2
  400fdc:	491f      	ldr	r1, [pc, #124]	; (40105c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400fde:	f851 0b04 	ldr.w	r0, [r1], #4
  400fe2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400fe6:	429a      	cmp	r2, r3
  400fe8:	d1f9      	bne.n	400fde <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400fea:	4b1e      	ldr	r3, [pc, #120]	; (401064 <Reset_Handler+0xa8>)
  400fec:	4a1e      	ldr	r2, [pc, #120]	; (401068 <Reset_Handler+0xac>)
  400fee:	429a      	cmp	r2, r3
  400ff0:	d20a      	bcs.n	401008 <Reset_Handler+0x4c>
  400ff2:	3b01      	subs	r3, #1
  400ff4:	1a9b      	subs	r3, r3, r2
  400ff6:	f023 0303 	bic.w	r3, r3, #3
  400ffa:	3304      	adds	r3, #4
  400ffc:	4413      	add	r3, r2
                *pDest++ = 0;
  400ffe:	2100      	movs	r1, #0
  401000:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401004:	4293      	cmp	r3, r2
  401006:	d1fb      	bne.n	401000 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401008:	4a18      	ldr	r2, [pc, #96]	; (40106c <Reset_Handler+0xb0>)
  40100a:	4b19      	ldr	r3, [pc, #100]	; (401070 <Reset_Handler+0xb4>)
  40100c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401010:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401012:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401016:	fab3 f383 	clz	r3, r3
  40101a:	095b      	lsrs	r3, r3, #5
  40101c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40101e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401020:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401024:	2200      	movs	r2, #0
  401026:	4b13      	ldr	r3, [pc, #76]	; (401074 <Reset_Handler+0xb8>)
  401028:	701a      	strb	r2, [r3, #0]
	return flags;
  40102a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40102c:	4a12      	ldr	r2, [pc, #72]	; (401078 <Reset_Handler+0xbc>)
  40102e:	6813      	ldr	r3, [r2, #0]
  401030:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401034:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401036:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40103a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40103e:	b129      	cbz	r1, 40104c <Reset_Handler+0x90>
		cpu_irq_enable();
  401040:	2201      	movs	r2, #1
  401042:	4b0c      	ldr	r3, [pc, #48]	; (401074 <Reset_Handler+0xb8>)
  401044:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401046:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40104a:	b662      	cpsie	i
        __libc_init_array();
  40104c:	4b0b      	ldr	r3, [pc, #44]	; (40107c <Reset_Handler+0xc0>)
  40104e:	4798      	blx	r3
        main();
  401050:	4b0b      	ldr	r3, [pc, #44]	; (401080 <Reset_Handler+0xc4>)
  401052:	4798      	blx	r3
  401054:	e7fe      	b.n	401054 <Reset_Handler+0x98>
  401056:	bf00      	nop
  401058:	20400000 	.word	0x20400000
  40105c:	00401e68 	.word	0x00401e68
  401060:	2040044c 	.word	0x2040044c
  401064:	204004fc 	.word	0x204004fc
  401068:	2040044c 	.word	0x2040044c
  40106c:	e000ed00 	.word	0xe000ed00
  401070:	00400000 	.word	0x00400000
  401074:	20400018 	.word	0x20400018
  401078:	e000ed88 	.word	0xe000ed88
  40107c:	00401281 	.word	0x00401281
  401080:	0040121d 	.word	0x0040121d

00401084 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401084:	4b3b      	ldr	r3, [pc, #236]	; (401174 <SystemCoreClockUpdate+0xf0>)
  401086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401088:	f003 0303 	and.w	r3, r3, #3
  40108c:	2b01      	cmp	r3, #1
  40108e:	d01d      	beq.n	4010cc <SystemCoreClockUpdate+0x48>
  401090:	b183      	cbz	r3, 4010b4 <SystemCoreClockUpdate+0x30>
  401092:	2b02      	cmp	r3, #2
  401094:	d036      	beq.n	401104 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401096:	4b37      	ldr	r3, [pc, #220]	; (401174 <SystemCoreClockUpdate+0xf0>)
  401098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40109a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40109e:	2b70      	cmp	r3, #112	; 0x70
  4010a0:	d05f      	beq.n	401162 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4010a2:	4b34      	ldr	r3, [pc, #208]	; (401174 <SystemCoreClockUpdate+0xf0>)
  4010a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4010a6:	4934      	ldr	r1, [pc, #208]	; (401178 <SystemCoreClockUpdate+0xf4>)
  4010a8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4010ac:	680b      	ldr	r3, [r1, #0]
  4010ae:	40d3      	lsrs	r3, r2
  4010b0:	600b      	str	r3, [r1, #0]
  4010b2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4010b4:	4b31      	ldr	r3, [pc, #196]	; (40117c <SystemCoreClockUpdate+0xf8>)
  4010b6:	695b      	ldr	r3, [r3, #20]
  4010b8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4010bc:	bf14      	ite	ne
  4010be:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4010c2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4010c6:	4b2c      	ldr	r3, [pc, #176]	; (401178 <SystemCoreClockUpdate+0xf4>)
  4010c8:	601a      	str	r2, [r3, #0]
  4010ca:	e7e4      	b.n	401096 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010cc:	4b29      	ldr	r3, [pc, #164]	; (401174 <SystemCoreClockUpdate+0xf0>)
  4010ce:	6a1b      	ldr	r3, [r3, #32]
  4010d0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010d4:	d003      	beq.n	4010de <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4010d6:	4a2a      	ldr	r2, [pc, #168]	; (401180 <SystemCoreClockUpdate+0xfc>)
  4010d8:	4b27      	ldr	r3, [pc, #156]	; (401178 <SystemCoreClockUpdate+0xf4>)
  4010da:	601a      	str	r2, [r3, #0]
  4010dc:	e7db      	b.n	401096 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010de:	4a29      	ldr	r2, [pc, #164]	; (401184 <SystemCoreClockUpdate+0x100>)
  4010e0:	4b25      	ldr	r3, [pc, #148]	; (401178 <SystemCoreClockUpdate+0xf4>)
  4010e2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010e4:	4b23      	ldr	r3, [pc, #140]	; (401174 <SystemCoreClockUpdate+0xf0>)
  4010e6:	6a1b      	ldr	r3, [r3, #32]
  4010e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010ec:	2b10      	cmp	r3, #16
  4010ee:	d005      	beq.n	4010fc <SystemCoreClockUpdate+0x78>
  4010f0:	2b20      	cmp	r3, #32
  4010f2:	d1d0      	bne.n	401096 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4010f4:	4a22      	ldr	r2, [pc, #136]	; (401180 <SystemCoreClockUpdate+0xfc>)
  4010f6:	4b20      	ldr	r3, [pc, #128]	; (401178 <SystemCoreClockUpdate+0xf4>)
  4010f8:	601a      	str	r2, [r3, #0]
          break;
  4010fa:	e7cc      	b.n	401096 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4010fc:	4a22      	ldr	r2, [pc, #136]	; (401188 <SystemCoreClockUpdate+0x104>)
  4010fe:	4b1e      	ldr	r3, [pc, #120]	; (401178 <SystemCoreClockUpdate+0xf4>)
  401100:	601a      	str	r2, [r3, #0]
          break;
  401102:	e7c8      	b.n	401096 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401104:	4b1b      	ldr	r3, [pc, #108]	; (401174 <SystemCoreClockUpdate+0xf0>)
  401106:	6a1b      	ldr	r3, [r3, #32]
  401108:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40110c:	d016      	beq.n	40113c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40110e:	4a1c      	ldr	r2, [pc, #112]	; (401180 <SystemCoreClockUpdate+0xfc>)
  401110:	4b19      	ldr	r3, [pc, #100]	; (401178 <SystemCoreClockUpdate+0xf4>)
  401112:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401114:	4b17      	ldr	r3, [pc, #92]	; (401174 <SystemCoreClockUpdate+0xf0>)
  401116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401118:	f003 0303 	and.w	r3, r3, #3
  40111c:	2b02      	cmp	r3, #2
  40111e:	d1ba      	bne.n	401096 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401120:	4a14      	ldr	r2, [pc, #80]	; (401174 <SystemCoreClockUpdate+0xf0>)
  401122:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401124:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401126:	4814      	ldr	r0, [pc, #80]	; (401178 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401128:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40112c:	6803      	ldr	r3, [r0, #0]
  40112e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401132:	b2d2      	uxtb	r2, r2
  401134:	fbb3 f3f2 	udiv	r3, r3, r2
  401138:	6003      	str	r3, [r0, #0]
  40113a:	e7ac      	b.n	401096 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40113c:	4a11      	ldr	r2, [pc, #68]	; (401184 <SystemCoreClockUpdate+0x100>)
  40113e:	4b0e      	ldr	r3, [pc, #56]	; (401178 <SystemCoreClockUpdate+0xf4>)
  401140:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401142:	4b0c      	ldr	r3, [pc, #48]	; (401174 <SystemCoreClockUpdate+0xf0>)
  401144:	6a1b      	ldr	r3, [r3, #32]
  401146:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40114a:	2b10      	cmp	r3, #16
  40114c:	d005      	beq.n	40115a <SystemCoreClockUpdate+0xd6>
  40114e:	2b20      	cmp	r3, #32
  401150:	d1e0      	bne.n	401114 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401152:	4a0b      	ldr	r2, [pc, #44]	; (401180 <SystemCoreClockUpdate+0xfc>)
  401154:	4b08      	ldr	r3, [pc, #32]	; (401178 <SystemCoreClockUpdate+0xf4>)
  401156:	601a      	str	r2, [r3, #0]
          break;
  401158:	e7dc      	b.n	401114 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40115a:	4a0b      	ldr	r2, [pc, #44]	; (401188 <SystemCoreClockUpdate+0x104>)
  40115c:	4b06      	ldr	r3, [pc, #24]	; (401178 <SystemCoreClockUpdate+0xf4>)
  40115e:	601a      	str	r2, [r3, #0]
          break;
  401160:	e7d8      	b.n	401114 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401162:	4a05      	ldr	r2, [pc, #20]	; (401178 <SystemCoreClockUpdate+0xf4>)
  401164:	6813      	ldr	r3, [r2, #0]
  401166:	4909      	ldr	r1, [pc, #36]	; (40118c <SystemCoreClockUpdate+0x108>)
  401168:	fba1 1303 	umull	r1, r3, r1, r3
  40116c:	085b      	lsrs	r3, r3, #1
  40116e:	6013      	str	r3, [r2, #0]
  401170:	4770      	bx	lr
  401172:	bf00      	nop
  401174:	400e0600 	.word	0x400e0600
  401178:	2040001c 	.word	0x2040001c
  40117c:	400e1810 	.word	0x400e1810
  401180:	00b71b00 	.word	0x00b71b00
  401184:	003d0900 	.word	0x003d0900
  401188:	007a1200 	.word	0x007a1200
  40118c:	aaaaaaab 	.word	0xaaaaaaab

00401190 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401190:	4b16      	ldr	r3, [pc, #88]	; (4011ec <system_init_flash+0x5c>)
  401192:	4298      	cmp	r0, r3
  401194:	d913      	bls.n	4011be <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401196:	4b16      	ldr	r3, [pc, #88]	; (4011f0 <system_init_flash+0x60>)
  401198:	4298      	cmp	r0, r3
  40119a:	d915      	bls.n	4011c8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40119c:	4b15      	ldr	r3, [pc, #84]	; (4011f4 <system_init_flash+0x64>)
  40119e:	4298      	cmp	r0, r3
  4011a0:	d916      	bls.n	4011d0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4011a2:	4b15      	ldr	r3, [pc, #84]	; (4011f8 <system_init_flash+0x68>)
  4011a4:	4298      	cmp	r0, r3
  4011a6:	d917      	bls.n	4011d8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4011a8:	4b14      	ldr	r3, [pc, #80]	; (4011fc <system_init_flash+0x6c>)
  4011aa:	4298      	cmp	r0, r3
  4011ac:	d918      	bls.n	4011e0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4011ae:	4b14      	ldr	r3, [pc, #80]	; (401200 <system_init_flash+0x70>)
  4011b0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4011b2:	bf94      	ite	ls
  4011b4:	4a13      	ldrls	r2, [pc, #76]	; (401204 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4011b6:	4a14      	ldrhi	r2, [pc, #80]	; (401208 <system_init_flash+0x78>)
  4011b8:	4b14      	ldr	r3, [pc, #80]	; (40120c <system_init_flash+0x7c>)
  4011ba:	601a      	str	r2, [r3, #0]
  4011bc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4011be:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4011c2:	4b12      	ldr	r3, [pc, #72]	; (40120c <system_init_flash+0x7c>)
  4011c4:	601a      	str	r2, [r3, #0]
  4011c6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4011c8:	4a11      	ldr	r2, [pc, #68]	; (401210 <system_init_flash+0x80>)
  4011ca:	4b10      	ldr	r3, [pc, #64]	; (40120c <system_init_flash+0x7c>)
  4011cc:	601a      	str	r2, [r3, #0]
  4011ce:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4011d0:	4a10      	ldr	r2, [pc, #64]	; (401214 <system_init_flash+0x84>)
  4011d2:	4b0e      	ldr	r3, [pc, #56]	; (40120c <system_init_flash+0x7c>)
  4011d4:	601a      	str	r2, [r3, #0]
  4011d6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4011d8:	4a0f      	ldr	r2, [pc, #60]	; (401218 <system_init_flash+0x88>)
  4011da:	4b0c      	ldr	r3, [pc, #48]	; (40120c <system_init_flash+0x7c>)
  4011dc:	601a      	str	r2, [r3, #0]
  4011de:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4011e0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4011e4:	4b09      	ldr	r3, [pc, #36]	; (40120c <system_init_flash+0x7c>)
  4011e6:	601a      	str	r2, [r3, #0]
  4011e8:	4770      	bx	lr
  4011ea:	bf00      	nop
  4011ec:	015ef3bf 	.word	0x015ef3bf
  4011f0:	02bde77f 	.word	0x02bde77f
  4011f4:	041cdb3f 	.word	0x041cdb3f
  4011f8:	057bceff 	.word	0x057bceff
  4011fc:	06dac2bf 	.word	0x06dac2bf
  401200:	0839b67f 	.word	0x0839b67f
  401204:	04000500 	.word	0x04000500
  401208:	04000600 	.word	0x04000600
  40120c:	400e0c00 	.word	0x400e0c00
  401210:	04000100 	.word	0x04000100
  401214:	04000200 	.word	0x04000200
  401218:	04000300 	.word	0x04000300

0040121c <main>:
#include "gfx_mono_ug_2832hsweg04.h"
#include "gfx_mono_text.h"
#include "sysfont.h"

int main (void)
{
  40121c:	b500      	push	{lr}
  40121e:	b083      	sub	sp, #12
	/* Insert system clock initialization code here (sysclk_init()). */

	board_init();
  401220:	4b0f      	ldr	r3, [pc, #60]	; (401260 <main+0x44>)
  401222:	4798      	blx	r3
	sysclk_init();
  401224:	4b0f      	ldr	r3, [pc, #60]	; (401264 <main+0x48>)
  401226:	4798      	blx	r3

	delay_init();
	pmc_enable_periph_clk(ID_PIOA);
  401228:	200a      	movs	r0, #10
  40122a:	4c0f      	ldr	r4, [pc, #60]	; (401268 <main+0x4c>)
  40122c:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOB);
  40122e:	200b      	movs	r0, #11
  401230:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOC);
  401232:	200c      	movs	r0, #12
  401234:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOD);
  401236:	2010      	movs	r0, #16
  401238:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_SPI0);
  40123a:	2015      	movs	r0, #21
  40123c:	47a0      	blx	r4
	
	gfx_mono_ssd1306_init();
  40123e:	4b0b      	ldr	r3, [pc, #44]	; (40126c <main+0x50>)
  401240:	4798      	blx	r3
	gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_WHOLE);
  401242:	23ff      	movs	r3, #255	; 0xff
  401244:	9300      	str	r3, [sp, #0]
  401246:	2301      	movs	r3, #1
  401248:	2210      	movs	r2, #16
  40124a:	4611      	mov	r1, r2
  40124c:	2014      	movs	r0, #20
  40124e:	4c08      	ldr	r4, [pc, #32]	; (401270 <main+0x54>)
  401250:	47a0      	blx	r4
    gfx_mono_draw_string("mundo", 50,16, &sysfont);
  401252:	4b08      	ldr	r3, [pc, #32]	; (401274 <main+0x58>)
  401254:	2210      	movs	r2, #16
  401256:	2132      	movs	r1, #50	; 0x32
  401258:	4807      	ldr	r0, [pc, #28]	; (401278 <main+0x5c>)
  40125a:	4c08      	ldr	r4, [pc, #32]	; (40127c <main+0x60>)
  40125c:	47a0      	blx	r4
  40125e:	e7fe      	b.n	40125e <main+0x42>
  401260:	00400ac9 	.word	0x00400ac9
  401264:	00400a59 	.word	0x00400a59
  401268:	00400f65 	.word	0x00400f65
  40126c:	004006e5 	.word	0x004006e5
  401270:	004004a1 	.word	0x004004a1
  401274:	2040000c 	.word	0x2040000c
  401278:	00401e38 	.word	0x00401e38
  40127c:	00400669 	.word	0x00400669

00401280 <__libc_init_array>:
  401280:	b570      	push	{r4, r5, r6, lr}
  401282:	4e0f      	ldr	r6, [pc, #60]	; (4012c0 <__libc_init_array+0x40>)
  401284:	4d0f      	ldr	r5, [pc, #60]	; (4012c4 <__libc_init_array+0x44>)
  401286:	1b76      	subs	r6, r6, r5
  401288:	10b6      	asrs	r6, r6, #2
  40128a:	bf18      	it	ne
  40128c:	2400      	movne	r4, #0
  40128e:	d005      	beq.n	40129c <__libc_init_array+0x1c>
  401290:	3401      	adds	r4, #1
  401292:	f855 3b04 	ldr.w	r3, [r5], #4
  401296:	4798      	blx	r3
  401298:	42a6      	cmp	r6, r4
  40129a:	d1f9      	bne.n	401290 <__libc_init_array+0x10>
  40129c:	4e0a      	ldr	r6, [pc, #40]	; (4012c8 <__libc_init_array+0x48>)
  40129e:	4d0b      	ldr	r5, [pc, #44]	; (4012cc <__libc_init_array+0x4c>)
  4012a0:	1b76      	subs	r6, r6, r5
  4012a2:	f000 fdcf 	bl	401e44 <_init>
  4012a6:	10b6      	asrs	r6, r6, #2
  4012a8:	bf18      	it	ne
  4012aa:	2400      	movne	r4, #0
  4012ac:	d006      	beq.n	4012bc <__libc_init_array+0x3c>
  4012ae:	3401      	adds	r4, #1
  4012b0:	f855 3b04 	ldr.w	r3, [r5], #4
  4012b4:	4798      	blx	r3
  4012b6:	42a6      	cmp	r6, r4
  4012b8:	d1f9      	bne.n	4012ae <__libc_init_array+0x2e>
  4012ba:	bd70      	pop	{r4, r5, r6, pc}
  4012bc:	bd70      	pop	{r4, r5, r6, pc}
  4012be:	bf00      	nop
  4012c0:	00401e50 	.word	0x00401e50
  4012c4:	00401e50 	.word	0x00401e50
  4012c8:	00401e58 	.word	0x00401e58
  4012cc:	00401e50 	.word	0x00401e50

004012d0 <register_fini>:
  4012d0:	4b02      	ldr	r3, [pc, #8]	; (4012dc <register_fini+0xc>)
  4012d2:	b113      	cbz	r3, 4012da <register_fini+0xa>
  4012d4:	4802      	ldr	r0, [pc, #8]	; (4012e0 <register_fini+0x10>)
  4012d6:	f000 b805 	b.w	4012e4 <atexit>
  4012da:	4770      	bx	lr
  4012dc:	00000000 	.word	0x00000000
  4012e0:	004012f1 	.word	0x004012f1

004012e4 <atexit>:
  4012e4:	2300      	movs	r3, #0
  4012e6:	4601      	mov	r1, r0
  4012e8:	461a      	mov	r2, r3
  4012ea:	4618      	mov	r0, r3
  4012ec:	f000 b81e 	b.w	40132c <__register_exitproc>

004012f0 <__libc_fini_array>:
  4012f0:	b538      	push	{r3, r4, r5, lr}
  4012f2:	4c0a      	ldr	r4, [pc, #40]	; (40131c <__libc_fini_array+0x2c>)
  4012f4:	4d0a      	ldr	r5, [pc, #40]	; (401320 <__libc_fini_array+0x30>)
  4012f6:	1b64      	subs	r4, r4, r5
  4012f8:	10a4      	asrs	r4, r4, #2
  4012fa:	d00a      	beq.n	401312 <__libc_fini_array+0x22>
  4012fc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401300:	3b01      	subs	r3, #1
  401302:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401306:	3c01      	subs	r4, #1
  401308:	f855 3904 	ldr.w	r3, [r5], #-4
  40130c:	4798      	blx	r3
  40130e:	2c00      	cmp	r4, #0
  401310:	d1f9      	bne.n	401306 <__libc_fini_array+0x16>
  401312:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401316:	f000 bd9f 	b.w	401e58 <_fini>
  40131a:	bf00      	nop
  40131c:	00401e68 	.word	0x00401e68
  401320:	00401e64 	.word	0x00401e64

00401324 <__retarget_lock_acquire_recursive>:
  401324:	4770      	bx	lr
  401326:	bf00      	nop

00401328 <__retarget_lock_release_recursive>:
  401328:	4770      	bx	lr
  40132a:	bf00      	nop

0040132c <__register_exitproc>:
  40132c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401330:	4d2c      	ldr	r5, [pc, #176]	; (4013e4 <__register_exitproc+0xb8>)
  401332:	4606      	mov	r6, r0
  401334:	6828      	ldr	r0, [r5, #0]
  401336:	4698      	mov	r8, r3
  401338:	460f      	mov	r7, r1
  40133a:	4691      	mov	r9, r2
  40133c:	f7ff fff2 	bl	401324 <__retarget_lock_acquire_recursive>
  401340:	4b29      	ldr	r3, [pc, #164]	; (4013e8 <__register_exitproc+0xbc>)
  401342:	681c      	ldr	r4, [r3, #0]
  401344:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401348:	2b00      	cmp	r3, #0
  40134a:	d03e      	beq.n	4013ca <__register_exitproc+0x9e>
  40134c:	685a      	ldr	r2, [r3, #4]
  40134e:	2a1f      	cmp	r2, #31
  401350:	dc1c      	bgt.n	40138c <__register_exitproc+0x60>
  401352:	f102 0e01 	add.w	lr, r2, #1
  401356:	b176      	cbz	r6, 401376 <__register_exitproc+0x4a>
  401358:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40135c:	2401      	movs	r4, #1
  40135e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401362:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401366:	4094      	lsls	r4, r2
  401368:	4320      	orrs	r0, r4
  40136a:	2e02      	cmp	r6, #2
  40136c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401370:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401374:	d023      	beq.n	4013be <__register_exitproc+0x92>
  401376:	3202      	adds	r2, #2
  401378:	f8c3 e004 	str.w	lr, [r3, #4]
  40137c:	6828      	ldr	r0, [r5, #0]
  40137e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401382:	f7ff ffd1 	bl	401328 <__retarget_lock_release_recursive>
  401386:	2000      	movs	r0, #0
  401388:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40138c:	4b17      	ldr	r3, [pc, #92]	; (4013ec <__register_exitproc+0xc0>)
  40138e:	b30b      	cbz	r3, 4013d4 <__register_exitproc+0xa8>
  401390:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401394:	f3af 8000 	nop.w
  401398:	4603      	mov	r3, r0
  40139a:	b1d8      	cbz	r0, 4013d4 <__register_exitproc+0xa8>
  40139c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4013a0:	6002      	str	r2, [r0, #0]
  4013a2:	2100      	movs	r1, #0
  4013a4:	6041      	str	r1, [r0, #4]
  4013a6:	460a      	mov	r2, r1
  4013a8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4013ac:	f04f 0e01 	mov.w	lr, #1
  4013b0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4013b4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4013b8:	2e00      	cmp	r6, #0
  4013ba:	d0dc      	beq.n	401376 <__register_exitproc+0x4a>
  4013bc:	e7cc      	b.n	401358 <__register_exitproc+0x2c>
  4013be:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4013c2:	430c      	orrs	r4, r1
  4013c4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4013c8:	e7d5      	b.n	401376 <__register_exitproc+0x4a>
  4013ca:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4013ce:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4013d2:	e7bb      	b.n	40134c <__register_exitproc+0x20>
  4013d4:	6828      	ldr	r0, [r5, #0]
  4013d6:	f7ff ffa7 	bl	401328 <__retarget_lock_release_recursive>
  4013da:	f04f 30ff 	mov.w	r0, #4294967295
  4013de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4013e2:	bf00      	nop
  4013e4:	20400448 	.word	0x20400448
  4013e8:	00401e40 	.word	0x00401e40
  4013ec:	00000000 	.word	0x00000000

004013f0 <sysfont_glyphs>:
	...
  401410:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  401420:	00000030 00000000 00000000 006c006c     0...........l.l.
  401430:	006c006c 00000000 00000000 00000000     l.l.............
	...
  401448:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  401458:	00000028 00000000 00000000 003c0010     (.............<.
  401468:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  401480:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  401490:	00000088 00000000 00000000 00900060     ............`...
  4014a0:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  4014b8:	00100010 00000010 00000000 00000000     ................
	...
  4014d4:	00100008 00200020 00200020 00200020     .... . . . . . .
  4014e4:	00080010 00000000 00000000 00100020     ............ ...
  4014f4:	00080008 00080008 00080008 00200010     .............. .
  401504:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  40152c:	00100010 00fe0010 00100010 00000010     ................
	...
  401554:	00300010 00000020 00000000 00000000     ..0. ...........
  401564:	00000000 007c0000 00000000 00000000     ......|.........
	...
  401588:	00300000 00000030 00000000 00000000     ..0.0...........
  401598:	00080000 00100008 00200010 00400020     .......... . .@.
  4015a8:	00000040 00000000 00000000 00780000     @.............x.
  4015b8:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  4015d0:	00100000 00500030 00100010 00100010     ....0.P.........
  4015e0:	0000007c 00000000 00000000 00700000     |.............p.
  4015f0:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  401608:	00700000 00080088 00080030 00880008     ..p.....0.......
  401618:	00000070 00000000 00000000 00080000     p...............
  401628:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  401640:	00780000 00800080 000800f0 00080008     ..x.............
  401650:	000000f0 00000000 00000000 00300000     ..............0.
  401660:	00800040 008800f0 00880088 00000070     @...........p...
	...
  401678:	00f80000 00100008 00200010 00400020     .......... . .@.
  401688:	00000040 00000000 00000000 00700000     @.............p.
  401698:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  4016b0:	00700000 00880088 00780088 00100008     ..p.......x.....
  4016c0:	00000060 00000000 00000000 00000000     `...............
  4016d0:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  4016ec:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  4016fc:	00000040 00000000 00000000 00100008     @...............
  40170c:	00400020 00100020 00000008 00000000      .@. ...........
	...
  401728:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  401740:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  401758:	00300000 00080048 00200010 00000000     ..0.H..... .....
  401768:	00000020 00000000 00000000 00000000      ...............
  401778:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  401790:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  4017a0:	00000044 00000000 00000000 00f80000     D...............
  4017b0:	00840084 008400f8 00840084 000000f8     ................
	...
  4017c8:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  4017d8:	0000003c 00000000 00000000 00f00000     <...............
  4017e8:	00840088 00840084 00880084 000000f0     ................
	...
  401800:	00f80000 00800080 008000f0 00800080     ................
  401810:	000000f8 00000000 00000000 00f80000     ................
  401820:	00800080 008000f8 00800080 00000080     ................
	...
  401838:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  401848:	00000038 00000000 00000000 00880000     8...............
  401858:	00880088 008800f8 00880088 00000088     ................
	...
  401870:	00f80000 00200020 00200020 00200020     .... . . . . . .
  401880:	000000f8 00000000 00000000 00f80000     ................
  401890:	00080008 00080008 00080008 000000f0     ................
	...
  4018a8:	00840000 00900088 00d000a0 00840088     ................
  4018b8:	00000084 00000000 00000000 00800000     ................
  4018c8:	00800080 00800080 00800080 000000fc     ................
	...
  4018e0:	00840000 00cc00cc 00b400b4 00840084     ................
  4018f0:	00000084 00000000 00000000 00840000     ................
  401900:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  401918:	00780000 00840084 00840084 00840084     ..x.............
  401928:	00000078 00000000 00000000 00f80000     x...............
  401938:	00840084 00f80084 00800080 00000080     ................
	...
  401950:	00780000 00840084 00840084 00840084     ..x.............
  401960:	00200078 00000018 00000000 00f80000     x. .............
  401970:	00840084 00f80084 00840088 00000084     ................
	...
  401988:	007c0000 00800080 00180060 00040004     ..|.....`.......
  401998:	000000f8 00000000 00000000 00f80000     ................
  4019a8:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  4019c0:	00840000 00840084 00840084 00840084     ................
  4019d0:	00000078 00000000 00000000 00840000     x...............
  4019e0:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  4019f8:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  401a08:	00000050 00000000 00000000 00880000     P...............
  401a18:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  401a30:	00880000 00880088 00500050 00200020     ........P.P. . .
  401a40:	00000020 00000000 00000000 00fc0000      ...............
  401a50:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  401a68:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  401a78:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  401a88:	00200020 00100020 00100010 00080008      . . ...........
	...
  401aa0:	00080038 00080008 00080008 00080008     8...............
  401ab0:	00080008 00000038 00000000 00280010     ....8.........(.
  401ac0:	00000044 00000000 00000000 00000000     D...............
	...
  401ae8:	00000038 00000000 00000000 00200000     8............. .
  401af8:	00000010 00000000 00000000 00000000     ................
	...
  401b14:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  401b2c:	00800080 00f80080 00840084 00840084     ................
  401b3c:	000000f8 00000000 00000000 00000000     ................
  401b4c:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  401b64:	00040004 007c0004 00840084 008c0084     ......|.........
  401b74:	00000074 00000000 00000000 00000000     t...............
  401b84:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  401b9c:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  401bac:	000000fc 00000000 00000000 00000000     ................
  401bbc:	007c0000 00840084 00840084 0004007c     ..|.........|...
  401bcc:	00000078 00000000 00800080 00b80080     x...............
  401bdc:	008400c4 00840084 00000084 00000000     ................
  401bec:	00000000 00100000 00700000 00100010     ..........p.....
  401bfc:	00100010 0000007c 00000000 00000000     ....|...........
  401c0c:	00080000 00780000 00080008 00080008     ......x.........
  401c1c:	00080008 00700008 00000000 00800080     ......p.........
  401c2c:	00880080 00a00090 008800d0 00000088     ................
	...
  401c44:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  401c54:	000000f8 00000000 00000000 00000000     ................
  401c64:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  401c80:	00b80000 008400c4 00840084 00000084     ................
	...
  401c9c:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  401cb8:	00b80000 008400c4 00840084 008000f8     ................
  401cc8:	00000080 00000000 00000000 007c0000     ..............|.
  401cd8:	00840084 00840084 0004007c 00000004     ........|.......
	...
  401cf0:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  401d0c:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  401d28:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  401d44:	00880000 00880088 00880088 0000007c     ............|...
	...
  401d60:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  401d7c:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  401d98:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  401db4:	00840000 00480084 00300048 00200010     ......H.H.0... .
  401dc4:	00000040 00000000 00000000 00f80000     @...............
  401dd4:	00100008 00400020 000000f8 00000000     .... .@.........
  401de4:	00000000 00200010 00100020 00200020     ...... . ... . .
  401df4:	00200010 00100020 00000000 00000000     .. . ...........
  401e04:	00100010 00100010 00000000 00100010     ................
  401e14:	00100010 00000000 00000000 00100020     ............ ...
  401e24:	00200010 00100010 00100020 00200010     .. ..... ..... .
  401e34:	00000000 646e756d 0000006f              ....mundo...

00401e40 <_global_impure_ptr>:
  401e40:	20400020                                 .@ 

00401e44 <_init>:
  401e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e46:	bf00      	nop
  401e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401e4a:	bc08      	pop	{r3}
  401e4c:	469e      	mov	lr, r3
  401e4e:	4770      	bx	lr

00401e50 <__init_array_start>:
  401e50:	004012d1 	.word	0x004012d1

00401e54 <__frame_dummy_init_array_entry>:
  401e54:	00400165                                e.@.

00401e58 <_fini>:
  401e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e5a:	bf00      	nop
  401e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401e5e:	bc08      	pop	{r3}
  401e60:	469e      	mov	lr, r3
  401e62:	4770      	bx	lr

00401e64 <__fini_array_start>:
  401e64:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 13f0 0040 0e0a 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__atexit_recursive_mutex>:
20400448:	04d8 2040                                   ..@ 
