INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab12_PLL/lab12_PLL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab12_PLL/lab12_PLL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab12_PLL/lab12_PLL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab12_PLL/lab12_PLL.srcs/sim_1/imports/new/PLL_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pll_tb'
