// Seed: 4056343817
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4
);
  id_6 :
  assert property (@(posedge 1) 1)
  else id_6 <= 1'b0;
endmodule
module module_1 #(
    parameter id_0  = 32'd58,
    parameter id_14 = 32'd30,
    parameter id_5  = 32'd54,
    parameter id_8  = 32'd69,
    parameter id_9  = 32'd7
) (
    input  tri1  _id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri   id_3,
    output logic id_4,
    input  wand  _id_5
);
  final $signed(45);
  ;
  always @(1 or ~1) begin : LABEL_0
    id_1 <= 1'd0;
    id_4 = -1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  parameter id_7 = 1;
  assign id_1 = -1;
  logic [7:0] _id_8, _id_9, id_10, id_11, id_12, id_13;
  assign id_13 = id_10;
  assign id_11[id_0] = -1;
  wire _id_14, id_15;
  struct packed {
    logic [-1 'b0 &  1 : id_8] id_16;
    logic [1 : -1] id_17;
  } [id_5 : {  1  ,  -1  }  <<  1 'd0] id_18 = (1);
  wire ["" : {  id_14  ,  1  ,  id_9  ,  -1  }] id_19;
endmodule
