Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx4-2tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : LVDS_test

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" into library work
Parsing module <LVDS_test>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/lvds_clockgen.v" into library work
Parsing module <lvds_clockgen>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/video_lvds.v" into library work
Parsing module <video_lvds>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 63: Port CLK180 is not connected to this instance

Elaborating module <LVDS_test>.
Reading initialization file \"media/lexuil/Ubuntu Data/Codigos/LVDS2//scriptimg2ram/image.mem\".
WARNING:HDLCompiler:1127 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 50: Assignment to clkprueba ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 58: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 59: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <DCM_SP(CLKIN_PERIOD=20,CLKFX_MULTIPLY=7,CLKFX_DIVIDE=5)>.
WARNING:HDLCompiler:1127 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 75: Assignment to clk_lckd ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <video_lvds>.

Elaborating module <OBUFDS(IOSTANDARD="BLVDS_25")>.
WARNING:HDLCompiler:1016 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/lvds_clockgen.v" Line 57: Port PRE is not connected to this instance

Elaborating module <lvds_clockgen>.

Elaborating module <DCM_SP(CLKIN_PERIOD="15.625",DESKEW_ADJUST="0",CLKFX_MULTIPLY=7,CLKFX_DIVIDE=2)>.

Elaborating module <FDP>.

Elaborating module <serializer>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE")>.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v" Line 64: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v" Line 83: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 122: Result of 32-bit expression is truncated to fit in 31-bit target.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 141: Result of 32-bit expression is truncated to fit in 31-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LVDS_test>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v".
        Cont32 = 30'b000000000000000111010100101111
        Cont22 = 30'b000000000000000111010100101110
        Cont12 = 30'b000000000000000111010100101101
        ScreenX = 1366
        ScreenY = 768
        BlankingVertical = 12
        BlankingHorizontal = 50
        tm = 4095
WARNING:Xst:2999 - Signal 'ram', unconnected in block 'LVDS_test', is tied to its initial value.
    Found 11-bit register for signal <ContadorY>.
    Found 8-bit register for signal <Red>.
    Found 8-bit register for signal <Green>.
    Found 8-bit register for signal <Blue>.
    Found 31-bit register for signal <Contador>.
    Found 1-bit register for signal <led>.
    Found 8-bit register for signal <Rimg>.
    Found 8-bit register for signal <Gimg>.
    Found 8-bit register for signal <Bimg>.
    Found 31-bit register for signal <Cont1>.
    Found 11-bit register for signal <ContadorX>.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_1_OUT> created at line 52.
    Found 12-bit adder for signal <n0113[11:0]> created at line 58.
    Found 12-bit adder for signal <n0115[11:0]> created at line 59.
    Found 31-bit adder for signal <Contador[30]_GND_1_o_add_37_OUT> created at line 122.
    Found 32-bit adder for signal <n0090> created at line 136.
    Found 32-bit adder for signal <n0092> created at line 137.
    Found 31-bit adder for signal <Cont1[30]_GND_1_o_add_53_OUT> created at line 141.
    Found 31x2-bit multiplier for signal <n0088> created at line 135.
    Found 4096x8-bit dual-port Read Only RAM <Mram_ram> for signal <ram>.
    Found 11-bit comparator greater for signal <GND_1_o_ContadorY[10]_LessThan_6_o> created at line 53
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_7_o> created at line 53
    Found 11-bit comparator greater for signal <ContadorX[10]_PWR_1_o_LessThan_9_o> created at line 54
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_10_o> created at line 54
    Found 11-bit comparator greater for signal <GND_1_o_ContadorX[10]_LessThan_24_o> created at line 104
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_25_o> created at line 104
    Found 11-bit comparator greater for signal <GND_1_o_ContadorY[10]_LessThan_26_o> created at line 108
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_27_o> created at line 108
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_43_o> created at line 134
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_44_o> created at line 134
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <LVDS_test> synthesized.

Synthesizing Unit <video_lvds>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/video_lvds.v".
WARNING:Xst:647 - Input <Red<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Green<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Blue<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <video_lvds> synthesized.

Synthesizing Unit <lvds_clockgen>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/lvds_clockgen.v".
    Summary:
	no macro.
Unit <lvds_clockgen> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v".
    Found 3-bit register for signal <outcount>.
    Found 2-bit register for signal <shiftdata>.
    Found 14-bit register for signal <n0019>.
    Found 1-bit register for signal <datacount>.
    Found 1-bit register for signal <DataInBuffer>.
    Found 1-bit register for signal <SendOK>.
    Found 1-bit adder for signal <datacount_PWR_10_o_add_1_OUT<0>> created at line 64.
    Found 3-bit adder for signal <outcount[2]_GND_9_o_add_8_OUT> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x8-bit dual-port Read Only RAM                    : 1
 4096x8-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 1
 31x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 15
 1-bit adder                                           : 4
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 3-bit adder                                           : 4
 31-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 35
 1-bit register                                        : 13
 11-bit register                                       : 2
 14-bit register                                       : 4
 2-bit register                                        : 4
 3-bit register                                        : 4
 31-bit register                                       : 2
 8-bit register                                        : 6
# Comparators                                          : 10
 11-bit comparator greater                             : 10
# Multiplexers                                         : 40
 2-bit 2-to-1 multiplexer                              : 24
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Red_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Red_7> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Green_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Green_7> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Blue_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Blue_7> of sequential type is unconnected in block <LVDS_test>.

Synthesizing (advanced) Unit <LVDS_test>.
The following registers are absorbed into counter <Contador>: 1 register on signal <Contador>.
The following registers are absorbed into counter <Cont1>: 1 register on signal <Cont1>.
The following registers are absorbed into counter <ContadorX>: 1 register on signal <ContadorX>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <Rimg> <Gimg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk6x>         | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0088>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Rimg>          |          |
    |     dorstA         | connected to internal node          | low      |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk6x>         | rise     |
    |     addrB          | connected to signal <n0090>         |          |
    |     doB            | connected to signal <Gimg>          |          |
    |     dorstB         | connected to internal node          | low      |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram1> will be implemented as a BLOCK RAM, absorbing the following register(s): <Bimg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk6x>         | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0092>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Bimg>          |          |
    |     dorstA         | connected to internal node          | low      |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <LVDS_test> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <outcount>: 1 register on signal <outcount>.
The following registers are absorbed into counter <datacount>: 1 register on signal <datacount>.
Unit <serializer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x8-bit dual-port block Read Only RAM              : 1
 4096x8-bit single-port block Read Only RAM            : 1
# Multipliers                                          : 1
 31x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 3
 12-bit subtractor                                     : 1
# Counters                                             : 11
 1-bit up counter                                      : 4
 11-bit up counter                                     : 1
 3-bit up counter                                      : 4
 31-bit up counter                                     : 2
# Registers                                            : 109
 Flip-Flops                                            : 109
# Comparators                                          : 10
 11-bit comparator greater                             : 10
# Multiplexers                                         : 100
 1-bit 2-to-1 multiplexer                              : 88
 2-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LVDS_test> ...

Optimizing unit <video_lvds> ...

Optimizing unit <serializer> ...
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_11> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_10> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_9> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_4> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_3> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_2> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Red_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Red_7> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Green_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Green_7> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Blue_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Blue_7> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:1293 - FF/Latch <Contador_27> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Contador_28> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Contador_29> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Contador_30> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/datacount> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/datacount> <videoencoder/channel2_ser/datacount> <videoencoder/channel1_ser/datacount> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_8> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/clockgenerator/lvdsclkman/buffer_0_13> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_0> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/outcount_0> <videoencoder/channel2_ser/outcount_0> <videoencoder/channel1_ser/outcount_0> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_1> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/outcount_1> <videoencoder/channel2_ser/outcount_1> <videoencoder/channel1_ser/outcount_1> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_2> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/outcount_2> <videoencoder/channel2_ser/outcount_2> <videoencoder/channel1_ser/outcount_2> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/DataInBuffer> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/DataInBuffer> <videoencoder/channel2_ser/DataInBuffer> <videoencoder/channel1_ser/DataInBuffer> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/SendOK> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/SendOK> <videoencoder/channel2_ser/SendOK> <videoencoder/channel1_ser/SendOK> 
Found area constraint ratio of 100 (+ 0) on block LVDS_test, actual ratio is 14.
FlipFlop led has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 164
 Flip-Flops                                            : 164

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 518
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 98
#      LUT2                        : 44
#      LUT3                        : 60
#      LUT4                        : 2
#      LUT5                        : 8
#      LUT6                        : 35
#      MUXCY                       : 118
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 126
# FlipFlops/Latches                : 168
#      FD                          : 20
#      FDC                         : 55
#      FDCE                        : 8
#      FDE                         : 11
#      FDR                         : 33
#      FDRE                        : 31
#      FDS                         : 6
#      ODDR2                       : 4
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 6
#      IBUFG                       : 1
#      OBUF                        : 1
#      OBUFDS                      : 4
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             167  out of   4800     3%  
 Number of Slice LUTs:                  266  out of   2400    11%  
    Number used as Logic:               266  out of   2400    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    272
   Number with an unused Flip Flop:     105  out of    272    38%  
   Number with an unused LUT:             6  out of    272     2%  
   Number of fully used LUT-FF pairs:   161  out of    272    59%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     12    33%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | DCM_SP:CLKFX+DCM_SP:CLK0    | 156   |
clk                                | DCM_SP:CLKFX+DCM_SP:CLKFX   | 16    |
clk                                | DCM_SP:CLKFX+DCM_SP:CLKFX180| 4     |
-----------------------------------+-----------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 16.606ns (Maximum Frequency: 60.219MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.606ns (frequency: 60.219MHz)
  Total number of paths / destination ports: 9437 / 431
-------------------------------------------------------------------------
Delay:               3.389ns (Levels of Logic = 1)
  Source:            videoencoder/clockgenerator/lvdsclkman/outcount_0 (FF)
  Destination:       videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Source Clock:      clk rising 4.9X
  Destination Clock: clk rising 4.9X

  Data Path: videoencoder/clockgenerator/lvdsclkman/outcount_0 to videoencoder/clockgenerator/lvdsclkman/shiftdata_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.525   1.369  videoencoder/clockgenerator/lvdsclkman/outcount_0 (videoencoder/clockgenerator/lvdsclkman/outcount_0)
     LUT4:I2->O            8   0.250   0.943  videoencoder/clockgenerator/lvdsclkman/_n0067_inv1 (videoencoder/clockgenerator/lvdsclkman/_n0067_inv)
     FDCE:CE                   0.302          videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    ----------------------------------------
    Total                      3.389ns (1.077ns logic, 2.312ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            led_1 (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising 1.4X

  Data Path: led_1 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  led_1 (led_1)
     OBUF:I->O                 2.912          led_OBUF (led)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.326|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.84 secs
 
--> 


Total memory usage is 387668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    9 (   0 filtered)

