{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559286069396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559286069400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:01:09 2019 " "Processing started: Fri May 31 16:01:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559286069400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559286069400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559286069400 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "regclk.qip " "Tcl Script File regclk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE regclk.qip " "set_global_assignment -name QIP_FILE regclk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559286069479 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1559286069479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1559286069653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_100c_slow.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_100c_slow.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286070304 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_-40c_slow.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_-40c_slow.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286070474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_min_1200mv_-40c_fast.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_min_1200mv_-40c_fast.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286070656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286070820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_100c_v_slow.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_100c_v_slow.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286070958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_-40c_v_slow.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_-40c_v_slow.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286071093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_min_1200mv_-40c_v_fast.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_min_1200mv_-40c_v_fast.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286071229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_v.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_v.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559286071365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559286072091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:01:12 2019 " "Processing ended: Fri May 31 16:01:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559286072091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559286072091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559286072091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559286072091 ""}
