design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/openlane/designs/aluVHDL,aluVHDL,RUN_2023.04.24_19.45.21,flow completed,0h3m54s0ms,0h3m8s0ms,-2.0,0.04,-1,20.19,568.54,-1,0,0,0,0,0,0,0,0,0,-1,-1,23029,5830,-0.26,-0.03,-0.17,-0.2,-1,-0.26,-0.03,-0.17,-0.2,-1,16935504.0,0.0,16.5,17.62,3.9,2.64,0.0,6345,6541,10,206,0,0,0,6343,124,0,81,443,548,946,192,882,20,8,64,130,469,0,599,33680.2304,0.000116,0.000165,3.4e-06,0.000141,0.00021,7.18e-09,0.000157,0.000248,9.81e-09,11.2,11.0,90.9090909090909,10.0,AREA 3,5,50,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4,3
