Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 23:01:56 2024
| Host         : gskang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clock1/reg_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clock6p25m/reg_clock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dis/clock1k/reg_clock_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: screen4/clock1k/reg_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 379 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.417        0.000                      0                  364        0.181        0.000                      0                  364        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.417        0.000                      0                  364        0.181        0.000                      0                  364        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.766ns (19.150%)  route 3.234ns (80.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.188     9.085    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.766ns (19.150%)  route 3.234ns (80.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.188     9.085    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.766ns (19.150%)  route 3.234ns (80.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.188     9.085    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.766ns (19.150%)  route 3.234ns (80.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.188     9.085    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.766ns (19.836%)  route 3.096ns (80.164%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.049     8.947    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.766ns (19.836%)  route 3.096ns (80.164%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.049     8.947    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.766ns (19.836%)  route 3.096ns (80.164%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.049     8.947    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clock1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.766ns (19.836%)  route 3.096ns (80.164%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.564     5.085    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock1/count_reg[23]/Q
                         net (fo=2, routed)           1.105     6.708    clock1/count_reg[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  clock1/count[0]_i_7__2/O
                         net (fo=1, routed)           0.941     7.773    clock1/count[0]_i_7__2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.897 r  clock1/count[0]_i_1__1/O
                         net (fo=33, routed)          1.049     8.947    clock1/count[0]_i_1__1_n_0
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    14.786    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clock1/count_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 dis/clock1k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clock1k/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.534ns (42.306%)  route 2.092ns (57.694%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.627     5.148    dis/clock1k/CLOCK_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  dis/clock1k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  dis/clock1k/count_reg[3]/Q
                         net (fo=2, routed)           1.101     6.767    dis/clock1k/count_reg[3]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.891 r  dis/clock1k/count[0]_i_15/O
                         net (fo=1, routed)           0.000     6.891    dis/clock1k/count[0]_i_15_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  dis/clock1k/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.441    dis/clock1k/count_reg[0]_i_8_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  dis/clock1k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.555    dis/clock1k/count_reg[0]_i_3_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.783 r  dis/clock1k/count_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.991     8.774    dis/clock1k/clear
    SLICE_X64Y18         FDRE                                         r  dis/clock1k/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    dis/clock1k/CLOCK_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  dis/clock1k/count_reg[0]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.713    14.400    dis/clock1k/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 dis/clock1k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clock1k/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.534ns (42.306%)  route 2.092ns (57.694%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.627     5.148    dis/clock1k/CLOCK_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  dis/clock1k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  dis/clock1k/count_reg[3]/Q
                         net (fo=2, routed)           1.101     6.767    dis/clock1k/count_reg[3]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.891 r  dis/clock1k/count[0]_i_15/O
                         net (fo=1, routed)           0.000     6.891    dis/clock1k/count[0]_i_15_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  dis/clock1k/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.441    dis/clock1k/count_reg[0]_i_8_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  dis/clock1k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.555    dis/clock1k/count_reg[0]_i_3_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.783 r  dis/clock1k/count_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.991     8.774    dis/clock1k/clear
    SLICE_X64Y18         FDRE                                         r  dis/clock1k/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    dis/clock1k/CLOCK_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  dis/clock1k/count_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.713    14.400    dis/clock1k/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FSM_sequential_screen_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_screen_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.150%)  route 0.080ns (32.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.585     1.468    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  FSM_sequential_screen_state_reg[2]/Q
                         net (fo=9, routed)           0.080     1.712    screen_state[2]
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.063     1.531    FSM_sequential_screen_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FSM_sequential_screen_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_screen_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.150%)  route 0.080ns (32.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.585     1.468    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  FSM_sequential_screen_state_reg[1]/Q
                         net (fo=9, routed)           0.080     1.712    screen_state[1]
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.052     1.520    FSM_sequential_screen_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_sequential_screen_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_screen_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.657%)  route 0.188ns (53.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.585     1.468    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  FSM_sequential_screen_state_reg[0]/Q
                         net (fo=9, routed)           0.188     1.820    screen_state[0]
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  FSM_sequential_screen_state_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.090     1.558    FSM_sequential_screen_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock1/reg_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    clock1/CLOCK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock1/reg_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock1/reg_clock_reg/Q
                         net (fo=2, routed)           0.168     1.754    clock1/reg_clock_reg_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  clock1/reg_clock_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    clock1/reg_clock_i_1__2_n_0
    SLICE_X35Y46         FDRE                                         r  clock1/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock1/reg_clock_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    clock1/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 screen4/clock1/reg_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen4/clock1/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.585     1.468    screen4/clock1/CLOCK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  screen4/clock1/reg_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  screen4/clock1/reg_clock_reg/Q
                         net (fo=2, routed)           0.168     1.777    screen4/clock1/clk1
    SLICE_X1Y22          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  screen4/clock1/reg_clock_i_1__3/O
                         net (fo=1, routed)           0.000     1.822    screen4/clock1/reg_clock_i_1__3_n_0
    SLICE_X1Y22          FDRE                                         r  screen4/clock1/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.853     1.980    screen4/clock1/CLOCK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  screen4/clock1/reg_clock_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091     1.559    screen4/clock1/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clock1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clock1/count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.735    clock1/count_reg[18]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  clock1/count_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.845    clock1/count_reg[16]_i_1__2_n_5
    SLICE_X34Y45         FDRE                                         r  clock1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clock1/count_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    clock1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clock1/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.735    clock1/count_reg[22]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  clock1/count_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.845    clock1/count_reg[20]_i_1__2_n_5
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock1/count_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    clock1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.563     1.446    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clock1/count_reg[30]/Q
                         net (fo=2, routed)           0.125     1.736    clock1/count_reg[30]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clock1/count_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.846    clock1/count_reg[28]_i_1__2_n_5
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.832     1.959    clock1/CLOCK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clock1/count_reg[30]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    clock1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dis/clock1k/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clock1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.585     1.468    dis/clock1k/CLOCK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  dis/clock1k/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  dis/clock1k/count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.758    dis/clock1k/count_reg[18]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  dis/clock1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    dis/clock1k/count_reg[16]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  dis/clock1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.853     1.980    dis/clock1k/CLOCK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  dis/clock1k/count_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    dis/clock1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 screen4/clock1k/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen4/clock1k/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.563     1.446    screen4/clock1k/CLOCK_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  screen4/clock1k/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  screen4/clock1k/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    screen4/clock1k/count_reg[10]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  screen4/clock1k/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.846    screen4/clock1k/count_reg[8]_i_1__1_n_5
    SLICE_X38Y43         FDRE                                         r  screen4/clock1k/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.832     1.959    screen4/clock1k/CLOCK_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  screen4/clock1k/count_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134     1.580    screen4/clock1k/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    screen4/oled_data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    screen4/oled_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    screen4/oled_data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    screen4/oled_data_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y21    FSM_sequential_screen_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y21    FSM_sequential_screen_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y21    FSM_sequential_screen_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y46   screen4/clock1k/count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y46   screen4/clock1k/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   screen4/clock1k/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   screen4/clock1k/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   screen4/clock1k/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   screen4/clock1k/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   screen4/clock1k/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   screen4/clock1k/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   screen4/clock1k/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y48   screen4/clock1k/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y48   screen4/clock1k/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y48   screen4/clock1k/count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   clock6p25m/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   clock6p25m/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   clock6p25m/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   clock6p25m/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37   clock6p25m/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37   clock6p25m/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37   clock6p25m/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37   clock6p25m/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35   clock6p25m/reg_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y22   dis/clock1k/count_reg[16]/C



