/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_B00
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 2
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LCD */
.set LCD_LCDPort__0__DM__MASK, 0x38
.set LCD_LCDPort__0__DM__SHIFT, 3
.set LCD_LCDPort__0__DR, CYREG_PRT2_DR
.set LCD_LCDPort__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__0__HSIOM_MASK, 0x000000F0
.set LCD_LCDPort__0__HSIOM_SHIFT, 4
.set LCD_LCDPort__0__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__0__MASK, 0x02
.set LCD_LCDPort__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC
.set LCD_LCDPort__0__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__PS, CYREG_PRT2_PS
.set LCD_LCDPort__0__SHIFT, 1
.set LCD_LCDPort__1__DM__MASK, 0x1C0
.set LCD_LCDPort__1__DM__SHIFT, 6
.set LCD_LCDPort__1__DR, CYREG_PRT2_DR
.set LCD_LCDPort__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__1__HSIOM_MASK, 0x00000F00
.set LCD_LCDPort__1__HSIOM_SHIFT, 8
.set LCD_LCDPort__1__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__1__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__1__MASK, 0x04
.set LCD_LCDPort__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC
.set LCD_LCDPort__1__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__PS, CYREG_PRT2_PS
.set LCD_LCDPort__1__SHIFT, 2
.set LCD_LCDPort__2__DM__MASK, 0xE00
.set LCD_LCDPort__2__DM__SHIFT, 9
.set LCD_LCDPort__2__DR, CYREG_PRT2_DR
.set LCD_LCDPort__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__2__HSIOM_MASK, 0x0000F000
.set LCD_LCDPort__2__HSIOM_SHIFT, 12
.set LCD_LCDPort__2__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__2__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__2__MASK, 0x08
.set LCD_LCDPort__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC
.set LCD_LCDPort__2__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__PS, CYREG_PRT2_PS
.set LCD_LCDPort__2__SHIFT, 3
.set LCD_LCDPort__3__DM__MASK, 0x7000
.set LCD_LCDPort__3__DM__SHIFT, 12
.set LCD_LCDPort__3__DR, CYREG_PRT2_DR
.set LCD_LCDPort__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__3__HSIOM_MASK, 0x000F0000
.set LCD_LCDPort__3__HSIOM_SHIFT, 16
.set LCD_LCDPort__3__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__3__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__3__MASK, 0x10
.set LCD_LCDPort__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC
.set LCD_LCDPort__3__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__PS, CYREG_PRT2_PS
.set LCD_LCDPort__3__SHIFT, 4
.set LCD_LCDPort__4__DM__MASK, 0x38000
.set LCD_LCDPort__4__DM__SHIFT, 15
.set LCD_LCDPort__4__DR, CYREG_PRT2_DR
.set LCD_LCDPort__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__4__HSIOM_MASK, 0x00F00000
.set LCD_LCDPort__4__HSIOM_SHIFT, 20
.set LCD_LCDPort__4__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__4__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__4__MASK, 0x20
.set LCD_LCDPort__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC
.set LCD_LCDPort__4__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__PS, CYREG_PRT2_PS
.set LCD_LCDPort__4__SHIFT, 5
.set LCD_LCDPort__5__DM__MASK, 0x1C0000
.set LCD_LCDPort__5__DM__SHIFT, 18
.set LCD_LCDPort__5__DR, CYREG_PRT2_DR
.set LCD_LCDPort__5__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__5__HSIOM_MASK, 0x0F000000
.set LCD_LCDPort__5__HSIOM_SHIFT, 24
.set LCD_LCDPort__5__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__5__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__5__MASK, 0x40
.set LCD_LCDPort__5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC
.set LCD_LCDPort__5__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__PS, CYREG_PRT2_PS
.set LCD_LCDPort__5__SHIFT, 6
.set LCD_LCDPort__6__DM__MASK, 0xE00000
.set LCD_LCDPort__6__DM__SHIFT, 21
.set LCD_LCDPort__6__DR, CYREG_PRT2_DR
.set LCD_LCDPort__6__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__6__HSIOM_MASK, 0xF0000000
.set LCD_LCDPort__6__HSIOM_SHIFT, 28
.set LCD_LCDPort__6__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__6__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__6__MASK, 0x80
.set LCD_LCDPort__6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC
.set LCD_LCDPort__6__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__PS, CYREG_PRT2_PS
.set LCD_LCDPort__6__SHIFT, 7
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INTCFG, CYREG_PRT2_INTCFG
.set LCD_LCDPort__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_LCDPort__MASK, 0xFE
.set LCD_LCDPort__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__PC, CYREG_PRT2_PC
.set LCD_LCDPort__PC2, CYREG_PRT2_PC2
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 1

/* LED */
.set LED_AWAKE__0__DM__MASK, 0x38
.set LED_AWAKE__0__DM__SHIFT, 3
.set LED_AWAKE__0__DR, CYREG_PRT0_DR
.set LED_AWAKE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_AWAKE__0__HSIOM_MASK, 0x000000F0
.set LED_AWAKE__0__HSIOM_SHIFT, 4
.set LED_AWAKE__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_AWAKE__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_AWAKE__0__MASK, 0x02
.set LED_AWAKE__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_AWAKE__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_AWAKE__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_AWAKE__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_AWAKE__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_AWAKE__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_AWAKE__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_AWAKE__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_AWAKE__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_AWAKE__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_AWAKE__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_AWAKE__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_AWAKE__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_AWAKE__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_AWAKE__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_AWAKE__0__PC, CYREG_PRT0_PC
.set LED_AWAKE__0__PC2, CYREG_PRT0_PC2
.set LED_AWAKE__0__PORT, 0
.set LED_AWAKE__0__PS, CYREG_PRT0_PS
.set LED_AWAKE__0__SHIFT, 1
.set LED_AWAKE__DR, CYREG_PRT0_DR
.set LED_AWAKE__INTCFG, CYREG_PRT0_INTCFG
.set LED_AWAKE__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_AWAKE__MASK, 0x02
.set LED_AWAKE__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_AWAKE__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_AWAKE__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_AWAKE__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_AWAKE__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_AWAKE__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_AWAKE__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_AWAKE__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_AWAKE__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_AWAKE__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_AWAKE__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_AWAKE__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_AWAKE__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_AWAKE__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_AWAKE__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_AWAKE__PC, CYREG_PRT0_PC
.set LED_AWAKE__PC2, CYREG_PRT0_PC2
.set LED_AWAKE__PORT, 0
.set LED_AWAKE__PS, CYREG_PRT0_PS
.set LED_AWAKE__SHIFT, 1
.set LED_B__0__DM__MASK, 0xE00
.set LED_B__0__DM__SHIFT, 9
.set LED_B__0__DR, CYREG_PRT0_DR
.set LED_B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_B__0__HSIOM_MASK, 0x0000F000
.set LED_B__0__HSIOM_SHIFT, 12
.set LED_B__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_B__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_B__0__MASK, 0x08
.set LED_B__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED_B__0__OUT_SEL_SHIFT, 6
.set LED_B__0__OUT_SEL_VAL, 2
.set LED_B__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_B__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_B__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_B__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_B__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_B__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_B__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_B__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_B__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_B__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_B__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_B__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_B__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_B__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_B__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_B__0__PC, CYREG_PRT0_PC
.set LED_B__0__PC2, CYREG_PRT0_PC2
.set LED_B__0__PORT, 0
.set LED_B__0__PS, CYREG_PRT0_PS
.set LED_B__0__SHIFT, 3
.set LED_B__DR, CYREG_PRT0_DR
.set LED_B__INTCFG, CYREG_PRT0_INTCFG
.set LED_B__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_B__MASK, 0x08
.set LED_B__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_B__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_B__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_B__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_B__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_B__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_B__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_B__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_B__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_B__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_B__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_B__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_B__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_B__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_B__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_B__PC, CYREG_PRT0_PC
.set LED_B__PC2, CYREG_PRT0_PC2
.set LED_B__PORT, 0
.set LED_B__PS, CYREG_PRT0_PS
.set LED_B__SHIFT, 3
.set LED_G__0__DM__MASK, 0x1C0
.set LED_G__0__DM__SHIFT, 6
.set LED_G__0__DR, CYREG_PRT0_DR
.set LED_G__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_G__0__HSIOM_MASK, 0x00000F00
.set LED_G__0__HSIOM_SHIFT, 8
.set LED_G__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_G__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_G__0__MASK, 0x04
.set LED_G__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED_G__0__OUT_SEL_SHIFT, 4
.set LED_G__0__OUT_SEL_VAL, 1
.set LED_G__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_G__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_G__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_G__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_G__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_G__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_G__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_G__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_G__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_G__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_G__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_G__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_G__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_G__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_G__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_G__0__PC, CYREG_PRT0_PC
.set LED_G__0__PC2, CYREG_PRT0_PC2
.set LED_G__0__PORT, 0
.set LED_G__0__PS, CYREG_PRT0_PS
.set LED_G__0__SHIFT, 2
.set LED_G__DR, CYREG_PRT0_DR
.set LED_G__INTCFG, CYREG_PRT0_INTCFG
.set LED_G__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_G__MASK, 0x04
.set LED_G__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_G__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_G__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_G__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_G__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_G__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_G__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_G__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_G__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_G__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_G__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_G__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_G__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_G__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_G__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_G__PC, CYREG_PRT0_PC
.set LED_G__PC2, CYREG_PRT0_PC2
.set LED_G__PORT, 0
.set LED_G__PS, CYREG_PRT0_PS
.set LED_G__SHIFT, 2
.set LED_R__0__DM__MASK, 0x1C0000
.set LED_R__0__DM__SHIFT, 18
.set LED_R__0__DR, CYREG_PRT1_DR
.set LED_R__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_R__0__HSIOM_MASK, 0x0F000000
.set LED_R__0__HSIOM_SHIFT, 24
.set LED_R__0__INTCFG, CYREG_PRT1_INTCFG
.set LED_R__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_R__0__MASK, 0x40
.set LED_R__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED_R__0__OUT_SEL_SHIFT, 12
.set LED_R__0__OUT_SEL_VAL, 2
.set LED_R__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_R__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_R__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_R__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_R__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_R__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_R__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_R__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_R__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_R__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_R__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_R__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_R__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_R__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_R__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_R__0__PC, CYREG_PRT1_PC
.set LED_R__0__PC2, CYREG_PRT1_PC2
.set LED_R__0__PORT, 1
.set LED_R__0__PS, CYREG_PRT1_PS
.set LED_R__0__SHIFT, 6
.set LED_R__DR, CYREG_PRT1_DR
.set LED_R__INTCFG, CYREG_PRT1_INTCFG
.set LED_R__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_R__MASK, 0x40
.set LED_R__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_R__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_R__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_R__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_R__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_R__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_R__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_R__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_R__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_R__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_R__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_R__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_R__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_R__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_R__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_R__PC, CYREG_PRT1_PC
.set LED_R__PC2, CYREG_PRT1_PC2
.set LED_R__PORT, 1
.set LED_R__PS, CYREG_PRT1_PS
.set LED_R__SHIFT, 6

/* LED1 */
.set LED1__0__DM__MASK, 0x07
.set LED1__0__DM__SHIFT, 0
.set LED1__0__DR, CYREG_PRT1_DR
.set LED1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED1__0__HSIOM_MASK, 0x0000000F
.set LED1__0__HSIOM_SHIFT, 0
.set LED1__0__INTCFG, CYREG_PRT1_INTCFG
.set LED1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED1__0__MASK, 0x01
.set LED1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED1__0__OUT_SEL_SHIFT, 0
.set LED1__0__OUT_SEL_VAL, 3
.set LED1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED1__0__PC, CYREG_PRT1_PC
.set LED1__0__PC2, CYREG_PRT1_PC2
.set LED1__0__PORT, 1
.set LED1__0__PS, CYREG_PRT1_PS
.set LED1__0__SHIFT, 0
.set LED1__DR, CYREG_PRT1_DR
.set LED1__INTCFG, CYREG_PRT1_INTCFG
.set LED1__INTSTAT, CYREG_PRT1_INTSTAT
.set LED1__MASK, 0x01
.set LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED1__PC, CYREG_PRT1_PC
.set LED1__PC2, CYREG_PRT1_PC2
.set LED1__PORT, 1
.set LED1__PS, CYREG_PRT1_PS
.set LED1__SHIFT, 0

/* LED2 */
.set LED2__0__DM__MASK, 0x07
.set LED2__0__DM__SHIFT, 0
.set LED2__0__DR, CYREG_PRT0_DR
.set LED2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED2__0__HSIOM_MASK, 0x0000000F
.set LED2__0__HSIOM_SHIFT, 0
.set LED2__0__INTCFG, CYREG_PRT0_INTCFG
.set LED2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED2__0__MASK, 0x01
.set LED2__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED2__0__OUT_SEL_SHIFT, 0
.set LED2__0__OUT_SEL_VAL, 0
.set LED2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED2__0__PC, CYREG_PRT0_PC
.set LED2__0__PC2, CYREG_PRT0_PC2
.set LED2__0__PORT, 0
.set LED2__0__PS, CYREG_PRT0_PS
.set LED2__0__SHIFT, 0
.set LED2__DR, CYREG_PRT0_DR
.set LED2__INTCFG, CYREG_PRT0_INTCFG
.set LED2__INTSTAT, CYREG_PRT0_INTSTAT
.set LED2__MASK, 0x01
.set LED2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED2__PC, CYREG_PRT0_PC
.set LED2__PC2, CYREG_PRT0_PC2
.set LED2__PORT, 0
.set LED2__PS, CYREG_PRT0_PS
.set LED2__SHIFT, 0

/* LED3 */
.set LED3__0__DM__MASK, 0xE00000
.set LED3__0__DM__SHIFT, 21
.set LED3__0__DR, CYREG_PRT3_DR
.set LED3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED3__0__HSIOM_MASK, 0xF0000000
.set LED3__0__HSIOM_SHIFT, 28
.set LED3__0__INTCFG, CYREG_PRT3_INTCFG
.set LED3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set LED3__0__MASK, 0x80
.set LED3__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED3__0__OUT_SEL_SHIFT, 14
.set LED3__0__OUT_SEL_VAL, 0
.set LED3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED3__0__PC, CYREG_PRT3_PC
.set LED3__0__PC2, CYREG_PRT3_PC2
.set LED3__0__PORT, 3
.set LED3__0__PS, CYREG_PRT3_PS
.set LED3__0__SHIFT, 7
.set LED3__DR, CYREG_PRT3_DR
.set LED3__INTCFG, CYREG_PRT3_INTCFG
.set LED3__INTSTAT, CYREG_PRT3_INTSTAT
.set LED3__MASK, 0x80
.set LED3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED3__PC, CYREG_PRT3_PC
.set LED3__PC2, CYREG_PRT3_PC2
.set LED3__PORT, 3
.set LED3__PS, CYREG_PRT3_PS
.set LED3__SHIFT, 7

/* LED4 */
.set LED4__0__DM__MASK, 0x38000
.set LED4__0__DM__SHIFT, 15
.set LED4__0__DR, CYREG_PRT0_DR
.set LED4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED4__0__HSIOM_MASK, 0x00F00000
.set LED4__0__HSIOM_SHIFT, 20
.set LED4__0__INTCFG, CYREG_PRT0_INTCFG
.set LED4__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED4__0__MASK, 0x20
.set LED4__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED4__0__OUT_SEL_SHIFT, 10
.set LED4__0__OUT_SEL_VAL, 2
.set LED4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED4__0__PC, CYREG_PRT0_PC
.set LED4__0__PC2, CYREG_PRT0_PC2
.set LED4__0__PORT, 0
.set LED4__0__PS, CYREG_PRT0_PS
.set LED4__0__SHIFT, 5
.set LED4__DR, CYREG_PRT0_DR
.set LED4__INTCFG, CYREG_PRT0_INTCFG
.set LED4__INTSTAT, CYREG_PRT0_INTSTAT
.set LED4__MASK, 0x20
.set LED4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED4__PC, CYREG_PRT0_PC
.set LED4__PC2, CYREG_PRT0_PC2
.set LED4__PORT, 0
.set LED4__PS, CYREG_PRT0_PS
.set LED4__SHIFT, 5

/* Cheat */
.set Cheat__0__DM__MASK, 0xE00000
.set Cheat__0__DM__SHIFT, 21
.set Cheat__0__DR, CYREG_PRT0_DR
.set Cheat__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Cheat__0__HSIOM_MASK, 0xF0000000
.set Cheat__0__HSIOM_SHIFT, 28
.set Cheat__0__INTCFG, CYREG_PRT0_INTCFG
.set Cheat__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Cheat__0__MASK, 0x80
.set Cheat__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Cheat__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Cheat__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Cheat__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Cheat__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Cheat__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Cheat__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Cheat__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Cheat__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Cheat__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Cheat__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Cheat__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Cheat__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Cheat__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Cheat__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Cheat__0__PC, CYREG_PRT0_PC
.set Cheat__0__PC2, CYREG_PRT0_PC2
.set Cheat__0__PORT, 0
.set Cheat__0__PS, CYREG_PRT0_PS
.set Cheat__0__SHIFT, 7
.set Cheat__DR, CYREG_PRT0_DR
.set Cheat__INTCFG, CYREG_PRT0_INTCFG
.set Cheat__INTSTAT, CYREG_PRT0_INTSTAT
.set Cheat__MASK, 0x80
.set Cheat__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Cheat__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Cheat__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Cheat__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Cheat__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Cheat__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Cheat__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Cheat__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Cheat__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Cheat__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Cheat__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Cheat__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Cheat__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Cheat__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Cheat__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Cheat__PC, CYREG_PRT0_PC
.set Cheat__PC2, CYREG_PRT0_PC2
.set Cheat__PORT, 0
.set Cheat__PS, CYREG_PRT0_PS
.set Cheat__SHIFT, 7

/* EZI2C */
.set EZI2C_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set EZI2C_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set EZI2C_SCB__CTRL, CYREG_SCB1_CTRL
.set EZI2C_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set EZI2C_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set EZI2C_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set EZI2C_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set EZI2C_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set EZI2C_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set EZI2C_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set EZI2C_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set EZI2C_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set EZI2C_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set EZI2C_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set EZI2C_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set EZI2C_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set EZI2C_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set EZI2C_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set EZI2C_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set EZI2C_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set EZI2C_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set EZI2C_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set EZI2C_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set EZI2C_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set EZI2C_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set EZI2C_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set EZI2C_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set EZI2C_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set EZI2C_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set EZI2C_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set EZI2C_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set EZI2C_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set EZI2C_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set EZI2C_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set EZI2C_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set EZI2C_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set EZI2C_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set EZI2C_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set EZI2C_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set EZI2C_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set EZI2C_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set EZI2C_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set EZI2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set EZI2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set EZI2C_SCB__INTR_M, CYREG_SCB1_INTR_M
.set EZI2C_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set EZI2C_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set EZI2C_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set EZI2C_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set EZI2C_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set EZI2C_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set EZI2C_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set EZI2C_SCB__INTR_S, CYREG_SCB1_INTR_S
.set EZI2C_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set EZI2C_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set EZI2C_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set EZI2C_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set EZI2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set EZI2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set EZI2C_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set EZI2C_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set EZI2C_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set EZI2C_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set EZI2C_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set EZI2C_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set EZI2C_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set EZI2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set EZI2C_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set EZI2C_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set EZI2C_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set EZI2C_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set EZI2C_SCB__SS0_POSISTION, 0
.set EZI2C_SCB__SS1_POSISTION, 1
.set EZI2C_SCB__SS2_POSISTION, 2
.set EZI2C_SCB__SS3_POSISTION, 3
.set EZI2C_SCB__STATUS, CYREG_SCB1_STATUS
.set EZI2C_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set EZI2C_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set EZI2C_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set EZI2C_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set EZI2C_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set EZI2C_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set EZI2C_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set EZI2C_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set EZI2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EZI2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EZI2C_SCB_IRQ__INTC_MASK, 0x800
.set EZI2C_SCB_IRQ__INTC_NUMBER, 11
.set EZI2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set EZI2C_SCB_IRQ__INTC_PRIOR_NUM, 1
.set EZI2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set EZI2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EZI2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set EZI2C_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set EZI2C_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set EZI2C_SCBCLK__ENABLE_MASK, 0x80000000
.set EZI2C_SCBCLK__MASK, 0x80000000
.set EZI2C_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00
.set EZI2C_scl__0__DM__MASK, 0x07
.set EZI2C_scl__0__DM__SHIFT, 0
.set EZI2C_scl__0__DR, CYREG_PRT3_DR
.set EZI2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EZI2C_scl__0__HSIOM_GPIO, 0
.set EZI2C_scl__0__HSIOM_I2C, 14
.set EZI2C_scl__0__HSIOM_I2C_SCL, 14
.set EZI2C_scl__0__HSIOM_MASK, 0x0000000F
.set EZI2C_scl__0__HSIOM_SHIFT, 0
.set EZI2C_scl__0__HSIOM_SPI, 15
.set EZI2C_scl__0__HSIOM_SPI_MOSI, 15
.set EZI2C_scl__0__HSIOM_UART, 9
.set EZI2C_scl__0__HSIOM_UART_RX, 9
.set EZI2C_scl__0__INTCFG, CYREG_PRT3_INTCFG
.set EZI2C_scl__0__INTSTAT, CYREG_PRT3_INTSTAT
.set EZI2C_scl__0__MASK, 0x01
.set EZI2C_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set EZI2C_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set EZI2C_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set EZI2C_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set EZI2C_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set EZI2C_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set EZI2C_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set EZI2C_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set EZI2C_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set EZI2C_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set EZI2C_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set EZI2C_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set EZI2C_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set EZI2C_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set EZI2C_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set EZI2C_scl__0__PC, CYREG_PRT3_PC
.set EZI2C_scl__0__PC2, CYREG_PRT3_PC2
.set EZI2C_scl__0__PORT, 3
.set EZI2C_scl__0__PS, CYREG_PRT3_PS
.set EZI2C_scl__0__SHIFT, 0
.set EZI2C_scl__DR, CYREG_PRT3_DR
.set EZI2C_scl__INTCFG, CYREG_PRT3_INTCFG
.set EZI2C_scl__INTSTAT, CYREG_PRT3_INTSTAT
.set EZI2C_scl__MASK, 0x01
.set EZI2C_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set EZI2C_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set EZI2C_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set EZI2C_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set EZI2C_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set EZI2C_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set EZI2C_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set EZI2C_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set EZI2C_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set EZI2C_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set EZI2C_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set EZI2C_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set EZI2C_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set EZI2C_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set EZI2C_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set EZI2C_scl__PC, CYREG_PRT3_PC
.set EZI2C_scl__PC2, CYREG_PRT3_PC2
.set EZI2C_scl__PORT, 3
.set EZI2C_scl__PS, CYREG_PRT3_PS
.set EZI2C_scl__SHIFT, 0
.set EZI2C_sda__0__DM__MASK, 0x38
.set EZI2C_sda__0__DM__SHIFT, 3
.set EZI2C_sda__0__DR, CYREG_PRT3_DR
.set EZI2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set EZI2C_sda__0__HSIOM_GPIO, 0
.set EZI2C_sda__0__HSIOM_I2C, 14
.set EZI2C_sda__0__HSIOM_I2C_SDA, 14
.set EZI2C_sda__0__HSIOM_MASK, 0x000000F0
.set EZI2C_sda__0__HSIOM_SHIFT, 4
.set EZI2C_sda__0__HSIOM_SPI, 15
.set EZI2C_sda__0__HSIOM_SPI_MISO, 15
.set EZI2C_sda__0__HSIOM_UART, 9
.set EZI2C_sda__0__HSIOM_UART_TX, 9
.set EZI2C_sda__0__INTCFG, CYREG_PRT3_INTCFG
.set EZI2C_sda__0__INTSTAT, CYREG_PRT3_INTSTAT
.set EZI2C_sda__0__MASK, 0x02
.set EZI2C_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set EZI2C_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set EZI2C_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set EZI2C_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set EZI2C_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set EZI2C_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set EZI2C_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set EZI2C_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set EZI2C_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set EZI2C_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set EZI2C_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set EZI2C_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set EZI2C_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set EZI2C_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set EZI2C_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set EZI2C_sda__0__PC, CYREG_PRT3_PC
.set EZI2C_sda__0__PC2, CYREG_PRT3_PC2
.set EZI2C_sda__0__PORT, 3
.set EZI2C_sda__0__PS, CYREG_PRT3_PS
.set EZI2C_sda__0__SHIFT, 1
.set EZI2C_sda__DR, CYREG_PRT3_DR
.set EZI2C_sda__INTCFG, CYREG_PRT3_INTCFG
.set EZI2C_sda__INTSTAT, CYREG_PRT3_INTSTAT
.set EZI2C_sda__MASK, 0x02
.set EZI2C_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set EZI2C_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set EZI2C_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set EZI2C_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set EZI2C_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set EZI2C_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set EZI2C_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set EZI2C_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set EZI2C_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set EZI2C_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set EZI2C_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set EZI2C_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set EZI2C_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set EZI2C_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set EZI2C_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set EZI2C_sda__PC, CYREG_PRT3_PC
.set EZI2C_sda__PC2, CYREG_PRT3_PC2
.set EZI2C_sda__PORT, 3
.set EZI2C_sda__PS, CYREG_PRT3_PS
.set EZI2C_sda__SHIFT, 1

/* BUZZER */
.set BUZZER__0__DM__MASK, 0x38000
.set BUZZER__0__DM__SHIFT, 15
.set BUZZER__0__DR, CYREG_PRT3_DR
.set BUZZER__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set BUZZER__0__HSIOM_MASK, 0x00F00000
.set BUZZER__0__HSIOM_SHIFT, 20
.set BUZZER__0__INTCFG, CYREG_PRT3_INTCFG
.set BUZZER__0__INTSTAT, CYREG_PRT3_INTSTAT
.set BUZZER__0__MASK, 0x20
.set BUZZER__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set BUZZER__0__OUT_SEL_SHIFT, 10
.set BUZZER__0__OUT_SEL_VAL, 3
.set BUZZER__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set BUZZER__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set BUZZER__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set BUZZER__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set BUZZER__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set BUZZER__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set BUZZER__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set BUZZER__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set BUZZER__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set BUZZER__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set BUZZER__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set BUZZER__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set BUZZER__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set BUZZER__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set BUZZER__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set BUZZER__0__PC, CYREG_PRT3_PC
.set BUZZER__0__PC2, CYREG_PRT3_PC2
.set BUZZER__0__PORT, 3
.set BUZZER__0__PS, CYREG_PRT3_PS
.set BUZZER__0__SHIFT, 5
.set BUZZER__DR, CYREG_PRT3_DR
.set BUZZER__INTCFG, CYREG_PRT3_INTCFG
.set BUZZER__INTSTAT, CYREG_PRT3_INTSTAT
.set BUZZER__MASK, 0x20
.set BUZZER__PA__CFG0, CYREG_UDB_PA3_CFG0
.set BUZZER__PA__CFG1, CYREG_UDB_PA3_CFG1
.set BUZZER__PA__CFG10, CYREG_UDB_PA3_CFG10
.set BUZZER__PA__CFG11, CYREG_UDB_PA3_CFG11
.set BUZZER__PA__CFG12, CYREG_UDB_PA3_CFG12
.set BUZZER__PA__CFG13, CYREG_UDB_PA3_CFG13
.set BUZZER__PA__CFG14, CYREG_UDB_PA3_CFG14
.set BUZZER__PA__CFG2, CYREG_UDB_PA3_CFG2
.set BUZZER__PA__CFG3, CYREG_UDB_PA3_CFG3
.set BUZZER__PA__CFG4, CYREG_UDB_PA3_CFG4
.set BUZZER__PA__CFG5, CYREG_UDB_PA3_CFG5
.set BUZZER__PA__CFG6, CYREG_UDB_PA3_CFG6
.set BUZZER__PA__CFG7, CYREG_UDB_PA3_CFG7
.set BUZZER__PA__CFG8, CYREG_UDB_PA3_CFG8
.set BUZZER__PA__CFG9, CYREG_UDB_PA3_CFG9
.set BUZZER__PC, CYREG_PRT3_PC
.set BUZZER__PC2, CYREG_PRT3_PC2
.set BUZZER__PORT, 3
.set BUZZER__PS, CYREG_PRT3_PS
.set BUZZER__SHIFT, 5

/* LEDreg */
.set LEDreg_Sync_ctrl_reg__0__MASK, 0x01
.set LEDreg_Sync_ctrl_reg__0__POS, 0
.set LEDreg_Sync_ctrl_reg__1__MASK, 0x02
.set LEDreg_Sync_ctrl_reg__1__POS, 1
.set LEDreg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set LEDreg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set LEDreg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set LEDreg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set LEDreg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set LEDreg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set LEDreg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set LEDreg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set LEDreg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set LEDreg_Sync_ctrl_reg__2__MASK, 0x04
.set LEDreg_Sync_ctrl_reg__2__POS, 2
.set LEDreg_Sync_ctrl_reg__3__MASK, 0x08
.set LEDreg_Sync_ctrl_reg__3__POS, 3
.set LEDreg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set LEDreg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set LEDreg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set LEDreg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set LEDreg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set LEDreg_Sync_ctrl_reg__MASK, 0x0F
.set LEDreg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set LEDreg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set LEDreg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* Button1 */
.set Button1__0__DM__MASK, 0x1C0000
.set Button1__0__DM__SHIFT, 18
.set Button1__0__DR, CYREG_PRT0_DR
.set Button1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Button1__0__HSIOM_MASK, 0x0F000000
.set Button1__0__HSIOM_SHIFT, 24
.set Button1__0__INTCFG, CYREG_PRT0_INTCFG
.set Button1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Button1__0__MASK, 0x40
.set Button1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button1__0__PC, CYREG_PRT0_PC
.set Button1__0__PC2, CYREG_PRT0_PC2
.set Button1__0__PORT, 0
.set Button1__0__PS, CYREG_PRT0_PS
.set Button1__0__SHIFT, 6
.set Button1__DR, CYREG_PRT0_DR
.set Button1__INTCFG, CYREG_PRT0_INTCFG
.set Button1__INTSTAT, CYREG_PRT0_INTSTAT
.set Button1__MASK, 0x40
.set Button1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button1__PC, CYREG_PRT0_PC
.set Button1__PC2, CYREG_PRT0_PC2
.set Button1__PORT, 0
.set Button1__PS, CYREG_PRT0_PS
.set Button1__SHIFT, 6

/* Button2 */
.set Button2__0__DM__MASK, 0x7000
.set Button2__0__DM__SHIFT, 12
.set Button2__0__DR, CYREG_PRT3_DR
.set Button2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Button2__0__HSIOM_MASK, 0x000F0000
.set Button2__0__HSIOM_SHIFT, 16
.set Button2__0__INTCFG, CYREG_PRT3_INTCFG
.set Button2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Button2__0__MASK, 0x10
.set Button2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Button2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Button2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Button2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Button2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Button2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Button2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Button2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Button2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Button2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Button2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Button2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Button2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Button2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Button2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Button2__0__PC, CYREG_PRT3_PC
.set Button2__0__PC2, CYREG_PRT3_PC2
.set Button2__0__PORT, 3
.set Button2__0__PS, CYREG_PRT3_PS
.set Button2__0__SHIFT, 4
.set Button2__DR, CYREG_PRT3_DR
.set Button2__INTCFG, CYREG_PRT3_INTCFG
.set Button2__INTSTAT, CYREG_PRT3_INTSTAT
.set Button2__MASK, 0x10
.set Button2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Button2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Button2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Button2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Button2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Button2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Button2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Button2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Button2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Button2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Button2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Button2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Button2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Button2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Button2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Button2__PC, CYREG_PRT3_PC
.set Button2__PC2, CYREG_PRT3_PC2
.set Button2__PORT, 3
.set Button2__PS, CYREG_PRT3_PS
.set Button2__SHIFT, 4

/* Button3 */
.set Button3__0__DM__MASK, 0x1C0000
.set Button3__0__DM__SHIFT, 18
.set Button3__0__DR, CYREG_PRT3_DR
.set Button3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Button3__0__HSIOM_MASK, 0x0F000000
.set Button3__0__HSIOM_SHIFT, 24
.set Button3__0__INTCFG, CYREG_PRT3_INTCFG
.set Button3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Button3__0__MASK, 0x40
.set Button3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Button3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Button3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Button3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Button3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Button3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Button3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Button3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Button3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Button3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Button3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Button3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Button3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Button3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Button3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Button3__0__PC, CYREG_PRT3_PC
.set Button3__0__PC2, CYREG_PRT3_PC2
.set Button3__0__PORT, 3
.set Button3__0__PS, CYREG_PRT3_PS
.set Button3__0__SHIFT, 6
.set Button3__DR, CYREG_PRT3_DR
.set Button3__INTCFG, CYREG_PRT3_INTCFG
.set Button3__INTSTAT, CYREG_PRT3_INTSTAT
.set Button3__MASK, 0x40
.set Button3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Button3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Button3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Button3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Button3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Button3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Button3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Button3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Button3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Button3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Button3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Button3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Button3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Button3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Button3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Button3__PC, CYREG_PRT3_PC
.set Button3__PC2, CYREG_PRT3_PC2
.set Button3__PORT, 3
.set Button3__PS, CYREG_PRT3_PS
.set Button3__SHIFT, 6

/* Button4 */
.set Button4__0__DM__MASK, 0x7000
.set Button4__0__DM__SHIFT, 12
.set Button4__0__DR, CYREG_PRT0_DR
.set Button4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Button4__0__HSIOM_MASK, 0x000F0000
.set Button4__0__HSIOM_SHIFT, 16
.set Button4__0__INTCFG, CYREG_PRT0_INTCFG
.set Button4__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Button4__0__MASK, 0x10
.set Button4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button4__0__PC, CYREG_PRT0_PC
.set Button4__0__PC2, CYREG_PRT0_PC2
.set Button4__0__PORT, 0
.set Button4__0__PS, CYREG_PRT0_PS
.set Button4__0__SHIFT, 4
.set Button4__DR, CYREG_PRT0_DR
.set Button4__INTCFG, CYREG_PRT0_INTCFG
.set Button4__INTSTAT, CYREG_PRT0_INTSTAT
.set Button4__MASK, 0x10
.set Button4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button4__PC, CYREG_PRT0_PC
.set Button4__PC2, CYREG_PRT0_PC2
.set Button4__PORT, 0
.set Button4__PS, CYREG_PRT0_PS
.set Button4__SHIFT, 4

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A01
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A01

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_C00

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_C01
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_C01

/* PWM_Fail */
.set PWM_Fail_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_Fail_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_Fail_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_Fail_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_Fail_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_Fail_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_Fail_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_Fail_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_Fail_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_Fail_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_Fail_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_Fail_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_Fail_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_Fail_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_Pass */
.set PWM_Pass_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_Pass_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_Pass_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_Pass_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_Pass_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_Pass_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_Pass_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_Pass_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_Pass_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_Pass_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_Pass_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_Pass_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_Pass_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_Pass_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* SpeedPin */
.set SpeedPin__0__DM__MASK, 0x07
.set SpeedPin__0__DM__SHIFT, 0
.set SpeedPin__0__DR, CYREG_PRT2_DR
.set SpeedPin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SpeedPin__0__HSIOM_MASK, 0x0000000F
.set SpeedPin__0__HSIOM_SHIFT, 0
.set SpeedPin__0__INTCFG, CYREG_PRT2_INTCFG
.set SpeedPin__0__INTSTAT, CYREG_PRT2_INTSTAT
.set SpeedPin__0__MASK, 0x01
.set SpeedPin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SpeedPin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SpeedPin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SpeedPin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SpeedPin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SpeedPin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SpeedPin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SpeedPin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SpeedPin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SpeedPin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SpeedPin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SpeedPin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SpeedPin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SpeedPin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SpeedPin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SpeedPin__0__PC, CYREG_PRT2_PC
.set SpeedPin__0__PC2, CYREG_PRT2_PC2
.set SpeedPin__0__PORT, 2
.set SpeedPin__0__PS, CYREG_PRT2_PS
.set SpeedPin__0__SHIFT, 0
.set SpeedPin__DR, CYREG_PRT2_DR
.set SpeedPin__INTCFG, CYREG_PRT2_INTCFG
.set SpeedPin__INTSTAT, CYREG_PRT2_INTSTAT
.set SpeedPin__MASK, 0x01
.set SpeedPin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SpeedPin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SpeedPin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SpeedPin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SpeedPin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SpeedPin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SpeedPin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SpeedPin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SpeedPin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SpeedPin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SpeedPin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SpeedPin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SpeedPin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SpeedPin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SpeedPin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SpeedPin__PC, CYREG_PRT2_PC
.set SpeedPin__PC2, CYREG_PRT2_PC2
.set SpeedPin__PORT, 2
.set SpeedPin__PS, CYREG_PRT2_PS
.set SpeedPin__SHIFT, 0

/* isr_fail */
.set isr_fail__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_fail__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_fail__INTC_MASK, 0x20000
.set isr_fail__INTC_NUMBER, 17
.set isr_fail__INTC_PRIOR_MASK, 0xC000
.set isr_fail__INTC_PRIOR_NUM, 3
.set isr_fail__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_fail__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_fail__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Sleep_Reg */
.set Sleep_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Sleep_Reg_Sync_ctrl_reg__0__POS, 0
.set Sleep_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set Sleep_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Sleep_Reg_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Sleep_Reg_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set Sleep_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Sleep_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Sleep_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set Sleep_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Sleep_Reg_Sync_ctrl_reg__MASK, 0x01
.set Sleep_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Sleep_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Sleep_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_00

/* isr_sleep */
.set isr_sleep__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_sleep__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_sleep__INTC_MASK, 0x200
.set isr_sleep__INTC_NUMBER, 9
.set isr_sleep__INTC_PRIOR_MASK, 0xC000
.set isr_sleep__INTC_PRIOR_NUM, 3
.set isr_sleep__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set isr_sleep__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_sleep__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Button_Reg */
.set Button_Reg_sts_sts_reg__0__MASK, 0x01
.set Button_Reg_sts_sts_reg__0__POS, 0
.set Button_Reg_sts_sts_reg__1__MASK, 0x02
.set Button_Reg_sts_sts_reg__1__POS, 1
.set Button_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Button_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set Button_Reg_sts_sts_reg__2__MASK, 0x04
.set Button_Reg_sts_sts_reg__2__POS, 2
.set Button_Reg_sts_sts_reg__3__MASK, 0x08
.set Button_Reg_sts_sts_reg__3__POS, 3
.set Button_Reg_sts_sts_reg__MASK, 0x0F
.set Button_Reg_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_02
.set Button_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Button_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Button_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Button_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Button_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Button_Reg_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_02

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
