`timescale 1ns/1ps

module tb_dff;

reg clk;
reg d;

wire q;

dff uut (
    .clk(clk),
    .d(d),
    .q(q)
);

initial begin
    clk = 0;

    forever #5 clk = ~clk;
end

initial begin

    $dumpfile("dff.vcd");
    $dumpvars(0, tb_dff);

    d = 0;
    #12;

    d = 1;
    #10;

    d = 0;
    #10;

    d = 1;
    #10;

    $finish;

end

endmodule