<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"High level synthesis" | Genetic Logic Lab</title><link>/tag/high-level-synthesis/</link><atom:link href="/tag/high-level-synthesis/index.xml" rel="self" type="application/rss+xml"/><description>"High level synthesis"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Mar 2005 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>"High level synthesis"</title><link>/tag/high-level-synthesis/</link></image><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005-a/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005-a/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005/</guid><description/></item><item><title>Synthesis of Speed Independent Circuits Based on Decomposition</title><link>/publication/synthesis-speed-independent-yoneda-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/synthesis-speed-independent-yoneda-2004/</guid><description/></item><item><title>Direct Synthesis of Timed Circuits from Free-Choice STGs</title><link>/publication/direct-synthesis-timed-sung-taejung-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sung-taejung-2002/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999/</guid><description/></item><item><title>Architectural Synthesis of Timed Asynchronous Systems</title><link>/publication/architectural-synthesis-timed-bachman-1999-a/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/architectural-synthesis-timed-bachman-1999-a/</guid><description/></item><item><title>Architectural Synthesis of Timed Asynchronous Systems</title><link>/publication/architectural-synthesis-timed-bachman-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/architectural-synthesis-timed-bachman-1999/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999-a/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999-a/</guid><description/></item><item><title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/poset-timing-its-myers-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/poset-timing-its-myers-1999/</guid><description/></item></channel></rss>