// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_ifmap_vec_write (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ifmap_CF_M_real_address0,
        ifmap_CF_M_real_ce0,
        ifmap_CF_M_real_q0,
        ifmap_CF_M_real_address1,
        ifmap_CF_M_real_ce1,
        ifmap_CF_M_real_q1,
        ifmap_CF_M_imag_address0,
        ifmap_CF_M_imag_ce0,
        ifmap_CF_M_imag_q0,
        ifmap_CF_M_imag_address1,
        ifmap_CF_M_imag_ce1,
        ifmap_CF_M_imag_q1,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        p_read,
        p_read1
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [10:0] ifmap_CF_M_real_address0;
output   ifmap_CF_M_real_ce0;
input  [31:0] ifmap_CF_M_real_q0;
output  [10:0] ifmap_CF_M_real_address1;
output   ifmap_CF_M_real_ce1;
input  [31:0] ifmap_CF_M_real_q1;
output  [10:0] ifmap_CF_M_imag_address0;
output   ifmap_CF_M_imag_ce0;
input  [31:0] ifmap_CF_M_imag_q0;
output  [10:0] ifmap_CF_M_imag_address1;
output   ifmap_CF_M_imag_ce1;
input  [31:0] ifmap_CF_M_imag_q1;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [127:0] m_axi_gmem_WDATA;
output  [15:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [127:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] p_read;
input  [7:0] p_read1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_AWVALID;
reg[63:0] m_axi_gmem_AWADDR;
reg[0:0] m_axi_gmem_AWID;
reg[31:0] m_axi_gmem_AWLEN;
reg[2:0] m_axi_gmem_AWSIZE;
reg[1:0] m_axi_gmem_AWBURST;
reg[1:0] m_axi_gmem_AWLOCK;
reg[3:0] m_axi_gmem_AWCACHE;
reg[2:0] m_axi_gmem_AWPROT;
reg[3:0] m_axi_gmem_AWQOS;
reg[3:0] m_axi_gmem_AWREGION;
reg[0:0] m_axi_gmem_AWUSER;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_BREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] wr_ptr;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state5;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln1057_fu_124_p2;
reg   [0:0] icmp_ln1057_reg_315;
wire  signed [31:0] sext_ln416_fu_140_p1;
reg  signed [31:0] sext_ln416_reg_329;
wire   [62:0] add_ln416_1_fu_174_p2;
reg   [62:0] add_ln416_1_reg_334;
wire   [31:0] zext_ln419_fu_186_p1;
reg   [31:0] zext_ln419_reg_339;
wire  signed [31:0] sext_ln416_4_fu_196_p1;
reg  signed [31:0] sext_ln416_4_reg_346;
wire   [5:0] trunc_ln424_fu_219_p1;
reg   [5:0] trunc_ln424_reg_354;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln1057_1_fu_208_p2;
wire   [31:0] grp_fu_227_p2;
reg   [31:0] mul_ln419_reg_364;
wire    ap_CS_fsm_state3;
reg   [59:0] trunc_ln1_reg_369;
wire    ap_CS_fsm_state4;
wire   [10:0] tmp_8_cast_fu_282_p3;
reg   [10:0] tmp_8_cast_reg_380;
wire    ap_CS_fsm_state6;
wire   [31:0] grp_fu_237_p2;
reg   [31:0] mul_ln416_reg_385;
wire    ap_CS_fsm_state13;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_idle;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_ready;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWVALID;
wire   [63:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWADDR;
wire   [0:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWID;
wire   [31:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLEN;
wire   [2:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWSIZE;
wire   [1:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWBURST;
wire   [1:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLOCK;
wire   [3:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWCACHE;
wire   [2:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWPROT;
wire   [3:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWQOS;
wire   [3:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWREGION;
wire   [0:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWUSER;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WVALID;
wire   [127:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WDATA;
wire   [15:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WSTRB;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WLAST;
wire   [0:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WID;
wire   [0:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WUSER;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARVALID;
wire   [63:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARADDR;
wire   [0:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARID;
wire   [31:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLEN;
wire   [2:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARSIZE;
wire   [1:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARBURST;
wire   [1:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLOCK;
wire   [3:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARCACHE;
wire   [2:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARPROT;
wire   [3:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARQOS;
wire   [3:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARREGION;
wire   [0:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARUSER;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_RREADY;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_BREADY;
wire   [10:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address0;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce0;
wire   [10:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address1;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce1;
wire   [10:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address0;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce0;
wire   [10:0] grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address1;
wire    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce1;
reg    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg;
wire    ap_CS_fsm_state7;
wire  signed [63:0] sext_ln419_1_fu_272_p1;
wire   [31:0] add_ln416_4_fu_294_p2;
wire    ap_CS_fsm_state14;
reg   [7:0] y_fu_84;
wire   [7:0] add_ln416_5_fu_213_p2;
reg    ap_block_state1;
wire   [8:0] zext_ln1057_fu_120_p1;
wire  signed [8:0] add_ln416_fu_134_p2;
wire  signed [6:0] trunc_ln_fu_144_p4;
wire  signed [29:0] sext_ln416_1_fu_154_p1;
wire  signed [61:0] sext_ln416_2_fu_162_p1;
wire   [62:0] zext_ln416_1_fu_166_p1;
wire   [30:0] zext_ln416_fu_158_p1;
wire   [30:0] add_ln416_2_fu_180_p2;
wire  signed [7:0] sext_ln416_3_fu_170_p1;
wire   [7:0] add_ln419_2_fu_190_p2;
wire   [30:0] grp_fu_227_p0;
wire   [7:0] grp_fu_227_p1;
wire   [30:0] grp_fu_237_p0;
wire  signed [8:0] grp_fu_237_p1;
wire   [31:0] add_ln419_fu_241_p2;
wire   [35:0] shl_ln_fu_245_p3;
wire  signed [63:0] sext_ln419_fu_253_p1;
wire   [63:0] add_ln419_1_fu_257_p2;
wire   [31:0] add_ln416_3_fu_290_p2;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire   [31:0] grp_fu_227_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
#0 wr_ptr = 32'd0;
#0 grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg = 1'b0;
end

fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start),
    .ap_done(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done),
    .ap_idle(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_idle),
    .ap_ready(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_ready),
    .m_axi_gmem_AWVALID(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(128'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .sext_ln419_1(trunc_ln1_reg_369),
    .add_ln416_1(add_ln416_1_reg_334),
    .zext_ln424_2(tmp_8_cast_reg_380),
    .ifmap_CF_M_real_address0(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address0),
    .ifmap_CF_M_real_ce0(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce0),
    .ifmap_CF_M_real_q0(ifmap_CF_M_real_q0),
    .ifmap_CF_M_real_address1(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address1),
    .ifmap_CF_M_real_ce1(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce1),
    .ifmap_CF_M_real_q1(ifmap_CF_M_real_q1),
    .ifmap_CF_M_imag_address0(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address0),
    .ifmap_CF_M_imag_ce0(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce0),
    .ifmap_CF_M_imag_q0(ifmap_CF_M_imag_q0),
    .ifmap_CF_M_imag_address1(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address1),
    .ifmap_CF_M_imag_ce1(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce1),
    .ifmap_CF_M_imag_q1(ifmap_CF_M_imag_q1)
);

fwd_fft_mul_31ns_8ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_31ns_8ns_32_2_1_U452(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_227_p0),
    .din1(grp_fu_227_p1),
    .ce(1'b1),
    .dout(grp_fu_227_p2)
);

fwd_fft_mul_31ns_9s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31ns_9s_32_2_1_U453(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_237_p0),
    .din1(grp_fu_237_p1),
    .ce(1'b1),
    .dout(grp_fu_237_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg <= 1'b1;
        end else if ((grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_ready == 1'b1)) begin
            grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1057_fu_124_p2 == 1'd0))) begin
        y_fu_84 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1057_1_fu_208_p2 == 1'd0))) begin
        y_fu_84 <= add_ln416_5_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1057_fu_124_p2 == 1'd0))) begin
        add_ln416_1_reg_334 <= add_ln416_1_fu_174_p2;
        sext_ln416_4_reg_346 <= sext_ln416_4_fu_196_p1;
        sext_ln416_reg_329 <= sext_ln416_fu_140_p1;
        zext_ln419_reg_339[30 : 0] <= zext_ln419_fu_186_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln1057_reg_315 <= icmp_ln1057_fu_124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mul_ln416_reg_385 <= grp_fu_237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln419_reg_364 <= grp_fu_227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_8_cast_reg_380[10 : 5] <= tmp_8_cast_fu_282_p3[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln1_reg_369 <= {{add_ln419_1_fu_257_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1057_1_fu_208_p2 == 1'd0))) begin
        trunc_ln424_reg_354 <= trunc_ln424_fu_219_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln1057_reg_315 == 1'd0))) begin
        wr_ptr <= add_ln416_4_fu_294_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_AWADDR = sext_ln419_1_fu_272_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWADDR = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWADDR;
    end else begin
        m_axi_gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWBURST = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWBURST;
    end else begin
        m_axi_gmem_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWCACHE = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWCACHE;
    end else begin
        m_axi_gmem_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWID = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWID;
    end else begin
        m_axi_gmem_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_AWLEN = sext_ln416_4_reg_346;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWLEN = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLEN;
    end else begin
        m_axi_gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWLOCK = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLOCK;
    end else begin
        m_axi_gmem_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWPROT = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWPROT;
    end else begin
        m_axi_gmem_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWQOS = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWQOS;
    end else begin
        m_axi_gmem_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWREGION = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWREGION;
    end else begin
        m_axi_gmem_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWSIZE = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWSIZE;
    end else begin
        m_axi_gmem_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWUSER = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWUSER;
    end else begin
        m_axi_gmem_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_AWVALID = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWVALID;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (m_axi_gmem_BVALID == 1'b1))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_BREADY = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_BREADY;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem_WVALID = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WVALID;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1057_fu_124_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1057_fu_124_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1057_1_fu_208_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (m_axi_gmem_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln416_1_fu_174_p2 = (zext_ln416_1_fu_166_p1 + 63'd1);

assign add_ln416_2_fu_180_p2 = (zext_ln416_fu_158_p1 + 31'd1);

assign add_ln416_3_fu_290_p2 = (mul_ln416_reg_385 + zext_ln419_reg_339);

assign add_ln416_4_fu_294_p2 = (add_ln416_3_fu_290_p2 + wr_ptr);

assign add_ln416_5_fu_213_p2 = (y_fu_84 + 8'd1);

assign add_ln416_fu_134_p2 = ($signed(zext_ln1057_fu_120_p1) + $signed(9'd511));

assign add_ln419_1_fu_257_p2 = ($signed(sext_ln419_fu_253_p1) + $signed(p_read));

assign add_ln419_2_fu_190_p2 = ($signed(sext_ln416_3_fu_170_p1) + $signed(8'd1));

assign add_ln419_fu_241_p2 = (wr_ptr + mul_ln419_reg_364);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_fu_227_p0 = zext_ln419_reg_339;

assign grp_fu_227_p1 = grp_fu_227_p10;

assign grp_fu_227_p10 = y_fu_84;

assign grp_fu_237_p0 = zext_ln419_reg_339;

assign grp_fu_237_p1 = sext_ln416_reg_329;

assign grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg;

assign icmp_ln1057_1_fu_208_p2 = ((y_fu_84 == p_read1) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_124_p2 = ((p_read1 == 8'd0) ? 1'b1 : 1'b0);

assign ifmap_CF_M_imag_address0 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address0;

assign ifmap_CF_M_imag_address1 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address1;

assign ifmap_CF_M_imag_ce0 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce0;

assign ifmap_CF_M_imag_ce1 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce1;

assign ifmap_CF_M_real_address0 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address0;

assign ifmap_CF_M_real_address1 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address1;

assign ifmap_CF_M_real_ce0 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce0;

assign ifmap_CF_M_real_ce1 = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce1;

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_RREADY = 1'b0;

assign m_axi_gmem_WDATA = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WDATA;

assign m_axi_gmem_WID = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WID;

assign m_axi_gmem_WLAST = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WLAST;

assign m_axi_gmem_WSTRB = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WSTRB;

assign m_axi_gmem_WUSER = grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WUSER;

assign sext_ln416_1_fu_154_p1 = trunc_ln_fu_144_p4;

assign sext_ln416_2_fu_162_p1 = trunc_ln_fu_144_p4;

assign sext_ln416_3_fu_170_p1 = trunc_ln_fu_144_p4;

assign sext_ln416_4_fu_196_p1 = $signed(add_ln419_2_fu_190_p2);

assign sext_ln416_fu_140_p1 = add_ln416_fu_134_p2;

assign sext_ln419_1_fu_272_p1 = $signed(trunc_ln1_reg_369);

assign sext_ln419_fu_253_p1 = $signed(shl_ln_fu_245_p3);

assign shl_ln_fu_245_p3 = {{add_ln419_fu_241_p2}, {4'd0}};

assign tmp_8_cast_fu_282_p3 = {{trunc_ln424_reg_354}, {5'd0}};

assign trunc_ln424_fu_219_p1 = y_fu_84[5:0];

assign trunc_ln_fu_144_p4 = {{add_ln416_fu_134_p2[8:2]}};

assign zext_ln1057_fu_120_p1 = p_read1;

assign zext_ln416_1_fu_166_p1 = $unsigned(sext_ln416_2_fu_162_p1);

assign zext_ln416_fu_158_p1 = $unsigned(sext_ln416_1_fu_154_p1);

assign zext_ln419_fu_186_p1 = add_ln416_2_fu_180_p2;

always @ (posedge ap_clk) begin
    zext_ln419_reg_339[31] <= 1'b0;
    tmp_8_cast_reg_380[4:0] <= 5'b00000;
end

endmodule //fwd_fft_ifmap_vec_write
