--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml N3Adapter.twx N3Adapter.ncd -o N3Adapter.twr N3Adapter.pcf
-ucf Nexys3_Master.ucf

Design file:              N3Adapter.ncd
Physical constraint file: N3Adapter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnr        |    2.042(R)|      SLOW  |   -0.384(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdr<1>   |        14.530(R)|      SLOW  |         6.215(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<2>   |        15.024(R)|      SLOW  |         6.344(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<3>   |        14.537(R)|      SLOW  |         6.036(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<4>   |        14.677(R)|      SLOW  |         6.039(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<5>   |        14.618(R)|      SLOW  |         6.197(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<6>   |        14.710(R)|      SLOW  |         5.988(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<7>   |        15.054(R)|      SLOW  |         6.361(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<8>   |        14.600(R)|      SLOW  |         6.109(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<9>   |        14.571(R)|      SLOW  |         6.118(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<10>  |        14.348(R)|      SLOW  |         5.864(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<11>  |        15.584(R)|      SLOW  |         6.423(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<12>  |        15.504(R)|      SLOW  |         6.434(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<13>  |        14.947(R)|      SLOW  |         6.377(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<14>  |        15.385(R)|      SLOW  |         6.080(R)|      FAST  |CLK_BUFGP         |   0.000|
MemAdr<15>  |        15.649(R)|      SLOW  |         6.311(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<0>    |        15.438(R)|      SLOW  |         9.108(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<1>    |        14.915(R)|      SLOW  |         8.767(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<2>    |        14.915(R)|      SLOW  |         8.767(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<3>    |        15.379(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<4>    |        15.513(R)|      SLOW  |         9.207(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<5>    |        15.842(R)|      SLOW  |         9.459(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<6>    |        15.842(R)|      SLOW  |         9.459(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<7>    |        15.429(R)|      SLOW  |         9.146(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<8>    |        16.027(R)|      SLOW  |         9.565(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<9>    |        16.027(R)|      SLOW  |         9.565(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<10>   |        14.648(R)|      SLOW  |         8.576(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<11>   |        14.865(R)|      SLOW  |         8.729(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<12>   |        14.865(R)|      SLOW  |         8.729(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<13>   |        14.167(R)|      SLOW  |         8.291(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<14>   |        14.575(R)|      SLOW  |         8.623(R)|      FAST  |CLK_BUFGP         |   0.000|
MemDB<15>   |        14.575(R)|      SLOW  |         8.623(R)|      FAST  |CLK_BUFGP         |   0.000|
RamCS       |        16.007(R)|      SLOW  |         9.490(R)|      FAST  |CLK_BUFGP         |   0.000|
led<0>      |        17.356(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFGP         |   0.000|
led<1>      |        17.544(R)|      SLOW  |         9.505(R)|      FAST  |CLK_BUFGP         |   0.000|
led<2>      |        17.620(R)|      SLOW  |         9.219(R)|      FAST  |CLK_BUFGP         |   0.000|
led<3>      |        17.647(R)|      SLOW  |         9.249(R)|      FAST  |CLK_BUFGP         |   0.000|
led<4>      |        16.731(R)|      SLOW  |         8.826(R)|      FAST  |CLK_BUFGP         |   0.000|
led<5>      |        16.880(R)|      SLOW  |         8.923(R)|      FAST  |CLK_BUFGP         |   0.000|
led<6>      |        16.802(R)|      SLOW  |         9.100(R)|      FAST  |CLK_BUFGP         |   0.000|
led<7>      |        16.909(R)|      SLOW  |         9.169(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.786|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 05 09:09:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



