Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 27 11:32:18 2022
| Host         : LAPTOP-27ICL7DU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_timing_summary_routed.rpt -pb RSA_timing_summary_routed.pb -rpx RSA_timing_summary_routed.rpx -warn_on_violation
| Design       : RSA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.286        0.000                      0                  924        0.178        0.000                      0                  924        4.500        0.000                       0                   656  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.286        0.000                      0                  924        0.178        0.000                      0                  924        4.500        0.000                       0                   656  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/eastout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 2.655ns (39.232%)  route 4.112ns (60.768%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.711     5.314    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/eastout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/eastout_reg[3]/Q
                         net (fo=12, routed)          1.643     7.412    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/westin_32[3]
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout[7]_i_20__3/O
                         net (fo=2, routed)           0.718     8.254    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout[7]_i_20__3_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.869 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_12__3/O[3]
                         net (fo=2, routed)           0.657     9.526    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC_n_51
    SLICE_X4Y69          LUT4 (Prop_lut4_I3_O)        0.332     9.858 r  dout[7]_i_26__3/O
                         net (fo=1, routed)           0.590    10.448    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_10__3_1
    SLICE_X6Y69          LUT6 (Prop_lut6_I5_O)        0.326    10.774 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout[7]_i_17__3/O
                         net (fo=1, routed)           0.000    10.774    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout[7]_i_17__3_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.026 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_10__3/O[0]
                         net (fo=1, routed)           0.505    11.531    PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_3[0]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.295    11.826 r  PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_5__3/O
                         net (fo=1, routed)           0.000    11.826    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_1[3]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.081 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    12.081    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_1[3]
    SLICE_X6Y67          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.595    15.018    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDCE (Setup_fdce_C_D)        0.109    15.367    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/eastout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 3.161ns (47.698%)  route 3.466ns (52.302%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.638     5.241    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X8Y66          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/eastout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.478     5.719 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/eastout_reg[1]/Q
                         net (fo=16, routed)          1.128     6.847    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/eastout_reg[2]_0[1]
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.319     7.166 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_26__3/O
                         net (fo=1, routed)           0.581     7.747    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_26__3_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.328     8.075 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_15__4/O
                         net (fo=1, routed)           0.000     8.075    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_15__4_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.476 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_10__4/CO[3]
                         net (fo=1, routed)           0.000     8.476    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_10__4_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.698 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_32__3/O[0]
                         net (fo=2, routed)           0.686     9.383    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC_n_40
    SLICE_X10Y66         LUT4 (Prop_lut4_I3_O)        0.291     9.674 r  dout[7]_i_26__4/O
                         net (fo=1, routed)           0.625    10.300    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_i_10__4_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.328    10.628 r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_17__4/O
                         net (fo=1, routed)           0.000    10.628    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5__4[0]
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.875 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_10__4/O[0]
                         net (fo=1, routed)           0.446    11.321    PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_5[0]
    SLICE_X9Y67          LUT3 (Prop_lut3_I2_O)        0.299    11.620 r  PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_5__4/O
                         net (fo=1, routed)           0.000    11.620    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_4[3]
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.868 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    11.868    PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_2[3]
    SLICE_X9Y67          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.516    14.939    PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X9Y67          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X9Y67          FDCE (Setup_fdce_C_D)        0.062    15.242    PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 in_fifo_X[1].u_sync_fifo/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.409ns (36.683%)  route 4.158ns (63.317%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.710     5.313    in_fifo_X[1].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  in_fifo_X[1].u_sync_fifo/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 r  in_fifo_X[1].u_sync_fifo/data_out_reg[2]/Q
                         net (fo=11, routed)          1.409     7.177    in_fifo_X[1].u_sync_fifo/data_out[2]
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.301 r  in_fifo_X[1].u_sync_fifo/dout[3]_i_12/O
                         net (fo=2, routed)           0.647     7.948    in_fifo_X[1].u_sync_fifo/dout[3]_i_12_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.344 r  in_fifo_X[1].u_sync_fifo/dout_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.009     8.353    in_fifo_X[1].u_sync_fifo/dout_reg[3]_i_10_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.572 r  in_fifo_X[1].u_sync_fifo/dout_reg[7]_i_32/O[0]
                         net (fo=2, routed)           0.770     9.342    in_fifo_X[1].u_sync_fifo_n_23
    SLICE_X7Y72          LUT4 (Prop_lut4_I2_O)        0.295     9.637 r  dout[7]_i_26/O
                         net (fo=1, routed)           0.605    10.242    in_fifo_X[1].u_sync_fifo/dout_reg[7]_i_10_1
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.124    10.366 r  in_fifo_X[1].u_sync_fifo/dout[7]_i_17/O
                         net (fo=1, routed)           0.000    10.366    in_fifo_X[1].u_sync_fifo/dout[7]_i_17_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.618 r  in_fifo_X[1].u_sync_fifo/dout_reg[7]_i_10/O[0]
                         net (fo=1, routed)           0.719    11.337    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/O[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I0_O)        0.295    11.632 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5/O
                         net (fo=1, routed)           0.000    11.632    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.880 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.880    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/O[3]
    SLICE_X7Y70          FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.592    15.015    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X7Y70          FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y70          FDCE (Setup_fdce_C_D)        0.062    15.300    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 in_fifo_Y[3].u_sync_fifo/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 3.145ns (48.925%)  route 3.283ns (51.075%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.626     5.229    in_fifo_Y[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X13Y74         FDCE                                         r  in_fifo_Y[3].u_sync_fifo/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  in_fifo_Y[3].u_sync_fifo/data_out_reg[1]/Q
                         net (fo=15, routed)          1.753     7.438    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_32[1]
    SLICE_X14Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.562 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__1/O
                         net (fo=2, routed)           0.440     8.001    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__1_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124     8.125 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_22__1/O
                         net (fo=1, routed)           0.000     8.125    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_22__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.526 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     8.526    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__1_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.748 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_12__1/O[0]
                         net (fo=2, routed)           0.653     9.401    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC_n_28
    SLICE_X12Y69         LUT2 (Prop_lut2_I0_O)        0.299     9.700 r  dout[7]_i_15__1/O
                         net (fo=1, routed)           0.000     9.700    in_fifo_Y[3].u_sync_fifo/S[1]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.278 r  in_fifo_Y[3].u_sync_fifo/dout_reg[7]_i_9__1/O[2]
                         net (fo=2, routed)           0.438    10.716    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_4[1]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.301    11.017 r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_7__1/O
                         net (fo=1, routed)           0.000    11.017    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/S[1]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.657 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    11.657    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/O[3]
    SLICE_X11Y69         FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.516    14.939    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y69         FDCE (Setup_fdce_C_D)        0.062    15.224    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 in_fifo_Y[3].u_sync_fifo/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 3.085ns (48.444%)  route 3.283ns (51.556%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.626     5.229    in_fifo_Y[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X13Y74         FDCE                                         r  in_fifo_Y[3].u_sync_fifo/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  in_fifo_Y[3].u_sync_fifo/data_out_reg[1]/Q
                         net (fo=15, routed)          1.753     7.438    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_32[1]
    SLICE_X14Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.562 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__1/O
                         net (fo=2, routed)           0.440     8.001    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__1_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124     8.125 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_22__1/O
                         net (fo=1, routed)           0.000     8.125    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_22__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.526 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     8.526    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__1_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.748 r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_12__1/O[0]
                         net (fo=2, routed)           0.653     9.401    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC_n_28
    SLICE_X12Y69         LUT2 (Prop_lut2_I0_O)        0.299     9.700 r  dout[7]_i_15__1/O
                         net (fo=1, routed)           0.000     9.700    in_fifo_Y[3].u_sync_fifo/S[1]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.278 r  in_fifo_Y[3].u_sync_fifo/dout_reg[7]_i_9__1/O[2]
                         net (fo=2, routed)           0.438    10.716    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_4[1]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.301    11.017 r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_7__1/O
                         net (fo=1, routed)           0.000    11.017    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/S[1]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.597 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    11.597    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/O[2]
    SLICE_X11Y69         FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.516    14.939    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y69         FDCE (Setup_fdce_C_D)        0.062    15.224    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 in_fifo_X[3].u_sync_fifo/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.488ns (39.106%)  route 3.874ns (60.894%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.705     5.308    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  in_fifo_X[3].u_sync_fifo/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  in_fifo_X[3].u_sync_fifo/data_out_reg[0]/Q
                         net (fo=13, routed)          1.302     7.066    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/eastout_reg[7]_0[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.190 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout[3]_i_13__5/O
                         net (fo=1, routed)           0.536     7.727    in_fifo_X[3].u_sync_fifo/dout[7]_i_16__5[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     8.174 r  in_fifo_X[3].u_sync_fifo/dout_reg[3]_i_10__5/O[3]
                         net (fo=4, routed)           1.023     9.197    in_fifo_X[3].u_sync_fifo_n_1
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.335     9.532 r  dout[7]_i_26__5/O
                         net (fo=1, routed)           0.354     9.886    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_10__5_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.332    10.218 r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout[7]_i_17__5/O
                         net (fo=1, routed)           0.000    10.218    in_fifo_X[3].u_sync_fifo/dout[7]_i_5__5[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.465 r  in_fifo_X[3].u_sync_fifo/dout_reg[7]_i_10__5/O[0]
                         net (fo=1, routed)           0.658    11.123    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_0[0]
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.299    11.422 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5__5/O
                         net (fo=1, routed)           0.000    11.422    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5__5_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.670 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_1__5/O[3]
                         net (fo=1, routed)           0.000    11.670    PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/O[3]
    SLICE_X4Y65          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.597    15.020    PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y65          FDCE (Setup_fdce_C_D)        0.062    15.305    PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/eastout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 2.877ns (45.857%)  route 3.397ns (54.143%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.720     5.323    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/eastout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.478     5.801 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/eastout_reg[3]/Q
                         net (fo=12, routed)          1.480     7.281    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/westin_64[3]
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.295     7.576 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__7/O
                         net (fo=1, routed)           0.464     8.040    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__7_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.436 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__7/CO[3]
                         net (fo=1, routed)           0.000     8.436    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.675 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_12__7/O[2]
                         net (fo=4, routed)           0.680     9.355    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC_n_34
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.327     9.682 r  dout[7]_i_26__7/O
                         net (fo=1, routed)           0.347    10.029    PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_i_10__7_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.348    10.377 r  PE_MAC_X[2].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_17__7/O
                         net (fo=1, routed)           0.000    10.377    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5__7[0]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.624 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_10__7/O[0]
                         net (fo=1, routed)           0.425    11.050    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_4[0]
    SLICE_X4Y63          LUT3 (Prop_lut3_I2_O)        0.299    11.349 r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_5__7/O
                         net (fo=1, routed)           0.000    11.349    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_5__7_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.597 r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_i_1__7/O[3]
                         net (fo=1, routed)           0.000    11.597    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_i_1__7_n_4
    SLICE_X4Y63          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.598    15.021    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.062    15.306    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 in_fifo_Y[2].u_sync_fifo/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 2.693ns (43.056%)  route 3.562ns (56.944%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.628     5.231    in_fifo_Y[2].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X13Y76         FDCE                                         r  in_fifo_Y[2].u_sync_fifo/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  in_fifo_Y[2].u_sync_fifo/data_out_reg[1]/Q
                         net (fo=15, routed)          1.414     7.100    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/Q[1]
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.224 r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout[3]_i_19__0/O
                         net (fo=1, routed)           0.539     7.764    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout[3]_i_19__0_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.160 r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[3]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     8.160    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[3]_i_11__0_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.399 r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_12__0/O[2]
                         net (fo=4, routed)           0.822     9.221    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC_n_44
    SLICE_X8Y71          LUT4 (Prop_lut4_I1_O)        0.329     9.550 r  dout[7]_i_26__0/O
                         net (fo=1, routed)           0.347     9.896    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_10__0_1
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.348    10.244 r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout[7]_i_17__0/O
                         net (fo=1, routed)           0.000    10.244    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout[7]_i_17__0_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.491 r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_10__0/O[0]
                         net (fo=1, routed)           0.440    10.931    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_1[0]
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.299    11.230 r  PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_5__0/O
                         net (fo=1, routed)           0.000    11.230    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_1[3]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.485 r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.485    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_0[3]
    SLICE_X8Y70          FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.513    14.936    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.109    15.268    PE_MAC_X[1].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/eastout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.145ns (50.733%)  route 3.054ns (49.267%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.720     5.323    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/eastout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.478     5.801 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/eastout_reg[3]/Q
                         net (fo=12, routed)          1.480     7.281    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/westin_64[3]
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.295     7.576 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__7/O
                         net (fo=1, routed)           0.464     8.040    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout[3]_i_19__7_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.436 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__7/CO[3]
                         net (fo=1, routed)           0.000     8.436    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[3]_i_11__7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.655 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_12__7/O[0]
                         net (fo=2, routed)           0.667     9.322    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_i_9__7[0]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.295     9.617 r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_15__7/O
                         net (fo=1, routed)           0.000     9.617    PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.197 r  PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_9__7/O[2]
                         net (fo=2, routed)           0.443    10.640    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_6[1]
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.302    10.942 r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_7__7/O
                         net (fo=1, routed)           0.000    10.942    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout[7]_i_7__7_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.522 r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    11.522    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]_i_1__7_n_5
    SLICE_X4Y63          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.598    15.021    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.062    15.306    PE_MAC_X[3].PE_MAC_Y[3].u_PE_MAC/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 in_fifo_X[2].u_sync_fifo/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 2.564ns (41.462%)  route 3.620ns (58.538%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.707     5.310    in_fifo_X[2].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  in_fifo_X[2].u_sync_fifo/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  in_fifo_X[2].u_sync_fifo/data_out_reg[3]/Q
                         net (fo=12, routed)          1.366     7.193    in_fifo_X[2].u_sync_fifo/data_out[3]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  in_fifo_X[2].u_sync_fifo/dout[3]_i_19__2/O
                         net (fo=1, routed)           0.542     7.860    in_fifo_X[2].u_sync_fifo/dout[3]_i_19__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.245 r  in_fifo_X[2].u_sync_fifo/dout_reg[3]_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     8.245    in_fifo_X[2].u_sync_fifo/dout_reg[3]_i_11__2_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.558 r  in_fifo_X[2].u_sync_fifo/dout_reg[7]_i_12__2/O[3]
                         net (fo=2, routed)           0.604     9.161    in_fifo_X[2].u_sync_fifo_n_17
    SLICE_X2Y71          LUT4 (Prop_lut4_I3_O)        0.306     9.467 r  dout[7]_i_25__1/O
                         net (fo=1, routed)           0.622    10.090    in_fifo_X[2].u_sync_fifo/dout_reg[7]_i_10__2_1
    SLICE_X3Y71          LUT6 (Prop_lut6_I2_O)        0.124    10.214 r  in_fifo_X[2].u_sync_fifo/dout[7]_i_17__2/O
                         net (fo=1, routed)           0.000    10.214    in_fifo_X[2].u_sync_fifo/dout[7]_i_17__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.461 r  in_fifo_X[2].u_sync_fifo/dout_reg[7]_i_10__2/O[0]
                         net (fo=1, routed)           0.486    10.947    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/O[0]
    SLICE_X5Y67          LUT5 (Prop_lut5_I0_O)        0.299    11.246 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5__2/O
                         net (fo=1, routed)           0.000    11.246    PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout[7]_i_5__2_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.494 r  PE_MAC_X[2].PE_MAC_Y[2].u_PE_MAC/dout_reg[7]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    11.494    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/O[3]
    SLICE_X5Y67          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.595    15.018    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y67          FDCE (Setup_fdce_C_D)        0.062    15.303    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  3.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Xin_r1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_fifo_X[3].u_sync_fifo/fifo_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.151%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  Xin_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  Xin_r1_reg[1]/Q
                         net (fo=12, routed)          0.119     1.772    in_fifo_X[3].u_sync_fifo/Q[0]
    SLICE_X3Y74          FDCE                                         r  in_fifo_X[3].u_sync_fifo/fifo_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.861     2.026    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  in_fifo_X[3].u_sync_fifo/fifo_reg[0][0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.070     1.593    in_fifo_X[3].u_sync_fifo/fifo_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_RSA_port/out_rd_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_fifo[3].u_sync_fifo/rd_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.505%)  route 0.127ns (40.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.572     1.491    u_RSA_port/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  u_RSA_port/out_rd_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  u_RSA_port/out_rd_en_reg[3]/Q
                         net (fo=16, routed)          0.127     1.759    out_fifo[3].u_sync_fifo/out_rd_en[0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  out_fifo[3].u_sync_fifo/rd_addr[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.804    out_fifo[3].u_sync_fifo/rd_addr[1]_i_1__7_n_0
    SLICE_X10Y62         FDCE                                         r  out_fifo[3].u_sync_fifo/rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.842     2.007    out_fifo[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  out_fifo[3].u_sync_fifo/rd_addr_reg[1]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.121     1.625    out_fifo[3].u_sync_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_RSA_port/out_rd_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_fifo[3].u_sync_fifo/rd_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.839%)  route 0.136ns (42.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.572     1.491    u_RSA_port/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  u_RSA_port/out_rd_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  u_RSA_port/out_rd_en_reg[3]/Q
                         net (fo=16, routed)          0.136     1.768    out_fifo[3].u_sync_fifo/out_rd_en[0]
    SLICE_X10Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  out_fifo[3].u_sync_fifo/rd_addr[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.813    out_fifo[3].u_sync_fifo/rd_addr[0]_i_1__7_n_0
    SLICE_X10Y62         FDCE                                         r  out_fifo[3].u_sync_fifo/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.842     2.007    out_fifo[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  out_fifo[3].u_sync_fifo/rd_addr_reg[0]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.121     1.625    out_fifo[3].u_sync_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 in_fifo_X[3].u_sync_fifo/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_fifo_X[3].u_sync_fifo/rd_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.422%)  route 0.107ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.592     1.511    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  in_fifo_X[3].u_sync_fifo/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  in_fifo_X[3].u_sync_fifo/count_reg[1]/Q
                         net (fo=19, routed)          0.107     1.760    in_fifo_X[3].u_sync_fifo/count[1]
    SLICE_X1Y76          LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  in_fifo_X[3].u_sync_fifo/rd_addr[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    in_fifo_X[3].u_sync_fifo/rd_addr[0]_i_1__1_n_0
    SLICE_X1Y76          FDCE                                         r  in_fifo_X[3].u_sync_fifo/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.862     2.027    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  in_fifo_X[3].u_sync_fifo/rd_addr_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.092     1.616    in_fifo_X[3].u_sync_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_PE_config/sum_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_PE_config/sum_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.985%)  route 0.135ns (42.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.595     1.514    u_PE_config/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  u_PE_config/sum_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_PE_config/sum_cnt_reg[0]/Q
                         net (fo=7, routed)           0.135     1.790    u_PE_config/sum_cnt_reg[0]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  u_PE_config/sum_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    u_PE_config/p_0_in[1]
    SLICE_X3Y69          FDCE                                         r  u_PE_config/sum_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.867     2.032    u_PE_config/clk_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  u_PE_config/sum_cnt_reg[1]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X3Y69          FDCE (Hold_fdce_C_D)         0.092     1.644    u_PE_config/sum_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/n_cal_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/n_cal_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.599     1.518    PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/n_cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/n_cal_done_reg/Q
                         net (fo=3, routed)           0.122     1.781    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/n_cal_done_1
    SLICE_X5Y64          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/n_cal_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.869     2.034    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/clk_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/n_cal_done_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.072     1.590    PE_MAC_X[2].PE_MAC_Y[1].u_PE_MAC/n_cal_done_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 in_fifo_X[3].u_sync_fifo/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_fifo_X[3].u_sync_fifo/rd_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.780%)  route 0.110ns (37.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.592     1.511    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  in_fifo_X[3].u_sync_fifo/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  in_fifo_X[3].u_sync_fifo/count_reg[1]/Q
                         net (fo=19, routed)          0.110     1.763    in_fifo_X[3].u_sync_fifo/count[1]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  in_fifo_X[3].u_sync_fifo/rd_addr[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.808    in_fifo_X[3].u_sync_fifo/rd_addr[1]_i_1__1_n_0
    SLICE_X1Y76          FDCE                                         r  in_fifo_X[3].u_sync_fifo/rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.862     2.027    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  in_fifo_X[3].u_sync_fifo/rd_addr_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.092     1.616    in_fifo_X[3].u_sync_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Xin_r1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_fifo_X[3].u_sync_fifo/fifo_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.302%)  route 0.134ns (48.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Xin_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  Xin_r1_reg[7]/Q
                         net (fo=12, routed)          0.134     1.786    in_fifo_X[3].u_sync_fifo/Q[6]
    SLICE_X1Y74          FDCE                                         r  in_fifo_X[3].u_sync_fifo/fifo_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.861     2.026    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  in_fifo_X[3].u_sync_fifo/fifo_reg[1][6]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y74          FDCE (Hold_fdce_C_D)         0.070     1.593    in_fifo_X[3].u_sync_fifo/fifo_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_RSA_port/out_rd_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_rd_en_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.572     1.491    u_RSA_port/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  u_RSA_port/out_rd_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  u_RSA_port/out_rd_en_reg[1]/Q
                         net (fo=16, routed)          0.159     1.791    out_rd_en[1]
    SLICE_X8Y62          FDCE                                         r  out_rd_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  out_rd_en_r_reg[1]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X8Y62          FDCE (Hold_fdce_C_D)         0.060     1.587    out_rd_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Xin_r1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_fifo_X[3].u_sync_fifo/fifo_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.305%)  route 0.139ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  Xin_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Xin_r1_reg[8]/Q
                         net (fo=12, routed)          0.139     1.794    in_fifo_X[3].u_sync_fifo/Q[7]
    SLICE_X1Y74          FDCE                                         r  in_fifo_X[3].u_sync_fifo/fifo_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.861     2.026    in_fifo_X[3].u_sync_fifo/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  in_fifo_X[3].u_sync_fifo/fifo_reg[1][7]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y74          FDCE (Hold_fdce_C_D)         0.066     1.589    in_fifo_X[3].u_sync_fifo/fifo_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y71     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y72     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y71     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y71     PE_MAC_X[1].PE_MAC_Y[1].u_PE_MAC/southout_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y69    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/dout_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     in_fifo_X[1].u_sync_fifo/n_rd_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     in_fifo_X[2].u_sync_fifo/fifo_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     in_fifo_X[1].u_sync_fifo/rd_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     in_fifo_X[2].u_sync_fifo/fifo_reg[3][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     in_fifo_X[2].u_sync_fifo/rd_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     in_fifo_X[1].u_sync_fifo/data_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     in_fifo_X[1].u_sync_fifo/data_out_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     in_fifo_X[1].u_sync_fifo/data_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     in_fifo_X[2].u_sync_fifo/wr_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     in_fifo_X[2].u_sync_fifo/wr_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/southout_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/southout_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/southout_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/southout_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    PE_MAC_X[1].PE_MAC_Y[3].u_PE_MAC/southout_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/dout_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/dout_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     PE_MAC_X[3].PE_MAC_Y[1].u_PE_MAC/dout_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     PE_MAC_X[3].PE_MAC_Y[2].u_PE_MAC/dout_reg[5]/C



