git clone --depth 1 --no-tags https://github.com/0xArt/Tiny_But_Mighty_I2C_Master_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372678858
git clone --depth 1 --no-tags https://github.com/aseddin/ece_4305.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390085715
git clone --depth 1 --no-tags https://github.com/ForwardCom/softcoreA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393636721
git clone --depth 1 --no-tags https://github.com/racerxdl/pcieledblink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391796599
git clone --depth 1 --no-tags https://github.com/dpretet/svlogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389047966
git clone --depth 1 --no-tags https://github.com/Rain92/FPGA-Mandelbrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384764302
git clone --depth 1 --no-tags https://github.com/vlotnik/uvm_modem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355664398
git clone --depth 1 --no-tags https://github.com/Mohamed-Younis/SPI-UVM-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367925219
git clone --depth 1 --no-tags https://github.com/QmppmQ/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356802930
git clone --depth 1 --no-tags https://github.com/kitune-san/KFPC-XT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367750333
git clone --depth 1 --no-tags https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365565151
git clone --depth 1 --no-tags https://github.com/Laxer3a/PS-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365416307
git clone --depth 1 --no-tags https://github.com/UMJI-VE450-21SU/Ria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363160971
git clone --depth 1 --no-tags https://github.com/pulp-platform/ne16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356269598
git clone --depth 1 --no-tags https://github.com/OpenEDF/verilog-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381539354
git clone --depth 1 --no-tags https://github.com/yoshi-ki/RISC-V-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358773368
git clone --depth 1 --no-tags https://github.com/techav-homebrew/SE-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355367580
git clone --depth 1 --no-tags https://github.com/Rain92/vga_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380057282
git clone --depth 1 --no-tags https://github.com/avashist003/FIFO_SystemVerilog_Assertion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373854808
git clone --depth 1 --no-tags https://github.com/shivanishah269/vsdfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383468488
git clone --depth 1 --no-tags https://github.com/Ludini1/minimal-risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392279435
git clone --depth 1 --no-tags https://github.com/Mr-southerly/router_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358567425
git clone --depth 1 --no-tags https://github.com/kitune-san/KF8259.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357242583
git clone --depth 1 --no-tags https://github.com/kumarrishav14/arm_watchdog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353591120
git clone --depth 1 --no-tags https://github.com/hashi0203/riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360764030
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375898455
git clone --depth 1 --no-tags https://github.com/U-Ar/Kotsu2Risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360829507
git clone --depth 1 --no-tags https://github.com/shashwat2707/APB-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393650568
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/FIFO_UVM_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359219118
git clone --depth 1 --no-tags https://github.com/XinlueLiu/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374795522
git clone --depth 1 --no-tags https://github.com/aaronshappell/tage-predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368333733
git clone --depth 1 --no-tags https://github.com/pineapple-one/HDL_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393598345
git clone --depth 1 --no-tags https://github.com/nimish15shah/DPU_DAG_Processing_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385603382
git clone --depth 1 --no-tags https://github.com/SymbiFlow/axi-vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374645171
git clone --depth 1 --no-tags https://github.com/openx86/w8086.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356811098
git clone --depth 1 --no-tags https://github.com/milestone12/JSON.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374102370
git clone --depth 1 --no-tags https://github.com/ecilasun/nekoichiarticle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372057909
git clone --depth 1 --no-tags https://github.com/kitune-san/KFMMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374140772
git clone --depth 1 --no-tags https://github.com/NazerkeT/MultilevelTLB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384497694
git clone --depth 1 --no-tags https://github.com/jnestor/hw_pq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377256637
git clone --depth 1 --no-tags https://github.com/FranzLuepke/HW_SW_Codesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359617378
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358672066
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/FIFO_UVM_Testbench_Reactive_Stimulus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365276062
git clone --depth 1 --no-tags https://github.com/msinger/dmg-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357352227
git clone --depth 1 --no-tags https://github.com/hdlguy/iir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390370983
git clone --depth 1 --no-tags https://github.com/mirkat1206/NCTUEE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385997486
git clone --depth 1 --no-tags https://github.com/SpiNNakerManchester/spif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353965484
git clone --depth 1 --no-tags https://github.com/mcai/chisel-rv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356726350
git clone --depth 1 --no-tags https://github.com/HDLForBeginners/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384778656
git clone --depth 1 --no-tags https://github.com/JennahF/ComputerArchitectureLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353278534
git clone --depth 1 --no-tags https://github.com/LearnToDoShit-com/svToolset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371787066
git clone --depth 1 --no-tags https://github.com/sramxtr/fpgas_from_scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364746184
git clone --depth 1 --no-tags https://github.com/rksingh23/UVM_TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354421236
git clone --depth 1 --no-tags https://github.com/0xArt/Super_SPI_Master_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376691745
git clone --depth 1 --no-tags https://github.com/emrii/DPRAM-Design-and-UVM-based-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382069986
git clone --depth 1 --no-tags https://github.com/jhy1000/systemverilog_assertion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354177792
git clone --depth 1 --no-tags https://github.com/dineshannayya/qspim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389543192
git clone --depth 1 --no-tags https://github.com/Tristone1217/asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356521393
git clone --depth 1 --no-tags https://github.com/bitglitcher/QuantaRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376647026
git clone --depth 1 --no-tags https://github.com/OmriRaz/CPUCamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370700105
git clone --depth 1 --no-tags https://github.com/stevefalco/ansi-terminal-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359251948
git clone --depth 1 --no-tags https://github.com/YosysHQ-Docs/AppNote-109.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364363339
git clone --depth 1 --no-tags https://github.com/jontio/jfpga_i2c_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358128348
git clone --depth 1 --no-tags https://github.com/VerificaticationStudio/MultPortedRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374436397
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_S_R_Latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378030716
git clone --depth 1 --no-tags https://github.com/yanyirui/uart_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387500453
git clone --depth 1 --no-tags https://github.com/lllirunze/Digital_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372665209
git clone --depth 1 --no-tags https://github.com/siglabsoss/ip-library-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377055955
git clone --depth 1 --no-tags https://github.com/ESCA-RISC-V/ov7670_with_cnn_open.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385486770
git clone --depth 1 --no-tags https://github.com/2bitsin/Q2A03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354700857
git clone --depth 1 --no-tags https://github.com/MaxwellWjj/DBN-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378011242
git clone --depth 1 --no-tags https://github.com/george-hcc/virotti-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374621841
git clone --depth 1 --no-tags https://github.com/zyasui/HyperRAM_AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389501131
git clone --depth 1 --no-tags https://github.com/theSergeyGusev/simple10GbaseR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379055209
git clone --depth 1 --no-tags https://github.com/gregorykemp/sample_uvm_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354146952
git clone --depth 1 --no-tags https://github.com/0n1shi/fpga-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361766993
git clone --depth 1 --no-tags https://github.com/mohamed-elkhawas/ROCE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353774633
git clone --depth 1 --no-tags https://github.com/ChrisAndrea2011/Sync_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361542250
git clone --depth 1 --no-tags https://github.com/1009qjm/BIT-SERIAL-MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390628278
git clone --depth 1 --no-tags https://github.com/dave41266/cpu8080-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357783056
git clone --depth 1 --no-tags https://github.com/VSHEV92/Fast_Fourier_Correlation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360961094
git clone --depth 1 --no-tags https://github.com/botliu/rkvproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373204725
git clone --depth 1 --no-tags https://github.com/skmtti/div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353406379
git clone --depth 1 --no-tags https://github.com/karin0018/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366232768
git clone --depth 1 --no-tags https://github.com/lcbeams/DE10-Lite_Accelerometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367531158
git clone --depth 1 --no-tags https://github.com/black-parrot-hdk/arty-parrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358745616
git clone --depth 1 --no-tags https://github.com/mfkiwl/fyp-rca-taiga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354908734
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Four-port-switch-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390224135
git clone --depth 1 --no-tags https://github.com/joydddd/OoO-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360063892
git clone --depth 1 --no-tags https://github.com/my-smilence/LM96570.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368449208
git clone --depth 1 --no-tags https://github.com/cxdzyq1110/design_pattern_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358770427
git clone --depth 1 --no-tags https://github.com/Shihhaolin/verificatio-of-mux4-1-using-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394544762
git clone --depth 1 --no-tags https://github.com/1009qjm/A-Simple-AXI-DMA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394856869
git clone --depth 1 --no-tags https://github.com/Sizhe-Zhang/HDC-SystemVerilog-Cadio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362286695
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358857586
git clone --depth 1 --no-tags https://github.com/iremkalkanli/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371520321
git clone --depth 1 --no-tags https://github.com/black-parrot-hdk/black-parrot-subsystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388273750
git clone --depth 1 --no-tags https://github.com/mfkiwl/RV32IMF-MicroGT_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395148518
git clone --depth 1 --no-tags https://github.com/uranusb/SYN_FIFO_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364364335
