{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719774471214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719774471215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 02:07:51 2024 " "Processing started: Mon Jul 01 02:07:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719774471215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719774471215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adxl -c adxl " "Command: quartus_map --read_settings_files=on --write_settings_files=off adxl -c adxl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719774471215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719774471759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driveled.sv 1 1 " "Found 1 design units, including 1 entities, in source file driveled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driveLed " "Found entity 1: driveLed" {  } { { "driveLed.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/driveLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adxl.sv 1 1 " "Found 1 design units, including 1 entities, in source file adxl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adxl " "Found entity 1: adxl" {  } { { "adxl.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/adxl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rwcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file rwcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RWControl " "Found entity 1: RWControl" {  } { { "RWControl.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/RWControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_freq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytff.sv 1 1 " "Found 1 design units, including 1 entities, in source file mytff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mytff " "Found entity 1: mytff" {  } { { "mytff.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/mytff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.sv 1 1 " "Found 1 design units, including 1 entities, in source file mydff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Found entity 1: mydff" {  } { { "mydff.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/mydff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.sv(27) " "Verilog HDL information at control.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "control.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/control.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1719774471869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit " "Found entity 1: transmit" {  } { { "transmit.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/transmit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spicom.sv 1 1 " "Found 1 design units, including 1 entities, in source file spicom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spiCom " "Found entity 1: spiCom" {  } { { "spiCom.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/spiCom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive.sv 1 1 " "Found 1 design units, including 1 entities, in source file receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive " "Found entity 1: receive" {  } { { "receive.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/receive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719774471880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719774471880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk0 div_freq.sv(5) " "Verilog HDL Implicit Net warning at div_freq.sv(5): created implicit net for \"clk0\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 div_freq.sv(6) " "Verilog HDL Implicit Net warning at div_freq.sv(6): created implicit net for \"clk1\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 div_freq.sv(7) " "Verilog HDL Implicit Net warning at div_freq.sv(7): created implicit net for \"clk2\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3 div_freq.sv(8) " "Verilog HDL Implicit Net warning at div_freq.sv(8): created implicit net for \"clk3\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk4 div_freq.sv(9) " "Verilog HDL Implicit Net warning at div_freq.sv(9): created implicit net for \"clk4\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk5 div_freq.sv(10) " "Verilog HDL Implicit Net warning at div_freq.sv(10): created implicit net for \"clk5\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk6 div_freq.sv(11) " "Verilog HDL Implicit Net warning at div_freq.sv(11): created implicit net for \"clk6\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk7 div_freq.sv(12) " "Verilog HDL Implicit Net warning at div_freq.sv(12): created implicit net for \"clk7\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk8 div_freq.sv(13) " "Verilog HDL Implicit Net warning at div_freq.sv(13): created implicit net for \"clk8\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk9 div_freq.sv(14) " "Verilog HDL Implicit Net warning at div_freq.sv(14): created implicit net for \"clk9\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk10 div_freq.sv(15) " "Verilog HDL Implicit Net warning at div_freq.sv(15): created implicit net for \"clk10\"" {  } { { "div_freq.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719774471882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adxl " "Elaborating entity \"adxl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719774471960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:divFrequenceBlock " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:divFrequenceBlock\"" {  } { { "adxl.sv" "divFrequenceBlock" { Text "D:/subject/TeamDE0-Nano/adxl345/adxl.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774471978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mytff div_freq:divFrequenceBlock\|mytff:tff0 " "Elaborating entity \"mytff\" for hierarchy \"div_freq:divFrequenceBlock\|mytff:tff0\"" {  } { { "div_freq.sv" "tff0" { Text "D:/subject/TeamDE0-Nano/adxl345/div_freq.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RWControl RWControl:stateControlBlock " "Elaborating entity \"RWControl\" for hierarchy \"RWControl:stateControlBlock\"" {  } { { "adxl.sv" "stateControlBlock" { Text "D:/subject/TeamDE0-Nano/adxl345/adxl.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiCom spiCom:spiCommunicationBlock " "Elaborating entity \"spiCom\" for hierarchy \"spiCom:spiCommunicationBlock\"" {  } { { "adxl.sv" "spiCommunicationBlock" { Text "D:/subject/TeamDE0-Nano/adxl345/adxl.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control spiCom:spiCommunicationBlock\|control:controlBlock " "Elaborating entity \"control\" for hierarchy \"spiCom:spiCommunicationBlock\|control:controlBlock\"" {  } { { "spiCom.sv" "controlBlock" { Text "D:/subject/TeamDE0-Nano/adxl345/spiCom.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.sv(399) " "Verilog HDL assignment warning at control.sv(399): truncated value with size 32 to match size of target (3)" {  } { { "control.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/control.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719774472103 "|adxl|spiCom:spiCommunicationBlock|control:controlBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit spiCom:spiCommunicationBlock\|transmit:transBlock " "Elaborating entity \"transmit\" for hierarchy \"spiCom:spiCommunicationBlock\|transmit:transBlock\"" {  } { { "spiCom.sv" "transBlock" { Text "D:/subject/TeamDE0-Nano/adxl345/spiCom.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive spiCom:spiCommunicationBlock\|receive:receiveBlock " "Elaborating entity \"receive\" for hierarchy \"spiCom:spiCommunicationBlock\|receive:receiveBlock\"" {  } { { "spiCom.sv" "receiveBlock" { Text "D:/subject/TeamDE0-Nano/adxl345/spiCom.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff spiCom:spiCommunicationBlock\|receive:receiveBlock\|mydff:dff0 " "Elaborating entity \"mydff\" for hierarchy \"spiCom:spiCommunicationBlock\|receive:receiveBlock\|mydff:dff0\"" {  } { { "receive.sv" "dff0" { Text "D:/subject/TeamDE0-Nano/adxl345/receive.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driveLed driveLed:driverLed " "Elaborating entity \"driveLed\" for hierarchy \"driveLed:driverLed\"" {  } { { "adxl.sv" "driverLed" { Text "D:/subject/TeamDE0-Nano/adxl345/adxl.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 driveLed.sv(6) " "Verilog HDL assignment warning at driveLed.sv(6): truncated value with size 32 to match size of target (8)" {  } { { "driveLed.sv" "" { Text "D:/subject/TeamDE0-Nano/adxl345/driveLed.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719774472307 "|adxl|driveLed:driverLed"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_o driverLed " "Port \"data_o\" does not exist in macrofunction \"driverLed\"" {  } { { "adxl.sv" "driverLed" { Text "D:/subject/TeamDE0-Nano/adxl345/adxl.sv" 46 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719774472402 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1719774472439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/subject/TeamDE0-Nano/adxl345/output_files/adxl.map.smsg " "Generated suppressed messages file D:/subject/TeamDE0-Nano/adxl345/output_files/adxl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1719774472623 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719774472712 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 01 02:07:52 2024 " "Processing ended: Mon Jul 01 02:07:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719774472712 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719774472712 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719774472712 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719774472712 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 15 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719774473327 ""}
