$date
	Sat Oct 22 22:33:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#731371
b1000 !
1"
#731374
b1000 &
b1000 %
1$
#731375
0"
#731378
b100 &
b100 %
#731382
b10 &
b10 %
#731386
b1 &
b1 %
1#
#731390
b0 &
0#
b0 %
0$
#1667345
b11010 !
1"
#1667346
b11010 &
b11010 %
1$
#1667347
0"
#1667350
b1101 &
b1101 %
#1667354
b101000 &
b101000 %
#1667358
b10100 &
b10100 %
#1667362
b1010 &
b1010 %
#1667366
b101 &
b101 %
#1667370
b10000 &
b10000 %
#1667374
b1000 &
b1000 %
#1667378
b100 &
b100 %
#1667382
b10 &
b10 %
#1667386
b1 &
b1 %
1#
#1667390
b0 &
0#
b0 %
0$
#2692857
b10000 !
1"
#2692858
b10000 &
b10000 %
1$
#2692859
0"
#2692862
b1000 &
b1000 %
#2692866
b100 &
b100 %
#2692870
b10 &
b10 %
#2692874
b1 &
b1 %
1#
#2692878
b0 &
0#
b0 %
0$
#4500012
