{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  6 14:57:12 2012 " "Info: Processing started: Tue Nov  6 14:57:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c cpu_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c cpu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "src/alu.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/alu.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "src/adder.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/phase_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/phase_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_gen " "Info: Found entity 1: phase_gen" {  } { { "src/phase_gen.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/phase_gen.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "src/register_file.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Info: Found entity 1: top_module" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Info: Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w top_module.v(48) " "Warning (10036): Verilog HDL or VHDL warning at top_module.v(48): object \"w\" assigned a value but never read" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top_module.v(126) " "Warning (10230): Verilog HDL assignment warning at top_module.v(126): truncated value with size 32 to match size of target (3)" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_module.v(188) " "Info (10264): Verilog HDL Case Statement information at top_module.v(188): all case item expressions in this case statement are onehot" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_gen phase_gen:pg " "Info: Elaborating entity \"phase_gen\" for hierarchy \"phase_gen:pg\"" {  } { { "src/top_module.v" "pg" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Info: Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "src/top_module.v" "register" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(13) " "Warning (10240): Verilog HDL Always Construct warning at register_file.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src/register_file.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "src/top_module.v" "alu" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(18) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(18): incomplete case statement has no default case item" {  } { { "src/alu.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/alu.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "calc calc alu.v(15) " "Warning (10776): Verilog HDL warning at alu.v(15): variable calc in static task or function calc may have unintended latch behavior" {  } { { "src/alu.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/alu.v" 15 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "calc alu.v(15) " "Warning (10241): Verilog HDL Function Declaration warning at alu.v(15): function \"calc\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "src/alu.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/alu.v" 15 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "calc 0 alu.v(15) " "Warning (10030): Net \"calc\" at alu.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "src/alu.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/alu.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memory mem " "Error: Node instance \"memory\" instantiates undefined entity \"mem\"" {  } { { "src/top_module.v" "memory" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 99 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Error: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  6 14:57:13 2012 " "Error: Processing ended: Tue Nov  6 14:57:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
