//Verilog code for 4 bit binary to gray code converter
module converter_bg(input [3:0]b,output [3:0]g);
assign g[3]=b[3];
assign g[2]=b[3]^b[2];
assign g[1]=b[2]^b[1];
assign g[0]=b[1]^b[0];
endmodule

///// Testbench /////
module tb_converter_bg;
reg [3:0]b;
wire [3:0]g;
converter_bg uut(b,g);
initial begin
$monitor("%t B = %b  G = %b",$time,b,g);
    b=4'b0100;
#10 b=4'b0010;
#10 b=4'b1010;
#10 b=4'b1110;
#10 $stop;
end
endmodule
