$comment
	File created using the following command:
		vcd file Clock.msim.vcd -direction
$end
$date
	Mon Oct 19 10:50:10 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module clock_vhd_vec_tst $end
$var wire 1 ! BarramentoEntrada_t [7] $end
$var wire 1 " BarramentoEntrada_t [6] $end
$var wire 1 # BarramentoEntrada_t [5] $end
$var wire 1 $ BarramentoEntrada_t [4] $end
$var wire 1 % BarramentoEntrada_t [3] $end
$var wire 1 & BarramentoEntrada_t [2] $end
$var wire 1 ' BarramentoEntrada_t [1] $end
$var wire 1 ( BarramentoEntrada_t [0] $end
$var wire 1 ) BarramentoSaida_t [7] $end
$var wire 1 * BarramentoSaida_t [6] $end
$var wire 1 + BarramentoSaida_t [5] $end
$var wire 1 , BarramentoSaida_t [4] $end
$var wire 1 - BarramentoSaida_t [3] $end
$var wire 1 . BarramentoSaida_t [2] $end
$var wire 1 / BarramentoSaida_t [1] $end
$var wire 1 0 BarramentoSaida_t [0] $end
$var wire 1 1 CLOCK_50 $end
$var wire 1 2 enderecoRAMROM_DEBUG [7] $end
$var wire 1 3 enderecoRAMROM_DEBUG [6] $end
$var wire 1 4 enderecoRAMROM_DEBUG [5] $end
$var wire 1 5 enderecoRAMROM_DEBUG [4] $end
$var wire 1 6 enderecoRAMROM_DEBUG [3] $end
$var wire 1 7 enderecoRAMROM_DEBUG [2] $end
$var wire 1 8 enderecoRAMROM_DEBUG [1] $end
$var wire 1 9 enderecoRAMROM_DEBUG [0] $end
$var wire 1 : FPGA_RESET_N $end
$var wire 1 ; habBaseTempo_t $end
$var wire 1 < habilita_t [7] $end
$var wire 1 = habilita_t [6] $end
$var wire 1 > habilita_t [5] $end
$var wire 1 ? habilita_t [4] $end
$var wire 1 @ habilita_t [3] $end
$var wire 1 A habilita_t [2] $end
$var wire 1 B habilita_t [1] $end
$var wire 1 C habilita_t [0] $end
$var wire 1 D habilitahex_t [7] $end
$var wire 1 E habilitahex_t [6] $end
$var wire 1 F habilitahex_t [5] $end
$var wire 1 G habilitahex_t [4] $end
$var wire 1 H habilitahex_t [3] $end
$var wire 1 I habilitahex_t [2] $end
$var wire 1 J habilitahex_t [1] $end
$var wire 1 K habilitahex_t [0] $end
$var wire 1 L HEX0 [6] $end
$var wire 1 M HEX0 [5] $end
$var wire 1 N HEX0 [4] $end
$var wire 1 O HEX0 [3] $end
$var wire 1 P HEX0 [2] $end
$var wire 1 Q HEX0 [1] $end
$var wire 1 R HEX0 [0] $end
$var wire 1 S HEX1 [6] $end
$var wire 1 T HEX1 [5] $end
$var wire 1 U HEX1 [4] $end
$var wire 1 V HEX1 [3] $end
$var wire 1 W HEX1 [2] $end
$var wire 1 X HEX1 [1] $end
$var wire 1 Y HEX1 [0] $end
$var wire 1 Z HEX2 [6] $end
$var wire 1 [ HEX2 [5] $end
$var wire 1 \ HEX2 [4] $end
$var wire 1 ] HEX2 [3] $end
$var wire 1 ^ HEX2 [2] $end
$var wire 1 _ HEX2 [1] $end
$var wire 1 ` HEX2 [0] $end
$var wire 1 a HEX3 [6] $end
$var wire 1 b HEX3 [5] $end
$var wire 1 c HEX3 [4] $end
$var wire 1 d HEX3 [3] $end
$var wire 1 e HEX3 [2] $end
$var wire 1 f HEX3 [1] $end
$var wire 1 g HEX3 [0] $end
$var wire 1 h HEX4 [6] $end
$var wire 1 i HEX4 [5] $end
$var wire 1 j HEX4 [4] $end
$var wire 1 k HEX4 [3] $end
$var wire 1 l HEX4 [2] $end
$var wire 1 m HEX4 [1] $end
$var wire 1 n HEX4 [0] $end
$var wire 1 o HEX5 [6] $end
$var wire 1 p HEX5 [5] $end
$var wire 1 q HEX5 [4] $end
$var wire 1 r HEX5 [3] $end
$var wire 1 s HEX5 [2] $end
$var wire 1 t HEX5 [1] $end
$var wire 1 u HEX5 [0] $end
$var wire 1 v KEY [3] $end
$var wire 1 w KEY [2] $end
$var wire 1 x KEY [1] $end
$var wire 1 y KEY [0] $end
$var wire 1 z LimpaBaseTempo_t $end
$var wire 1 { opcode_t [3] $end
$var wire 1 | opcode_t [2] $end
$var wire 1 } opcode_t [1] $end
$var wire 1 ~ opcode_t [0] $end
$var wire 1 !! SW [9] $end
$var wire 1 "! SW [8] $end
$var wire 1 #! SW [7] $end
$var wire 1 $! SW [6] $end
$var wire 1 %! SW [5] $end
$var wire 1 &! SW [4] $end
$var wire 1 '! SW [3] $end
$var wire 1 (! SW [2] $end
$var wire 1 )! SW [1] $end
$var wire 1 *! SW [0] $end
$var wire 1 +! ULA_t [7] $end
$var wire 1 ,! ULA_t [6] $end
$var wire 1 -! ULA_t [5] $end
$var wire 1 .! ULA_t [4] $end
$var wire 1 /! ULA_t [3] $end
$var wire 1 0! ULA_t [2] $end
$var wire 1 1! ULA_t [1] $end
$var wire 1 2! ULA_t [0] $end

$scope module i1 $end
$var wire 1 3! gnd $end
$var wire 1 4! vcc $end
$var wire 1 5! unknown $end
$var wire 1 6! devoe $end
$var wire 1 7! devclrn $end
$var wire 1 8! devpor $end
$var wire 1 9! ww_devoe $end
$var wire 1 :! ww_devclrn $end
$var wire 1 ;! ww_devpor $end
$var wire 1 <! ww_CLOCK_50 $end
$var wire 1 =! ww_SW [9] $end
$var wire 1 >! ww_SW [8] $end
$var wire 1 ?! ww_SW [7] $end
$var wire 1 @! ww_SW [6] $end
$var wire 1 A! ww_SW [5] $end
$var wire 1 B! ww_SW [4] $end
$var wire 1 C! ww_SW [3] $end
$var wire 1 D! ww_SW [2] $end
$var wire 1 E! ww_SW [1] $end
$var wire 1 F! ww_SW [0] $end
$var wire 1 G! ww_KEY [3] $end
$var wire 1 H! ww_KEY [2] $end
$var wire 1 I! ww_KEY [1] $end
$var wire 1 J! ww_KEY [0] $end
$var wire 1 K! ww_FPGA_RESET_N $end
$var wire 1 L! ww_HEX0 [6] $end
$var wire 1 M! ww_HEX0 [5] $end
$var wire 1 N! ww_HEX0 [4] $end
$var wire 1 O! ww_HEX0 [3] $end
$var wire 1 P! ww_HEX0 [2] $end
$var wire 1 Q! ww_HEX0 [1] $end
$var wire 1 R! ww_HEX0 [0] $end
$var wire 1 S! ww_HEX1 [6] $end
$var wire 1 T! ww_HEX1 [5] $end
$var wire 1 U! ww_HEX1 [4] $end
$var wire 1 V! ww_HEX1 [3] $end
$var wire 1 W! ww_HEX1 [2] $end
$var wire 1 X! ww_HEX1 [1] $end
$var wire 1 Y! ww_HEX1 [0] $end
$var wire 1 Z! ww_HEX2 [6] $end
$var wire 1 [! ww_HEX2 [5] $end
$var wire 1 \! ww_HEX2 [4] $end
$var wire 1 ]! ww_HEX2 [3] $end
$var wire 1 ^! ww_HEX2 [2] $end
$var wire 1 _! ww_HEX2 [1] $end
$var wire 1 `! ww_HEX2 [0] $end
$var wire 1 a! ww_HEX3 [6] $end
$var wire 1 b! ww_HEX3 [5] $end
$var wire 1 c! ww_HEX3 [4] $end
$var wire 1 d! ww_HEX3 [3] $end
$var wire 1 e! ww_HEX3 [2] $end
$var wire 1 f! ww_HEX3 [1] $end
$var wire 1 g! ww_HEX3 [0] $end
$var wire 1 h! ww_HEX4 [6] $end
$var wire 1 i! ww_HEX4 [5] $end
$var wire 1 j! ww_HEX4 [4] $end
$var wire 1 k! ww_HEX4 [3] $end
$var wire 1 l! ww_HEX4 [2] $end
$var wire 1 m! ww_HEX4 [1] $end
$var wire 1 n! ww_HEX4 [0] $end
$var wire 1 o! ww_HEX5 [6] $end
$var wire 1 p! ww_HEX5 [5] $end
$var wire 1 q! ww_HEX5 [4] $end
$var wire 1 r! ww_HEX5 [3] $end
$var wire 1 s! ww_HEX5 [2] $end
$var wire 1 t! ww_HEX5 [1] $end
$var wire 1 u! ww_HEX5 [0] $end
$var wire 1 v! ww_habilita_t [7] $end
$var wire 1 w! ww_habilita_t [6] $end
$var wire 1 x! ww_habilita_t [5] $end
$var wire 1 y! ww_habilita_t [4] $end
$var wire 1 z! ww_habilita_t [3] $end
$var wire 1 {! ww_habilita_t [2] $end
$var wire 1 |! ww_habilita_t [1] $end
$var wire 1 }! ww_habilita_t [0] $end
$var wire 1 ~! ww_habilitahex_t [7] $end
$var wire 1 !" ww_habilitahex_t [6] $end
$var wire 1 "" ww_habilitahex_t [5] $end
$var wire 1 #" ww_habilitahex_t [4] $end
$var wire 1 $" ww_habilitahex_t [3] $end
$var wire 1 %" ww_habilitahex_t [2] $end
$var wire 1 &" ww_habilitahex_t [1] $end
$var wire 1 '" ww_habilitahex_t [0] $end
$var wire 1 (" ww_BarramentoSaida_t [7] $end
$var wire 1 )" ww_BarramentoSaida_t [6] $end
$var wire 1 *" ww_BarramentoSaida_t [5] $end
$var wire 1 +" ww_BarramentoSaida_t [4] $end
$var wire 1 ," ww_BarramentoSaida_t [3] $end
$var wire 1 -" ww_BarramentoSaida_t [2] $end
$var wire 1 ." ww_BarramentoSaida_t [1] $end
$var wire 1 /" ww_BarramentoSaida_t [0] $end
$var wire 1 0" ww_enderecoRAMROM_DEBUG [7] $end
$var wire 1 1" ww_enderecoRAMROM_DEBUG [6] $end
$var wire 1 2" ww_enderecoRAMROM_DEBUG [5] $end
$var wire 1 3" ww_enderecoRAMROM_DEBUG [4] $end
$var wire 1 4" ww_enderecoRAMROM_DEBUG [3] $end
$var wire 1 5" ww_enderecoRAMROM_DEBUG [2] $end
$var wire 1 6" ww_enderecoRAMROM_DEBUG [1] $end
$var wire 1 7" ww_enderecoRAMROM_DEBUG [0] $end
$var wire 1 8" ww_ULA_t [7] $end
$var wire 1 9" ww_ULA_t [6] $end
$var wire 1 :" ww_ULA_t [5] $end
$var wire 1 ;" ww_ULA_t [4] $end
$var wire 1 <" ww_ULA_t [3] $end
$var wire 1 =" ww_ULA_t [2] $end
$var wire 1 >" ww_ULA_t [1] $end
$var wire 1 ?" ww_ULA_t [0] $end
$var wire 1 @" ww_opcode_t [3] $end
$var wire 1 A" ww_opcode_t [2] $end
$var wire 1 B" ww_opcode_t [1] $end
$var wire 1 C" ww_opcode_t [0] $end
$var wire 1 D" ww_BarramentoEntrada_t [7] $end
$var wire 1 E" ww_BarramentoEntrada_t [6] $end
$var wire 1 F" ww_BarramentoEntrada_t [5] $end
$var wire 1 G" ww_BarramentoEntrada_t [4] $end
$var wire 1 H" ww_BarramentoEntrada_t [3] $end
$var wire 1 I" ww_BarramentoEntrada_t [2] $end
$var wire 1 J" ww_BarramentoEntrada_t [1] $end
$var wire 1 K" ww_BarramentoEntrada_t [0] $end
$var wire 1 L" ww_habBaseTempo_t $end
$var wire 1 M" ww_LimpaBaseTempo_t $end
$var wire 1 N" \FPGA_RESET_N~input_o\ $end
$var wire 1 O" \CLOCK_50~input_o\ $end
$var wire 1 P" \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 Q" \interfaceBaseTempo|Add0~105_sumout\ $end
$var wire 1 R" \processador|inc|Add0~1_sumout\ $end
$var wire 1 S" \processador|inc|Add0~2\ $end
$var wire 1 T" \processador|inc|Add0~5_sumout\ $end
$var wire 1 U" \~GND~combout\ $end
$var wire 1 V" \processador|inc|Add0~14\ $end
$var wire 1 W" \processador|inc|Add0~17_sumout\ $end
$var wire 1 X" \processador|inc|Add0~18\ $end
$var wire 1 Y" \processador|inc|Add0~21_sumout\ $end
$var wire 1 Z" \processador|inc|Add0~22\ $end
$var wire 1 [" \processador|inc|Add0~25_sumout\ $end
$var wire 1 \" \processador|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ]" \processador|ROM|memROM~6_combout\ $end
$var wire 1 ^" \processador|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 _" \processador|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 `" \processador|ROM|memROM~5_combout\ $end
$var wire 1 a" \processador|ROM|memROM~7_combout\ $end
$var wire 1 b" \processador|inc|Add0~26\ $end
$var wire 1 c" \processador|inc|Add0~29_sumout\ $end
$var wire 1 d" \processador|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 e" \processador|ROM|memROM~3_combout\ $end
$var wire 1 f" \processador|ROM|memROM~1_combout\ $end
$var wire 1 g" \processador|ROM|memROM~11_combout\ $end
$var wire 1 h" \processador|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 i" \processador|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 j" \processador|ROM|memROM~0_combout\ $end
$var wire 1 k" \processador|ROM|memROM~10_combout\ $end
$var wire 1 l" \processador|inc|Add0~6\ $end
$var wire 1 m" \processador|inc|Add0~9_sumout\ $end
$var wire 1 n" \processador|inc|Add0~10\ $end
$var wire 1 o" \processador|inc|Add0~13_sumout\ $end
$var wire 1 p" \processador|ROM|memROM~2_combout\ $end
$var wire 1 q" \processador|ROM|memROM~4_combout\ $end
$var wire 1 r" \processador|ROM|memROM~14_combout\ $end
$var wire 1 s" \processador|ROM|memROM~15_combout\ $end
$var wire 1 t" \processador|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 u" \processador|ROM|memROM~16_combout\ $end
$var wire 1 v" \processador|ROM|memROM~17_combout\ $end
$var wire 1 w" \processador|ROM|memROM~18_combout\ $end
$var wire 1 x" \processador|ROM|memROM~19_combout\ $end
$var wire 1 y" \processador|ROM|memROM~12_combout\ $end
$var wire 1 z" \processador|ROM|memROM~13_combout\ $end
$var wire 1 {" \processador|UC|palavraControle[3]~0_combout\ $end
$var wire 1 |" \processador|UC|Equal3~0_combout\ $end
$var wire 1 }" \processador|ROM|memROM~21_combout\ $end
$var wire 1 ~" \processador|ROM|memROM~22_combout\ $end
$var wire 1 !# \Decoder|LessThan0~0_combout\ $end
$var wire 1 "# \Decoder|habilita[1]~0_combout\ $end
$var wire 1 ## \Decoder|Equal6~0_combout\ $end
$var wire 1 $# \interfaceChaves|saida[0]~11_combout\ $end
$var wire 1 %# \processador|UC|Equal5~0_combout\ $end
$var wire 1 &# \processador|MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 '# \processador|ROM|memROM~23_combout\ $end
$var wire 1 (# \processador|ROM|memROM~24_combout\ $end
$var wire 1 )# \processador|Registradores|registrador~223_combout\ $end
$var wire 1 *# \processador|ROM|memROM~25_combout\ $end
$var wire 1 +# \processador|Registradores|registrador~225_combout\ $end
$var wire 1 ,# \processador|Registradores|registrador~65_q\ $end
$var wire 1 -# \processador|Registradores|registrador~226_combout\ $end
$var wire 1 .# \processador|Registradores|registrador~73_q\ $end
$var wire 1 /# \processador|Registradores|registrador~213_combout\ $end
$var wire 1 0# \processador|Registradores|registrador~227_combout\ $end
$var wire 1 1# \processador|Registradores|registrador~17_q\ $end
$var wire 1 2# \processador|Registradores|registrador~228_combout\ $end
$var wire 1 3# \processador|Registradores|registrador~25_q\ $end
$var wire 1 4# \processador|Registradores|registrador~229_combout\ $end
$var wire 1 5# \processador|Registradores|registrador~33_q\ $end
$var wire 1 6# \processador|Registradores|registrador~214_combout\ $end
$var wire 1 7# \processador|Registradores|registrador~222_combout\ $end
$var wire 1 8# \processador|Registradores|registrador~81_q\ $end
$var wire 1 9# \processador|ROM|memROM~28_combout\ $end
$var wire 1 :# \processador|ROM|memROM~20_combout\ $end
$var wire 1 ;# \processador|Registradores|registrador~221_combout\ $end
$var wire 1 <# \processador|Registradores|registrador~89_q\ $end
$var wire 1 =# \processador|Registradores|registrador~224_combout\ $end
$var wire 1 ># \processador|Registradores|registrador~97_q\ $end
$var wire 1 ?# \processador|ROM|memROM~27_combout\ $end
$var wire 1 @# \processador|ROM|memROM~26_combout\ $end
$var wire 1 A# \processador|Registradores|registrador~189_combout\ $end
$var wire 1 B# \processador|Registradores|registrador~157_combout\ $end
$var wire 1 C# \processador|Registradores|registrador~32_q\ $end
$var wire 1 D# \processador|Registradores|registrador~16_q\ $end
$var wire 1 E# \processador|Registradores|registrador~24_q\ $end
$var wire 1 F# \processador|Registradores|registrador~212_combout\ $end
$var wire 1 G# \processador|Registradores|registrador~88_q\ $end
$var wire 1 H# \processador|Registradores|registrador~80_q\ $end
$var wire 1 I# \processador|Registradores|registrador~96_q\ $end
$var wire 1 J# \processador|Registradores|registrador~185_combout\ $end
$var wire 1 K# \processador|Registradores|registrador~153_combout\ $end
$var wire 1 L# \processador|Registradores|registrador~15_q\ $end
$var wire 1 M# \processador|Registradores|registrador~23_q\ $end
$var wire 1 N# \processador|Registradores|registrador~31_q\ $end
$var wire 1 O# \processador|Registradores|registrador~210_combout\ $end
$var wire 1 P# \processador|Registradores|registrador~79_q\ $end
$var wire 1 Q# \processador|Registradores|registrador~87_q\ $end
$var wire 1 R# \processador|Registradores|registrador~95_q\ $end
$var wire 1 S# \processador|Registradores|registrador~181_combout\ $end
$var wire 1 T# \processador|Registradores|registrador~149_combout\ $end
$var wire 1 U# \processador|Registradores|registrador~78_q\ $end
$var wire 1 V# \processador|Registradores|registrador~86_q\ $end
$var wire 1 W# \processador|Registradores|registrador~94_q\ $end
$var wire 1 X# \processador|Registradores|registrador~22_q\ $end
$var wire 1 Y# \processador|Registradores|registrador~14_q\ $end
$var wire 1 Z# \processador|Registradores|registrador~30_q\ $end
$var wire 1 [# \processador|Registradores|registrador~177_combout\ $end
$var wire 1 \# \processador|Registradores|registrador~145_combout\ $end
$var wire 1 ]# \processador|Registradores|registrador~208_combout\ $end
$var wire 1 ^# \processador|Registradores|registrador~85_q\ $end
$var wire 1 _# \processador|Registradores|registrador~93feeder_combout\ $end
$var wire 1 `# \processador|Registradores|registrador~93_q\ $end
$var wire 1 a# \processador|Registradores|registrador~77_q\ $end
$var wire 1 b# \processador|Registradores|registrador~13_q\ $end
$var wire 1 c# \processador|Registradores|registrador~21_q\ $end
$var wire 1 d# \processador|Registradores|registrador~29_q\ $end
$var wire 1 e# \processador|Registradores|registrador~173_combout\ $end
$var wire 1 f# \processador|Registradores|registrador~141_combout\ $end
$var wire 1 g# \processador|Registradores|registrador~206_combout\ $end
$var wire 1 h# \processador|ULA|Add0~34_cout\ $end
$var wire 1 i# \processador|ULA|Add0~1_sumout\ $end
$var wire 1 j# \processador|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 k# \processador|Registradores|registrador~69_q\ $end
$var wire 1 l# \processador|Registradores|registrador~61_q\ $end
$var wire 1 m# \processador|Registradores|registrador~205_combout\ $end
$var wire 1 n# \processador|ULA|Add0~2\ $end
$var wire 1 o# \processador|ULA|Add0~5_sumout\ $end
$var wire 1 p# \processador|MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 q# \processador|Registradores|registrador~62feeder_combout\ $end
$var wire 1 r# \processador|Registradores|registrador~62_q\ $end
$var wire 1 s# \processador|Registradores|registrador~70_q\ $end
$var wire 1 t# \processador|Registradores|registrador~207_combout\ $end
$var wire 1 u# \processador|ULA|Add0~6\ $end
$var wire 1 v# \processador|ULA|Add0~9_sumout\ $end
$var wire 1 w# \processador|MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 x# \processador|Registradores|registrador~71_q\ $end
$var wire 1 y# \processador|Registradores|registrador~63_q\ $end
$var wire 1 z# \processador|Registradores|registrador~209_combout\ $end
$var wire 1 {# \processador|ULA|Add0~10\ $end
$var wire 1 |# \processador|ULA|Add0~13_sumout\ $end
$var wire 1 }# \processador|MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 ~# \processador|Registradores|registrador~72_q\ $end
$var wire 1 !$ \processador|Registradores|registrador~64_q\ $end
$var wire 1 "$ \processador|Registradores|registrador~211_combout\ $end
$var wire 1 #$ \processador|ULA|Add0~14\ $end
$var wire 1 $$ \processador|ULA|Add0~17_sumout\ $end
$var wire 1 %$ \processador|MUX_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 &$ \processador|Registradores|registrador~74_q\ $end
$var wire 1 '$ \processador|Registradores|registrador~66_q\ $end
$var wire 1 ($ \processador|Registradores|registrador~215_combout\ $end
$var wire 1 )$ \processador|Registradores|registrador~98_q\ $end
$var wire 1 *$ \processador|Registradores|registrador~82_q\ $end
$var wire 1 +$ \processador|Registradores|registrador~90_q\ $end
$var wire 1 ,$ \processador|Registradores|registrador~18_q\ $end
$var wire 1 -$ \processador|Registradores|registrador~34_q\ $end
$var wire 1 .$ \processador|Registradores|registrador~26_q\ $end
$var wire 1 /$ \processador|Registradores|registrador~193_combout\ $end
$var wire 1 0$ \processador|Registradores|registrador~161_combout\ $end
$var wire 1 1$ \processador|Registradores|registrador~216_combout\ $end
$var wire 1 2$ \processador|ULA|Add0~18\ $end
$var wire 1 3$ \processador|ULA|Add0~21_sumout\ $end
$var wire 1 4$ \processador|flipflop|data_out~2_combout\ $end
$var wire 1 5$ \processador|flipflop|data_out~0_combout\ $end
$var wire 1 6$ \processador|ULA|saida[1]~1_combout\ $end
$var wire 1 7$ \processador|flipflop|data_out~3_combout\ $end
$var wire 1 8$ \processador|Registradores|registrador~75_q\ $end
$var wire 1 9$ \processador|Registradores|registrador~67_q\ $end
$var wire 1 :$ \processador|Registradores|registrador~217_combout\ $end
$var wire 1 ;$ \processador|Registradores|registrador~19DUPLICATE_q\ $end
$var wire 1 <$ \processador|Registradores|registrador~35_q\ $end
$var wire 1 =$ \processador|Registradores|registrador~27_q\ $end
$var wire 1 >$ \processador|Registradores|registrador~218_combout\ $end
$var wire 1 ?$ \processador|ULA|Add0~22\ $end
$var wire 1 @$ \processador|ULA|Add0~25_sumout\ $end
$var wire 1 A$ \processador|MUX_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 B$ \processador|Registradores|registrador~91_q\ $end
$var wire 1 C$ \processador|Registradores|registrador~83_q\ $end
$var wire 1 D$ \processador|Registradores|registrador~99_q\ $end
$var wire 1 E$ \processador|Registradores|registrador~19_q\ $end
$var wire 1 F$ \processador|Registradores|registrador~35DUPLICATE_q\ $end
$var wire 1 G$ \processador|Registradores|registrador~197_combout\ $end
$var wire 1 H$ \processador|Registradores|registrador~165_combout\ $end
$var wire 1 I$ \processador|Registradores|registrador~68_q\ $end
$var wire 1 J$ \processador|Registradores|registrador~76_q\ $end
$var wire 1 K$ \processador|Registradores|registrador~219_combout\ $end
$var wire 1 L$ \processador|Registradores|registrador~36_q\ $end
$var wire 1 M$ \processador|Registradores|registrador~28_q\ $end
$var wire 1 N$ \processador|Registradores|registrador~20_q\ $end
$var wire 1 O$ \processador|Registradores|registrador~220_combout\ $end
$var wire 1 P$ \processador|ULA|Add0~26\ $end
$var wire 1 Q$ \processador|ULA|Add0~29_sumout\ $end
$var wire 1 R$ \processador|MUX_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 S$ \processador|Registradores|registrador~92_q\ $end
$var wire 1 T$ \processador|Registradores|registrador~84_q\ $end
$var wire 1 U$ \processador|Registradores|registrador~100_q\ $end
$var wire 1 V$ \processador|Registradores|registrador~201_combout\ $end
$var wire 1 W$ \processador|Registradores|registrador~169_combout\ $end
$var wire 1 X$ \processador|flipflop|data_out~4_combout\ $end
$var wire 1 Y$ \processador|flipflop|data_out~1_combout\ $end
$var wire 1 Z$ \processador|flipflop|data_out~5_combout\ $end
$var wire 1 [$ \processador|flipflop|data_out~q\ $end
$var wire 1 \$ \processador|comb~0_combout\ $end
$var wire 1 ]$ \processador|ROM|memROM~8_combout\ $end
$var wire 1 ^$ \processador|ROM|memROM~9_combout\ $end
$var wire 1 _$ \Decoder|Equal7~0_combout\ $end
$var wire 1 `$ \interfaceBaseTempo|Add0~106\ $end
$var wire 1 a$ \interfaceBaseTempo|Add0~101_sumout\ $end
$var wire 1 b$ \interfaceBaseTempo|Add0~102\ $end
$var wire 1 c$ \interfaceBaseTempo|Add0~97_sumout\ $end
$var wire 1 d$ \interfaceBaseTempo|Add0~98\ $end
$var wire 1 e$ \interfaceBaseTempo|Add0~93_sumout\ $end
$var wire 1 f$ \interfaceBaseTempo|Add0~94\ $end
$var wire 1 g$ \interfaceBaseTempo|Add0~89_sumout\ $end
$var wire 1 h$ \interfaceBaseTempo|Add0~90\ $end
$var wire 1 i$ \interfaceBaseTempo|Add0~85_sumout\ $end
$var wire 1 j$ \interfaceBaseTempo|Add0~86\ $end
$var wire 1 k$ \interfaceBaseTempo|Add0~37_sumout\ $end
$var wire 1 l$ \interfaceBaseTempo|Add0~38\ $end
$var wire 1 m$ \interfaceBaseTempo|Add0~33_sumout\ $end
$var wire 1 n$ \interfaceBaseTempo|Add0~34\ $end
$var wire 1 o$ \interfaceBaseTempo|Add0~25_sumout\ $end
$var wire 1 p$ \interfaceBaseTempo|Add0~26\ $end
$var wire 1 q$ \interfaceBaseTempo|Add0~29_sumout\ $end
$var wire 1 r$ \interfaceBaseTempo|Add0~30\ $end
$var wire 1 s$ \interfaceBaseTempo|Add0~21_sumout\ $end
$var wire 1 t$ \interfaceBaseTempo|Add0~22\ $end
$var wire 1 u$ \interfaceBaseTempo|Add0~17_sumout\ $end
$var wire 1 v$ \interfaceBaseTempo|Add0~18\ $end
$var wire 1 w$ \interfaceBaseTempo|Add0~41_sumout\ $end
$var wire 1 x$ \interfaceBaseTempo|Add0~42\ $end
$var wire 1 y$ \interfaceBaseTempo|Add0~45_sumout\ $end
$var wire 1 z$ \interfaceBaseTempo|Add0~46\ $end
$var wire 1 {$ \interfaceBaseTempo|Add0~13_sumout\ $end
$var wire 1 |$ \interfaceBaseTempo|Add0~14\ $end
$var wire 1 }$ \interfaceBaseTempo|Add0~49_sumout\ $end
$var wire 1 ~$ \interfaceBaseTempo|Add0~50\ $end
$var wire 1 !% \interfaceBaseTempo|Add0~53_sumout\ $end
$var wire 1 "% \interfaceBaseTempo|Add0~54\ $end
$var wire 1 #% \interfaceBaseTempo|Add0~57_sumout\ $end
$var wire 1 $% \interfaceBaseTempo|Add0~58\ $end
$var wire 1 %% \interfaceBaseTempo|Add0~5_sumout\ $end
$var wire 1 &% \interfaceBaseTempo|Add0~6\ $end
$var wire 1 '% \interfaceBaseTempo|Add0~9_sumout\ $end
$var wire 1 (% \interfaceBaseTempo|Add0~10\ $end
$var wire 1 )% \interfaceBaseTempo|Add0~61_sumout\ $end
$var wire 1 *% \interfaceBaseTempo|Add0~62\ $end
$var wire 1 +% \interfaceBaseTempo|Add0~65_sumout\ $end
$var wire 1 ,% \interfaceBaseTempo|passouUmSegundo~4_combout\ $end
$var wire 1 -% \interfaceBaseTempo|Add0~66\ $end
$var wire 1 .% \interfaceBaseTempo|Add0~1_sumout\ $end
$var wire 1 /% \interfaceBaseTempo|Add0~2\ $end
$var wire 1 0% \interfaceBaseTempo|Add0~77_sumout\ $end
$var wire 1 1% \interfaceBaseTempo|Add0~78\ $end
$var wire 1 2% \interfaceBaseTempo|Add0~73_sumout\ $end
$var wire 1 3% \interfaceBaseTempo|Add0~74\ $end
$var wire 1 4% \interfaceBaseTempo|Add0~69_sumout\ $end
$var wire 1 5% \interfaceBaseTempo|Add0~70\ $end
$var wire 1 6% \interfaceBaseTempo|Add0~81_sumout\ $end
$var wire 1 7% \interfaceBaseTempo|passouUmSegundo~5_combout\ $end
$var wire 1 8% \interfaceBaseTempo|passouUmSegundo~1_combout\ $end
$var wire 1 9% \interfaceBaseTempo|passouUmSegundo~2_combout\ $end
$var wire 1 :% \interfaceBaseTempo|contador[11]~DUPLICATE_q\ $end
$var wire 1 ;% \interfaceBaseTempo|passouUmSegundo~0_combout\ $end
$var wire 1 <% \interfaceBaseTempo|passouUmSegundo~3_combout\ $end
$var wire 1 =% \interfaceBaseTempo|passouUmSegundo~6_combout\ $end
$var wire 1 >% \interfaceBaseTempo|passouUmSegundo~q\ $end
$var wire 1 ?% \Decoder|habilita[1]~1_combout\ $end
$var wire 1 @% \Decoder|LessThan0~1_combout\ $end
$var wire 1 A% \Decoder|Equal6~1_combout\ $end
$var wire 1 B% \KEY[3]~input_o\ $end
$var wire 1 C% \KEY[2]~input_o\ $end
$var wire 1 D% \interfaceBtn|saida[0]~0_combout\ $end
$var wire 1 E% \KEY[1]~input_o\ $end
$var wire 1 F% \KEY[0]~input_o\ $end
$var wire 1 G% \interfaceBtn|saida[0]~1_combout\ $end
$var wire 1 H% \interfaceBtn|saida[0]~2_combout\ $end
$var wire 1 I% \SW[8]~input_o\ $end
$var wire 1 J% \SW[9]~input_o\ $end
$var wire 1 K% \interfaceChaves|saida[0]~8_combout\ $end
$var wire 1 L% \SW[5]~input_o\ $end
$var wire 1 M% \SW[1]~input_o\ $end
$var wire 1 N% \SW[0]~input_o\ $end
$var wire 1 O% \SW[4]~input_o\ $end
$var wire 1 P% \interfaceChaves|Mux0~0_combout\ $end
$var wire 1 Q% \SW[3]~input_o\ $end
$var wire 1 R% \SW[6]~input_o\ $end
$var wire 1 S% \SW[7]~input_o\ $end
$var wire 1 T% \SW[2]~input_o\ $end
$var wire 1 U% \interfaceChaves|Mux0~1_combout\ $end
$var wire 1 V% \interfaceChaves|saida[0]~9_combout\ $end
$var wire 1 W% \interfaceChaves|saida[0]~10_combout\ $end
$var wire 1 X% \interfaceHEX|conversorHex0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 Y% \interfaceHEX|conversorHex0|saida7seg[0]~feeder_combout\ $end
$var wire 1 Z% \Decoder|Equal0~0_combout\ $end
$var wire 1 [% \interfaceHEX|conversorHex0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 \% \interfaceHEX|conversorHex0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ]% \interfaceHEX|conversorHex0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ^% \interfaceHEX|conversorHex0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 _% \interfaceHEX|conversorHex0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 `% \interfaceHEX|conversorHex0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 a% \Decoder|Equal1~0_combout\ $end
$var wire 1 b% \processador|ULA|saida[0]~0_combout\ $end
$var wire 1 c% \processador|ULA|saida[2]~2_combout\ $end
$var wire 1 d% \processador|ULA|saida[3]~3_combout\ $end
$var wire 1 e% \processador|ULA|saida[4]~4_combout\ $end
$var wire 1 f% \processador|ULA|saida[5]~5_combout\ $end
$var wire 1 g% \processador|ULA|saida[6]~6_combout\ $end
$var wire 1 h% \processador|ULA|saida[7]~7_combout\ $end
$var wire 1 i% \processador|UC|palavraControle\ [10] $end
$var wire 1 j% \processador|UC|palavraControle\ [9] $end
$var wire 1 k% \processador|UC|palavraControle\ [8] $end
$var wire 1 l% \processador|UC|palavraControle\ [7] $end
$var wire 1 m% \processador|UC|palavraControle\ [6] $end
$var wire 1 n% \processador|UC|palavraControle\ [5] $end
$var wire 1 o% \processador|UC|palavraControle\ [4] $end
$var wire 1 p% \processador|UC|palavraControle\ [3] $end
$var wire 1 q% \processador|UC|palavraControle\ [2] $end
$var wire 1 r% \processador|UC|palavraControle\ [1] $end
$var wire 1 s% \processador|UC|palavraControle\ [0] $end
$var wire 1 t% \processador|PC|DOUT\ [7] $end
$var wire 1 u% \processador|PC|DOUT\ [6] $end
$var wire 1 v% \processador|PC|DOUT\ [5] $end
$var wire 1 w% \processador|PC|DOUT\ [4] $end
$var wire 1 x% \processador|PC|DOUT\ [3] $end
$var wire 1 y% \processador|PC|DOUT\ [2] $end
$var wire 1 z% \processador|PC|DOUT\ [1] $end
$var wire 1 {% \processador|PC|DOUT\ [0] $end
$var wire 1 |% \interfaceHEX|conversorHex0|saida7seg\ [6] $end
$var wire 1 }% \interfaceHEX|conversorHex0|saida7seg\ [5] $end
$var wire 1 ~% \interfaceHEX|conversorHex0|saida7seg\ [4] $end
$var wire 1 !& \interfaceHEX|conversorHex0|saida7seg\ [3] $end
$var wire 1 "& \interfaceHEX|conversorHex0|saida7seg\ [2] $end
$var wire 1 #& \interfaceHEX|conversorHex0|saida7seg\ [1] $end
$var wire 1 $& \interfaceHEX|conversorHex0|saida7seg\ [0] $end
$var wire 1 %& \interfaceBaseTempo|contador\ [26] $end
$var wire 1 && \interfaceBaseTempo|contador\ [25] $end
$var wire 1 '& \interfaceBaseTempo|contador\ [24] $end
$var wire 1 (& \interfaceBaseTempo|contador\ [23] $end
$var wire 1 )& \interfaceBaseTempo|contador\ [22] $end
$var wire 1 *& \interfaceBaseTempo|contador\ [21] $end
$var wire 1 +& \interfaceBaseTempo|contador\ [20] $end
$var wire 1 ,& \interfaceBaseTempo|contador\ [19] $end
$var wire 1 -& \interfaceBaseTempo|contador\ [18] $end
$var wire 1 .& \interfaceBaseTempo|contador\ [17] $end
$var wire 1 /& \interfaceBaseTempo|contador\ [16] $end
$var wire 1 0& \interfaceBaseTempo|contador\ [15] $end
$var wire 1 1& \interfaceBaseTempo|contador\ [14] $end
$var wire 1 2& \interfaceBaseTempo|contador\ [13] $end
$var wire 1 3& \interfaceBaseTempo|contador\ [12] $end
$var wire 1 4& \interfaceBaseTempo|contador\ [11] $end
$var wire 1 5& \interfaceBaseTempo|contador\ [10] $end
$var wire 1 6& \interfaceBaseTempo|contador\ [9] $end
$var wire 1 7& \interfaceBaseTempo|contador\ [8] $end
$var wire 1 8& \interfaceBaseTempo|contador\ [7] $end
$var wire 1 9& \interfaceBaseTempo|contador\ [6] $end
$var wire 1 :& \interfaceBaseTempo|contador\ [5] $end
$var wire 1 ;& \interfaceBaseTempo|contador\ [4] $end
$var wire 1 <& \interfaceBaseTempo|contador\ [3] $end
$var wire 1 =& \interfaceBaseTempo|contador\ [2] $end
$var wire 1 >& \interfaceBaseTempo|contador\ [1] $end
$var wire 1 ?& \interfaceBaseTempo|contador\ [0] $end
$var wire 1 @& \interfaceHEX|conversorHex1|saida7seg\ [6] $end
$var wire 1 A& \interfaceHEX|conversorHex1|saida7seg\ [5] $end
$var wire 1 B& \interfaceHEX|conversorHex1|saida7seg\ [4] $end
$var wire 1 C& \interfaceHEX|conversorHex1|saida7seg\ [3] $end
$var wire 1 D& \interfaceHEX|conversorHex1|saida7seg\ [2] $end
$var wire 1 E& \interfaceHEX|conversorHex1|saida7seg\ [1] $end
$var wire 1 F& \interfaceHEX|conversorHex1|saida7seg\ [0] $end
$var wire 1 G& \interfaceBaseTempo|ALT_INV_contador\ [26] $end
$var wire 1 H& \interfaceBaseTempo|ALT_INV_contador\ [25] $end
$var wire 1 I& \interfaceBaseTempo|ALT_INV_contador\ [24] $end
$var wire 1 J& \interfaceBaseTempo|ALT_INV_contador\ [23] $end
$var wire 1 K& \interfaceBaseTempo|ALT_INV_contador\ [22] $end
$var wire 1 L& \interfaceBaseTempo|ALT_INV_contador\ [21] $end
$var wire 1 M& \interfaceBaseTempo|ALT_INV_contador\ [20] $end
$var wire 1 N& \interfaceBaseTempo|ALT_INV_contador\ [19] $end
$var wire 1 O& \interfaceBaseTempo|ALT_INV_contador\ [18] $end
$var wire 1 P& \interfaceBaseTempo|ALT_INV_contador\ [17] $end
$var wire 1 Q& \interfaceBaseTempo|ALT_INV_contador\ [16] $end
$var wire 1 R& \interfaceBaseTempo|ALT_INV_contador\ [15] $end
$var wire 1 S& \interfaceBaseTempo|ALT_INV_contador\ [14] $end
$var wire 1 T& \interfaceBaseTempo|ALT_INV_contador\ [13] $end
$var wire 1 U& \interfaceBaseTempo|ALT_INV_contador\ [12] $end
$var wire 1 V& \interfaceBaseTempo|ALT_INV_contador\ [11] $end
$var wire 1 W& \interfaceBaseTempo|ALT_INV_contador\ [10] $end
$var wire 1 X& \interfaceBaseTempo|ALT_INV_contador\ [9] $end
$var wire 1 Y& \interfaceBaseTempo|ALT_INV_contador\ [8] $end
$var wire 1 Z& \interfaceBaseTempo|ALT_INV_contador\ [7] $end
$var wire 1 [& \interfaceBaseTempo|ALT_INV_contador\ [6] $end
$var wire 1 \& \interfaceBaseTempo|ALT_INV_contador\ [5] $end
$var wire 1 ]& \interfaceBaseTempo|ALT_INV_contador\ [4] $end
$var wire 1 ^& \interfaceBaseTempo|ALT_INV_contador\ [3] $end
$var wire 1 _& \interfaceBaseTempo|ALT_INV_contador\ [2] $end
$var wire 1 `& \interfaceBaseTempo|ALT_INV_contador\ [1] $end
$var wire 1 a& \interfaceBaseTempo|ALT_INV_contador\ [0] $end
$var wire 1 b& \processador|Registradores|ALT_INV_registrador~201_combout\ $end
$var wire 1 c& \processador|Registradores|ALT_INV_registrador~197_combout\ $end
$var wire 1 d& \processador|Registradores|ALT_INV_registrador~193_combout\ $end
$var wire 1 e& \processador|Registradores|ALT_INV_registrador~189_combout\ $end
$var wire 1 f& \processador|Registradores|ALT_INV_registrador~185_combout\ $end
$var wire 1 g& \processador|Registradores|ALT_INV_registrador~181_combout\ $end
$var wire 1 h& \processador|Registradores|ALT_INV_registrador~177_combout\ $end
$var wire 1 i& \processador|Registradores|ALT_INV_registrador~173_combout\ $end
$var wire 1 j& \processador|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 k& \processador|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 l& \processador|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 m& \processador|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 n& \processador|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 o& \processador|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 p& \processador|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 q& \processador|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 r& \processador|Registradores|ALT_INV_registrador~169_combout\ $end
$var wire 1 s& \processador|Registradores|ALT_INV_registrador~165_combout\ $end
$var wire 1 t& \processador|Registradores|ALT_INV_registrador~161_combout\ $end
$var wire 1 u& \processador|Registradores|ALT_INV_registrador~157_combout\ $end
$var wire 1 v& \processador|Registradores|ALT_INV_registrador~153_combout\ $end
$var wire 1 w& \processador|Registradores|ALT_INV_registrador~149_combout\ $end
$var wire 1 x& \processador|Registradores|ALT_INV_registrador~145_combout\ $end
$var wire 1 y& \processador|Registradores|ALT_INV_registrador~141_combout\ $end
$var wire 1 z& \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 {& \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 |& \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 }& \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ~& \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 !' \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 "' \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 #' \processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 $' \interfaceHEX|conversorHex0|ALT_INV_rascSaida7seg[0]~0_combout\ $end
$var wire 1 %' \processador|ULA|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 &' \processador|UC|ALT_INV_palavraControle[3]~0_combout\ $end
$var wire 1 '' \processador|ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 (' \processador|ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 )' \processador|ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 *' \processador|ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 +' \processador|ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 ,' \processador|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 -' \processador|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 .' \processador|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 /' \Decoder|ALT_INV_Equal6~1_combout\ $end
$var wire 1 0' \Decoder|ALT_INV_Equal6~0_combout\ $end
$var wire 1 1' \processador|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 2' \processador|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 3' \processador|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 4' \processador|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 5' \Decoder|ALT_INV_habilita[1]~1_combout\ $end
$var wire 1 6' \Decoder|ALT_INV_habilita[1]~0_combout\ $end
$var wire 1 7' \Decoder|ALT_INV_LessThan0~1_combout\ $end
$var wire 1 8' \processador|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 9' \processador|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 :' \processador|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 ;' \processador|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 <' \processador|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 =' \processador|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 >' \Decoder|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 ?' \processador|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 @' \processador|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 A' \processador|ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 B' \processador|MUX_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 C' \processador|UC|ALT_INV_Equal5~0_combout\ $end
$var wire 1 D' \processador|flipflop|ALT_INV_data_out~4_combout\ $end
$var wire 1 E' \processador|flipflop|ALT_INV_data_out~3_combout\ $end
$var wire 1 F' \processador|flipflop|ALT_INV_data_out~2_combout\ $end
$var wire 1 G' \processador|flipflop|ALT_INV_data_out~1_combout\ $end
$var wire 1 H' \processador|flipflop|ALT_INV_data_out~0_combout\ $end
$var wire 1 I' \interfaceChaves|ALT_INV_saida[0]~11_combout\ $end
$var wire 1 J' \interfaceChaves|ALT_INV_saida[0]~10_combout\ $end
$var wire 1 K' \interfaceChaves|ALT_INV_saida[0]~9_combout\ $end
$var wire 1 L' \interfaceChaves|ALT_INV_saida[0]~8_combout\ $end
$var wire 1 M' \interfaceChaves|ALT_INV_Mux0~1_combout\ $end
$var wire 1 N' \interfaceChaves|ALT_INV_Mux0~0_combout\ $end
$var wire 1 O' \interfaceBtn|ALT_INV_saida[0]~2_combout\ $end
$var wire 1 P' \interfaceBtn|ALT_INV_saida[0]~1_combout\ $end
$var wire 1 Q' \interfaceBtn|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 R' \processador|Registradores|ALT_INV_registrador~220_combout\ $end
$var wire 1 S' \processador|Registradores|ALT_INV_registrador~36_q\ $end
$var wire 1 T' \processador|Registradores|ALT_INV_registrador~28_q\ $end
$var wire 1 U' \processador|Registradores|ALT_INV_registrador~20_q\ $end
$var wire 1 V' \processador|Registradores|ALT_INV_registrador~219_combout\ $end
$var wire 1 W' \processador|Registradores|ALT_INV_registrador~76_q\ $end
$var wire 1 X' \processador|Registradores|ALT_INV_registrador~68_q\ $end
$var wire 1 Y' \processador|Registradores|ALT_INV_registrador~218_combout\ $end
$var wire 1 Z' \processador|Registradores|ALT_INV_registrador~35_q\ $end
$var wire 1 [' \processador|Registradores|ALT_INV_registrador~27_q\ $end
$var wire 1 \' \processador|Registradores|ALT_INV_registrador~19_q\ $end
$var wire 1 ]' \processador|Registradores|ALT_INV_registrador~217_combout\ $end
$var wire 1 ^' \processador|Registradores|ALT_INV_registrador~75_q\ $end
$var wire 1 _' \processador|Registradores|ALT_INV_registrador~67_q\ $end
$var wire 1 `' \processador|Registradores|ALT_INV_registrador~216_combout\ $end
$var wire 1 a' \processador|Registradores|ALT_INV_registrador~34_q\ $end
$var wire 1 b' \processador|Registradores|ALT_INV_registrador~26_q\ $end
$var wire 1 c' \processador|Registradores|ALT_INV_registrador~18_q\ $end
$var wire 1 d' \processador|Registradores|ALT_INV_registrador~215_combout\ $end
$var wire 1 e' \processador|Registradores|ALT_INV_registrador~74_q\ $end
$var wire 1 f' \processador|Registradores|ALT_INV_registrador~66_q\ $end
$var wire 1 g' \processador|Registradores|ALT_INV_registrador~214_combout\ $end
$var wire 1 h' \processador|Registradores|ALT_INV_registrador~33_q\ $end
$var wire 1 i' \processador|Registradores|ALT_INV_registrador~25_q\ $end
$var wire 1 j' \processador|Registradores|ALT_INV_registrador~17_q\ $end
$var wire 1 k' \processador|Registradores|ALT_INV_registrador~213_combout\ $end
$var wire 1 l' \processador|Registradores|ALT_INV_registrador~73_q\ $end
$var wire 1 m' \processador|Registradores|ALT_INV_registrador~65_q\ $end
$var wire 1 n' \processador|Registradores|ALT_INV_registrador~212_combout\ $end
$var wire 1 o' \processador|Registradores|ALT_INV_registrador~32_q\ $end
$var wire 1 p' \processador|Registradores|ALT_INV_registrador~24_q\ $end
$var wire 1 q' \processador|Registradores|ALT_INV_registrador~16_q\ $end
$var wire 1 r' \processador|Registradores|ALT_INV_registrador~211_combout\ $end
$var wire 1 s' \processador|Registradores|ALT_INV_registrador~72_q\ $end
$var wire 1 t' \processador|Registradores|ALT_INV_registrador~64_q\ $end
$var wire 1 u' \processador|Registradores|ALT_INV_registrador~210_combout\ $end
$var wire 1 v' \processador|Registradores|ALT_INV_registrador~31_q\ $end
$var wire 1 w' \processador|Registradores|ALT_INV_registrador~23_q\ $end
$var wire 1 x' \processador|Registradores|ALT_INV_registrador~15_q\ $end
$var wire 1 y' \processador|Registradores|ALT_INV_registrador~209_combout\ $end
$var wire 1 z' \processador|Registradores|ALT_INV_registrador~71_q\ $end
$var wire 1 {' \processador|Registradores|ALT_INV_registrador~63_q\ $end
$var wire 1 |' \processador|Registradores|ALT_INV_registrador~208_combout\ $end
$var wire 1 }' \processador|Registradores|ALT_INV_registrador~30_q\ $end
$var wire 1 ~' \processador|Registradores|ALT_INV_registrador~22_q\ $end
$var wire 1 !( \processador|Registradores|ALT_INV_registrador~14_q\ $end
$var wire 1 "( \processador|Registradores|ALT_INV_registrador~207_combout\ $end
$var wire 1 #( \processador|Registradores|ALT_INV_registrador~70_q\ $end
$var wire 1 $( \processador|Registradores|ALT_INV_registrador~62_q\ $end
$var wire 1 %( \processador|Registradores|ALT_INV_registrador~206_combout\ $end
$var wire 1 &( \processador|Registradores|ALT_INV_registrador~29_q\ $end
$var wire 1 '( \processador|Registradores|ALT_INV_registrador~21_q\ $end
$var wire 1 (( \processador|Registradores|ALT_INV_registrador~13_q\ $end
$var wire 1 )( \processador|Registradores|ALT_INV_registrador~205_combout\ $end
$var wire 1 *( \interfaceBaseTempo|ALT_INV_passouUmSegundo~q\ $end
$var wire 1 +( \processador|Registradores|ALT_INV_registrador~69_q\ $end
$var wire 1 ,( \processador|Registradores|ALT_INV_registrador~61_q\ $end
$var wire 1 -( \processador|ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 .( \processador|ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 /( \processador|Registradores|ALT_INV_registrador~100_q\ $end
$var wire 1 0( \processador|Registradores|ALT_INV_registrador~84_q\ $end
$var wire 1 1( \processador|Registradores|ALT_INV_registrador~92_q\ $end
$var wire 1 2( \processador|Registradores|ALT_INV_registrador~99_q\ $end
$var wire 1 3( \processador|Registradores|ALT_INV_registrador~83_q\ $end
$var wire 1 4( \processador|Registradores|ALT_INV_registrador~91_q\ $end
$var wire 1 5( \processador|Registradores|ALT_INV_registrador~98_q\ $end
$var wire 1 6( \processador|Registradores|ALT_INV_registrador~82_q\ $end
$var wire 1 7( \processador|Registradores|ALT_INV_registrador~90_q\ $end
$var wire 1 8( \processador|Registradores|ALT_INV_registrador~97_q\ $end
$var wire 1 9( \processador|Registradores|ALT_INV_registrador~81_q\ $end
$var wire 1 :( \processador|Registradores|ALT_INV_registrador~89_q\ $end
$var wire 1 ;( \processador|Registradores|ALT_INV_registrador~96_q\ $end
$var wire 1 <( \processador|Registradores|ALT_INV_registrador~80_q\ $end
$var wire 1 =( \processador|Registradores|ALT_INV_registrador~88_q\ $end
$var wire 1 >( \processador|Registradores|ALT_INV_registrador~95_q\ $end
$var wire 1 ?( \processador|Registradores|ALT_INV_registrador~79_q\ $end
$var wire 1 @( \processador|Registradores|ALT_INV_registrador~87_q\ $end
$var wire 1 A( \processador|Registradores|ALT_INV_registrador~94_q\ $end
$var wire 1 B( \processador|Registradores|ALT_INV_registrador~78_q\ $end
$var wire 1 C( \processador|Registradores|ALT_INV_registrador~86_q\ $end
$var wire 1 D( \processador|Registradores|ALT_INV_registrador~93_q\ $end
$var wire 1 E( \processador|UC|ALT_INV_Equal3~0_combout\ $end
$var wire 1 F( \processador|Registradores|ALT_INV_registrador~77_q\ $end
$var wire 1 G( \processador|Registradores|ALT_INV_registrador~85_q\ $end
$var wire 1 H( \processador|ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 I( \processador|flipflop|ALT_INV_data_out~q\ $end
$var wire 1 J( \processador|Registradores|ALT_INV_registrador~35DUPLICATE_q\ $end
$var wire 1 K( \processador|Registradores|ALT_INV_registrador~19DUPLICATE_q\ $end
$var wire 1 L( \interfaceBaseTempo|ALT_INV_contador[11]~DUPLICATE_q\ $end
$var wire 1 M( \processador|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 N( \processador|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 O( \processador|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 P( \processador|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 Q( \processador|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 R( \processador|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 S( \processador|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 T( \ALT_INV_SW[8]~input_o\ $end
$var wire 1 U( \ALT_INV_SW[9]~input_o\ $end
$var wire 1 V( \ALT_INV_SW[7]~input_o\ $end
$var wire 1 W( \ALT_INV_SW[3]~input_o\ $end
$var wire 1 X( \ALT_INV_SW[6]~input_o\ $end
$var wire 1 Y( \ALT_INV_SW[2]~input_o\ $end
$var wire 1 Z( \ALT_INV_SW[5]~input_o\ $end
$var wire 1 [( \ALT_INV_SW[1]~input_o\ $end
$var wire 1 \( \ALT_INV_SW[4]~input_o\ $end
$var wire 1 ]( \ALT_INV_SW[0]~input_o\ $end
$var wire 1 ^( \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 _( \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 `( \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 a( \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 b( \processador|ROM|ALT_INV_memROM~28_combout\ $end
$var wire 1 c( \processador|ROM|ALT_INV_memROM~27_combout\ $end
$var wire 1 d( \interfaceBaseTempo|ALT_INV_passouUmSegundo~6_combout\ $end
$var wire 1 e( \interfaceBaseTempo|ALT_INV_passouUmSegundo~5_combout\ $end
$var wire 1 f( \interfaceBaseTempo|ALT_INV_passouUmSegundo~4_combout\ $end
$var wire 1 g( \interfaceBaseTempo|ALT_INV_passouUmSegundo~3_combout\ $end
$var wire 1 h( \interfaceBaseTempo|ALT_INV_passouUmSegundo~2_combout\ $end
$var wire 1 i( \interfaceBaseTempo|ALT_INV_passouUmSegundo~1_combout\ $end
$var wire 1 j( \interfaceBaseTempo|ALT_INV_passouUmSegundo~0_combout\ $end
$var wire 1 k( \processador|Registradores|ALT_INV_registrador~223_combout\ $end
$var wire 1 l( \processador|MUX_ULA|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 m( \processador|ROM|ALT_INV_memROM~26_combout\ $end
$var wire 1 n( \processador|ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 o( \processador|UC|ALT_INV_palavraControle\ [5] $end
$var wire 1 p( \processador|ROM|ALT_INV_memROM~24_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
0:
0;
0z
03!
14!
x5!
16!
17!
18!
19!
1:!
1;!
0<!
0K!
0L"
0M"
0N"
0O"
0P"
1Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
1u"
1v"
1w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
1%#
0&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
1n#
0o#
0p#
0q#
0r#
0s#
0t#
1u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
0}#
0~#
0!$
0"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
12$
03$
14$
05$
06$
17$
08$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
1P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
1,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
17%
18%
19%
0:%
0;%
0<%
0=%
0>%
1?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
1`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1$'
1%'
1&'
0''
0('
0)'
0*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
05'
16'
17'
18'
19'
0:'
1;'
0<'
1='
1>'
1?'
1@'
1A'
1B'
0C'
0D'
0E'
0F'
1G'
1H'
0I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1u'
1v'
1w'
1x'
1y'
1z'
1{'
1|'
1}'
1~'
1!(
1"(
1#(
1$(
1%(
1&(
1'(
1((
1)(
1*(
1+(
1,(
1-(
1.(
1/(
10(
11(
12(
13(
14(
15(
16(
17(
18(
19(
1:(
1;(
1<(
1=(
1>(
1?(
1@(
1A(
1B(
1C(
1D(
1E(
1F(
1G(
1H(
1I(
1J(
1K(
1L(
1M(
1N(
1O(
1P(
1Q(
1R(
1S(
1T(
1U(
1V(
1W(
1X(
1Y(
1Z(
1[(
1\(
1](
1^(
1_(
1`(
1a(
1b(
1c(
1d(
0e(
0f(
1g(
0h(
0i(
1j(
1k(
1l(
1m(
1n(
0p(
0v
0w
0x
0y
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
1B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
xi%
xj%
xk%
xl%
xm%
1n%
xo%
xp%
xq%
xr%
xs%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
0o(
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
02
03
04
05
06
07
08
09
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0{
1|
1}
1~
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
$end
#50000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
1?#
0R"
1S"
1'#
0(#
0Q"
1`$
1p(
0A'
0c(
1a$
1T"
1)#
02#
0k(
14#
#100000
01
0<!
0O"
0P"
#150000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1j"
1R"
0S"
1p"
0'#
1(#
1Q"
0`$
0a$
1b$
0p(
1A'
0='
0@'
1c$
1a$
0b$
1T"
0l"
1m"
1k"
1!#
1"#
1q"
0)#
1;#
0m"
0c$
1k(
0;'
06'
0>'
02'
1p#
1}#
0?%
1@%
04#
07'
15'
0l(
14"
16"
1q#
18
16
1|!
0}!
0C
1B
#200000
01
0<!
0O"
0P"
#250000
11
1<!
1O"
1P"
1i"
1G#
1V#
1{%
1?&
0a&
0#'
0C(
0=(
0S(
0j"
0?#
0R"
1S"
0p"
1'#
1*#
1]$
0Q"
1`$
04'
0n(
0A'
1='
1c(
1@'
0a$
1b$
0T"
1l"
0k"
0!#
0"#
0q"
1-#
0;#
1^$
1m"
1c$
03'
1;'
16'
1>'
12'
0p#
0}#
1?%
0@%
1j#
0B'
17'
05'
1l(
17"
04"
06"
0q#
1_#
19
08
06
0|!
1}!
1C
0B
#300000
01
0<!
0O"
0P"
#350000
11
1<!
1O"
1P"
0\"
1h"
0i"
0z%
1y%
1k#
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
0+(
0!'
1"'
1S(
0Q(
1R(
0^$
1T"
0l"
1j"
0u"
0w"
0m"
1n"
1R"
0S"
1f"
1p"
0'#
0(#
0*#
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
1n(
1p(
1A'
0='
0?'
1('
1*'
0@'
13'
1e$
1c$
0d$
0a$
0T"
1o"
1m"
0n"
0j#
1k"
0v"
0x"
0%#
1g"
1!#
1q"
1##
0-#
17#
0o"
0e$
00'
0;'
0>'
01'
1C'
1''
1)'
02'
1B'
07"
0_#
1@%
1A%
09
0/'
07'
14"
15"
0A"
0B"
16"
18
17
16
0}
0|
1!"
1L"
0}!
1E
1;
0C
#400000
01
0<!
0O"
0P"
#450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#500000
01
0<!
0O"
0P"
#550000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
1e$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0e$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#600000
01
0<!
0O"
0P"
#650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
1e$
1o"
04"
15"
1C"
17
06
1~
#700000
01
0<!
0O"
0P"
#750000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
1<&
0^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
0e$
1f$
14'
0='
1('
0@'
1c(
1g$
1e$
0f$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0g$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#800000
01
0<!
0O"
0P"
#850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#900000
01
0<!
0O"
0P"
#950000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#1000000
01
0<!
0O"
0P"
#1050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#1100000
01
0<!
0O"
0P"
#1150000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
0e$
1f$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1e$
0f$
1g$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0g$
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#1200000
01
0<!
0O"
0P"
#1250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#1300000
01
0<!
0O"
0P"
#1350000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
0e$
1f$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
1g$
1e$
0f$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
0g$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#1400000
01
0<!
0O"
0P"
#1450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
0e$
1f$
1o"
04"
15"
1g$
1C"
17
06
1~
#1500000
01
0<!
0O"
0P"
#1550000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
0<&
1;&
0]&
1^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
1e$
0f$
0g$
1h$
14'
0='
1('
0@'
1c(
1i$
1g$
0h$
0e$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0i$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#1600000
01
0<!
0O"
0P"
#1650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#1700000
01
0<!
0O"
0P"
#1750000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#1800000
01
0<!
0O"
0P"
#1850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#1900000
01
0<!
0O"
0P"
#1950000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
1e$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0e$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#2000000
01
0<!
0O"
0P"
#2050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#2100000
01
0<!
0O"
0P"
#2150000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
1e$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0e$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#2200000
01
0<!
0O"
0P"
#2250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
1e$
1o"
04"
15"
1C"
17
06
1~
#2300000
01
0<!
0O"
0P"
#2350000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
1<&
0^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
0e$
1f$
14'
0='
1('
0@'
1c(
0g$
1h$
1e$
0f$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1g$
0h$
1i$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0i$
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#2400000
01
0<!
0O"
0P"
#2450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#2500000
01
0<!
0O"
0P"
#2550000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#2600000
01
0<!
0O"
0P"
#2650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#2700000
01
0<!
0O"
0P"
#2750000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
0e$
1f$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1e$
0f$
0g$
1h$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
1i$
1g$
0h$
0/'
07'
14"
0A"
16"
0i$
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#2800000
01
0<!
0O"
0P"
#2850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#2900000
01
0<!
0O"
0P"
#2950000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
0e$
1f$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0g$
1h$
1e$
0f$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1g$
0h$
1i$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
0i$
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#3000000
01
0<!
0O"
0P"
#3050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
0e$
1f$
1o"
04"
15"
0g$
1h$
1C"
17
06
1i$
1~
#3100000
01
0<!
0O"
0P"
#3150000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
0<&
0;&
1:&
0\&
1]&
1^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
1e$
0f$
1g$
0h$
0i$
1j$
14'
0='
1('
0@'
1c(
1k$
1i$
0j$
0g$
0e$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0k$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#3200000
01
0<!
0O"
0P"
#3250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#3300000
01
0<!
0O"
0P"
#3350000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#3400000
01
0<!
0O"
0P"
#3450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#3500000
01
0<!
0O"
0P"
#3550000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
1e$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0e$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#3600000
01
0<!
0O"
0P"
#3650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#3700000
01
0<!
0O"
0P"
#3750000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
1e$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0e$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#3800000
01
0<!
0O"
0P"
#3850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
1e$
1o"
04"
15"
1C"
17
06
1~
#3900000
01
0<!
0O"
0P"
#3950000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
1<&
0^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
0e$
1f$
14'
0='
1('
0@'
1c(
1g$
1e$
0f$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0g$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#4000000
01
0<!
0O"
0P"
#4050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#4100000
01
0<!
0O"
0P"
#4150000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#4200000
01
0<!
0O"
0P"
#4250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#4300000
01
0<!
0O"
0P"
#4350000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
0e$
1f$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1e$
0f$
1g$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0g$
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#4400000
01
0<!
0O"
0P"
#4450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#4500000
01
0<!
0O"
0P"
#4550000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
0e$
1f$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
1g$
1e$
0f$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
0g$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#4600000
01
0<!
0O"
0P"
#4650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
0e$
1f$
1o"
04"
15"
1g$
1C"
17
06
1~
#4700000
01
0<!
0O"
0P"
#4750000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
0<&
1;&
0]&
1^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
1e$
0f$
0g$
1h$
14'
0='
1('
0@'
1c(
0i$
1j$
1g$
0h$
0e$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1i$
0j$
1k$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0k$
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#4800000
01
0<!
0O"
0P"
#4850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#4900000
01
0<!
0O"
0P"
#4950000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#5000000
01
0<!
0O"
0P"
#5050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#5100000
01
0<!
0O"
0P"
#5150000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
1e$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0e$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#5200000
01
0<!
0O"
0P"
#5250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#5300000
01
0<!
0O"
0P"
#5350000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
1e$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0e$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#5400000
01
0<!
0O"
0P"
#5450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
1e$
1o"
04"
15"
1C"
17
06
1~
#5500000
01
0<!
0O"
0P"
#5550000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
1<&
0^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
0e$
1f$
14'
0='
1('
0@'
1c(
0g$
1h$
1e$
0f$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1g$
0h$
0i$
1j$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
1k$
1i$
0j$
0/'
07'
14"
0A"
16"
0k$
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#5600000
01
0<!
0O"
0P"
#5650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#5700000
01
0<!
0O"
0P"
#5750000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#5800000
01
0<!
0O"
0P"
#5850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#5900000
01
0<!
0O"
0P"
#5950000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
0e$
1f$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1e$
0f$
0g$
1h$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0i$
1j$
1g$
0h$
0/'
07'
14"
0A"
16"
1i$
0j$
1k$
18
16
0|
0k$
1!"
1L"
0}!
1E
1;
0C
#6000000
01
0<!
0O"
0P"
#6050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#6100000
01
0<!
0O"
0P"
#6150000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
0e$
1f$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0g$
1h$
1e$
0f$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1g$
0h$
0i$
1j$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1k$
1i$
0j$
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
0k$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#6200000
01
0<!
0O"
0P"
#6250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
0e$
1f$
1o"
04"
15"
0g$
1h$
1C"
17
06
0i$
1j$
1~
1k$
#6300000
01
0<!
0O"
0P"
#6350000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
0<&
0;&
0:&
19&
0[&
1\&
1]&
1^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
1e$
0f$
1g$
0h$
1i$
0j$
0k$
1l$
14'
0='
1('
0@'
1c(
1m$
1k$
0l$
0i$
0g$
0e$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0m$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#6400000
01
0<!
0O"
0P"
#6450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#6500000
01
0<!
0O"
0P"
#6550000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#6600000
01
0<!
0O"
0P"
#6650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#6700000
01
0<!
0O"
0P"
#6750000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
1e$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0e$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#6800000
01
0<!
0O"
0P"
#6850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#6900000
01
0<!
0O"
0P"
#6950000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
1e$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0e$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#7000000
01
0<!
0O"
0P"
#7050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
1e$
1o"
04"
15"
1C"
17
06
1~
#7100000
01
0<!
0O"
0P"
#7150000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
1<&
0^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
0e$
1f$
14'
0='
1('
0@'
1c(
1g$
1e$
0f$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0g$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#7200000
01
0<!
0O"
0P"
#7250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#7300000
01
0<!
0O"
0P"
#7350000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#7400000
01
0<!
0O"
0P"
#7450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#7500000
01
0<!
0O"
0P"
#7550000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
0e$
1f$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1e$
0f$
1g$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0g$
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#7600000
01
0<!
0O"
0P"
#7650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#7700000
01
0<!
0O"
0P"
#7750000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
0e$
1f$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
1g$
1e$
0f$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
0g$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#7800000
01
0<!
0O"
0P"
#7850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
0e$
1f$
1o"
04"
15"
1g$
1C"
17
06
1~
#7900000
01
0<!
0O"
0P"
#7950000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
0<&
1;&
0]&
1^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
1e$
0f$
0g$
1h$
14'
0='
1('
0@'
1c(
1i$
1g$
0h$
0e$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0i$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#8000000
01
0<!
0O"
0P"
#8050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#8100000
01
0<!
0O"
0P"
#8150000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#8200000
01
0<!
0O"
0P"
#8250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#8300000
01
0<!
0O"
0P"
#8350000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
1e$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0e$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#8400000
01
0<!
0O"
0P"
#8450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#8500000
01
0<!
0O"
0P"
#8550000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
1e$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0e$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#8600000
01
0<!
0O"
0P"
#8650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
1e$
1o"
04"
15"
1C"
17
06
1~
#8700000
01
0<!
0O"
0P"
#8750000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
1<&
0^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
0e$
1f$
14'
0='
1('
0@'
1c(
0g$
1h$
1e$
0f$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1g$
0h$
1i$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0i$
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#8800000
01
0<!
0O"
0P"
#8850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#8900000
01
0<!
0O"
0P"
#8950000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#9000000
01
0<!
0O"
0P"
#9050000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#9100000
01
0<!
0O"
0P"
#9150000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
0e$
1f$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1e$
0f$
0g$
1h$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
1i$
1g$
0h$
0/'
07'
14"
0A"
16"
0i$
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#9200000
01
0<!
0O"
0P"
#9250000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#9300000
01
0<!
0O"
0P"
#9350000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
0c$
1d$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
1c$
0d$
0e$
1f$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0g$
1h$
1e$
0f$
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1g$
0h$
1i$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
0i$
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#9400000
01
0<!
0O"
0P"
#9450000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
0c$
1d$
1;'
06'
0>'
01'
1+'
1\$
0e$
1f$
1o"
04"
15"
0g$
1h$
1C"
17
06
1i$
1~
#9500000
01
0<!
0O"
0P"
#9550000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
0=&
0<&
0;&
1:&
0\&
1]&
1^&
1_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
1c$
0d$
1e$
0f$
1g$
0h$
0i$
1j$
14'
0='
1('
0@'
1c(
0k$
1l$
1i$
0j$
0g$
0e$
0c$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
1k$
0l$
1m$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0m$
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#9600000
01
0<!
0O"
0P"
#9650000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0j"
1r"
0R"
1S"
0f"
0p"
1y"
1}"
1~"
0Q"
1`$
0-(
0.(
0.'
1='
1?'
0,'
1@'
1a$
1T"
0k"
10#
07#
1s"
0g"
0!#
0q"
0##
1z"
0n%
1m#
0)(
1o(
0-'
10'
1;'
1>'
11'
0+'
12'
0@%
0A%
1{"
1Y$
00#
1i#
0n#
0q&
0G'
0&'
1/'
17'
1@"
04"
05"
06"
1o#
0u#
0C"
1Z$
1j#
0Y$
1b%
0p&
1{
08
07
06
1v#
0{#
1G'
0B'
0~
0!"
0L"
1p#
16$
0o&
1}!
1_#
0Z$
1|#
0#$
0%'
0l(
0E
0;
1w#
07$
1c%
0n&
1C
1?"
1q#
1$$
02$
1E'
1}#
1d%
0m&
12!
1>"
13$
0?$
1&#
04$
1e%
0l&
11!
1="
1@$
0P$
1F'
1%$
1f%
0k&
10!
1<"
1Q$
1A$
0X$
1g%
0j&
1/!
1;"
1D'
1R$
1h%
1.!
1:"
1-!
19"
1,!
18"
1+!
#9700000
01
0<!
0O"
0P"
#9750000
11
1<!
1O"
1P"
1\"
0i"
1z%
0{%
0?&
1>&
0`&
1a&
1#'
0"'
1S(
0R(
0T"
1l"
1w"
1R"
0S"
1p"
0y"
0}"
0~"
1Q"
0`$
0a$
1b$
1-(
1.(
1.'
0='
0('
1c$
1a$
0b$
1T"
0l"
0m"
1n"
1x"
1q"
0z"
0i#
1n#
0m#
1o"
1m"
0n"
0c$
1)(
1q&
1-'
0;'
0''
0o#
1u#
0{"
0j#
0b%
0o"
1p&
0v#
1{#
1B'
1&'
0@"
14"
1A"
0p#
06$
1o&
0&#
0w#
0}#
0%$
14$
17$
0A$
0R$
1X$
0c%
0d%
0e%
0f%
0g%
0h%
0_#
0|#
1#$
1%'
1l(
1|
0{
16
1n&
0D'
0E'
0F'
0?"
0q#
0$$
12$
1m&
02!
0>"
03$
1?$
08"
09"
0:"
0;"
0<"
0="
1l&
01!
0@$
1P$
00!
0/!
0.!
0-!
0,!
0+!
1k&
0Q$
1j&
#9800000
01
0<!
0O"
0P"
#9850000
11
1<!
1O"
1P"
1i"
1{%
1?&
0a&
0#'
0S(
0r"
1?#
0R"
1S"
1f"
0p"
1]$
0Q"
1`$
04'
1='
0?'
0c(
1,'
0a$
1b$
0T"
1l"
0s"
1g"
1!#
1"#
0q"
0m"
1n"
1c$
1;'
06'
0>'
01'
1+'
1\$
1o"
04"
15"
1C"
17
06
1~
#9900000
01
0<!
0O"
0P"
#9950000
11
1<!
1O"
1P"
0\"
0i"
0z%
0{%
0?&
0>&
1=&
0_&
1`&
1a&
1#'
1"'
1S(
1R(
0?#
1T"
0l"
1j"
0w"
1R"
0S"
1p"
0]$
1Q"
0`$
1a$
0b$
0c$
1d$
14'
0='
1('
0@'
1c(
1e$
1c$
0d$
0a$
0T"
1m"
0n"
1k"
0"#
0x"
1n%
1q"
1##
0o"
0e$
00'
0;'
0o(
1''
16'
02'
0\$
17#
1@%
1A%
0/'
07'
14"
0A"
16"
18
16
0|
1!"
1L"
0}!
1E
1;
0C
#10000000
