(edif uloha
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2023 4 12 14 49 6)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure uloha.ngc uloha.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library uloha_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell uloha
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port (array (rename ANODES "ANODES<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename leds "leds<6:0>") 7)
              (direction OUTPUT))
            (designator "xc3s200-5-ft256")
            (property TYPE (string "uloha") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:ANODES<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:leds<6:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "uloha_uloha") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_FFd4_renamed_0 "mux1/state_FSM_FFd4")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_FFd3_renamed_1 "mux1/state_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_FFd2_renamed_2 "mux1/state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_FFd1_renamed_3 "mux1/state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_15__ "divider1/Madd_cnt1_d_int_addsub0000_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_14__ "divider1/Madd_cnt1_d_int_addsub0000_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_14__ "divider1/Madd_cnt1_d_int_addsub0000_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_13__ "divider1/Madd_cnt1_d_int_addsub0000_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_13__ "divider1/Madd_cnt1_d_int_addsub0000_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_12__ "divider1/Madd_cnt1_d_int_addsub0000_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_12__ "divider1/Madd_cnt1_d_int_addsub0000_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_11__ "divider1/Madd_cnt1_d_int_addsub0000_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_11__ "divider1/Madd_cnt1_d_int_addsub0000_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_10__ "divider1/Madd_cnt1_d_int_addsub0000_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_10__ "divider1/Madd_cnt1_d_int_addsub0000_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_9__ "divider1/Madd_cnt1_d_int_addsub0000_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_9__ "divider1/Madd_cnt1_d_int_addsub0000_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_8__ "divider1/Madd_cnt1_d_int_addsub0000_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_8__ "divider1/Madd_cnt1_d_int_addsub0000_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_7__ "divider1/Madd_cnt1_d_int_addsub0000_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_7__ "divider1/Madd_cnt1_d_int_addsub0000_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_6__ "divider1/Madd_cnt1_d_int_addsub0000_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_6__ "divider1/Madd_cnt1_d_int_addsub0000_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_5__ "divider1/Madd_cnt1_d_int_addsub0000_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_5__ "divider1/Madd_cnt1_d_int_addsub0000_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_4__ "divider1/Madd_cnt1_d_int_addsub0000_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_4__ "divider1/Madd_cnt1_d_int_addsub0000_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_3__ "divider1/Madd_cnt1_d_int_addsub0000_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_3__ "divider1/Madd_cnt1_d_int_addsub0000_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_2__ "divider1/Madd_cnt1_d_int_addsub0000_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_2__ "divider1/Madd_cnt1_d_int_addsub0000_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_1__ "divider1/Madd_cnt1_d_int_addsub0000_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_1__ "divider1/Madd_cnt1_d_int_addsub0000_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_0__ "divider1/Madd_cnt1_d_int_addsub0000_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_0__ "divider1/Madd_cnt1_d_int_addsub0000_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename dekoder1_Mrom_leds41 "dekoder1/Mrom_leds41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEB") (owner "Xilinx"))
            )
            (instance (rename dekoder1_Mrom_leds21 "dekoder1/Mrom_leds21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEB") (owner "Xilinx"))
            )
            (instance (rename dekoder1_Mrom_leds11 "dekoder1/Mrom_leds11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEB") (owner "Xilinx"))
            )
            (instance (rename dekoder1_Mrom_leds51 "dekoder1/Mrom_leds51")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEE9") (owner "Xilinx"))
            )
            (instance (rename divider1_clk_1kHz_cmp_eq000016_renamed_4 "divider1/clk_1kHz_cmp_eq000016")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename divider1_clk_1kHz_cmp_eq000034_renamed_5 "divider1/clk_1kHz_cmp_eq000034")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008") (owner "Xilinx"))
            )
            (instance (rename divider1_clk_1kHz_cmp_eq000043_renamed_6 "divider1/clk_1kHz_cmp_eq000043")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008") (owner "Xilinx"))
            )
            (instance (rename divider1_clk_1kHz_cmp_eq000055_renamed_7 "divider1/clk_1kHz_cmp_eq000055")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename ANODES_3_OBUF_renamed_8 "ANODES_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ANODES_2_OBUF_renamed_9 "ANODES_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ANODES_1_OBUF_renamed_10 "ANODES_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ANODES_0_OBUF_renamed_11 "ANODES_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_5_OBUF_renamed_12 "leds_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_4_OBUF_renamed_13 "leds_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_2_OBUF_renamed_14 "leds_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_0_OBUF_renamed_15 "leds_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_15 "divider1/cnt1_q_reg_15")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_14 "divider1/cnt1_q_reg_14")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_13 "divider1/cnt1_q_reg_13")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_12 "divider1/cnt1_q_reg_12")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_11 "divider1/cnt1_q_reg_11")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_10 "divider1/cnt1_q_reg_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_9 "divider1/cnt1_q_reg_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_8 "divider1/cnt1_q_reg_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_7 "divider1/cnt1_q_reg_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_6 "divider1/cnt1_q_reg_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_5 "divider1/cnt1_q_reg_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_4 "divider1/cnt1_q_reg_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_3 "divider1/cnt1_q_reg_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_2 "divider1/cnt1_q_reg_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_1 "divider1/cnt1_q_reg_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_cnt1_q_reg_0 "divider1/cnt1_q_reg_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_14__rt_renamed_16 "divider1/Madd_cnt1_d_int_addsub0000_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_13__rt_renamed_17 "divider1/Madd_cnt1_d_int_addsub0000_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_12__rt_renamed_18 "divider1/Madd_cnt1_d_int_addsub0000_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_11__rt_renamed_19 "divider1/Madd_cnt1_d_int_addsub0000_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_10__rt_renamed_20 "divider1/Madd_cnt1_d_int_addsub0000_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_9__rt_renamed_21 "divider1/Madd_cnt1_d_int_addsub0000_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_8__rt_renamed_22 "divider1/Madd_cnt1_d_int_addsub0000_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_7__rt_renamed_23 "divider1/Madd_cnt1_d_int_addsub0000_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_6__rt_renamed_24 "divider1/Madd_cnt1_d_int_addsub0000_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_5__rt_renamed_25 "divider1/Madd_cnt1_d_int_addsub0000_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_4__rt_renamed_26 "divider1/Madd_cnt1_d_int_addsub0000_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_3__rt_renamed_27 "divider1/Madd_cnt1_d_int_addsub0000_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_2__rt_renamed_28 "divider1/Madd_cnt1_d_int_addsub0000_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_cy_1__rt_renamed_29 "divider1/Madd_cnt1_d_int_addsub0000_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_xor_15__rt_renamed_30 "divider1/Madd_cnt1_d_int_addsub0000_xor<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename divider1_clk_1kHz_cmp_eq000055_1 "divider1/clk_1kHz_cmp_eq000055_1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_31 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_Madd_cnt1_d_int_addsub0000_lut_0__INV_0 "divider1/Madd_cnt1_d_int_addsub0000_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_Out31_INV_0 "mux1/state_FSM_Out31_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_Out21_INV_0 "mux1/state_FSM_Out21_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_Out11_INV_0 "mux1/state_FSM_Out11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_state_FSM_Out01_INV_0 "mux1/state_FSM_Out01_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename divider1_clk_1kHz_cmp_eq00004_renamed_32 "divider1/clk_1kHz_cmp_eq00004")
              (viewRef view_1 (cellRef LUT4_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (net (rename ANODES_0_ "ANODES<0>")
              (joined
                (portRef (member ANODES 3))
                (portRef O (instanceRef ANODES_0_OBUF_renamed_11))
              )
            )
            (net (rename ANODES_1_ "ANODES<1>")
              (joined
                (portRef (member ANODES 2))
                (portRef O (instanceRef ANODES_1_OBUF_renamed_10))
              )
            )
            (net (rename ANODES_2_ "ANODES<2>")
              (joined
                (portRef (member ANODES 1))
                (portRef O (instanceRef ANODES_2_OBUF_renamed_9))
              )
            )
            (net (rename ANODES_3_ "ANODES<3>")
              (joined
                (portRef (member ANODES 0))
                (portRef O (instanceRef ANODES_3_OBUF_renamed_8))
              )
            )
            (net ANODES_0_OBUF
              (joined
                (portRef I (instanceRef ANODES_0_OBUF_renamed_11))
                (portRef O (instanceRef mux1_state_FSM_Out31_INV_0))
              )
            )
            (net ANODES_1_OBUF
              (joined
                (portRef I (instanceRef ANODES_1_OBUF_renamed_10))
                (portRef O (instanceRef mux1_state_FSM_Out21_INV_0))
              )
            )
            (net ANODES_2_OBUF
              (joined
                (portRef I (instanceRef ANODES_2_OBUF_renamed_9))
                (portRef O (instanceRef mux1_state_FSM_Out11_INV_0))
              )
            )
            (net ANODES_3_OBUF
              (joined
                (portRef I (instanceRef ANODES_3_OBUF_renamed_8))
                (portRef O (instanceRef mux1_state_FSM_Out01_INV_0))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef PRE (instanceRef mux1_state_FSM_FFd4_renamed_0))
                (portRef CLR (instanceRef mux1_state_FSM_FFd3_renamed_1))
                (portRef CLR (instanceRef mux1_state_FSM_FFd2_renamed_2))
                (portRef CLR (instanceRef mux1_state_FSM_FFd1_renamed_3))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_0__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_0__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_1__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_2__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_3__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_4__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_5__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_6__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_7__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_8__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_9__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_10__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_11__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_12__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_13__))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_14__))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_0__))
              )
            )
            (net N4
              (joined
                (portRef LO (instanceRef divider1_clk_1kHz_cmp_eq00004_renamed_32))
                (portRef I0 (instanceRef divider1_clk_1kHz_cmp_eq000055_1))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_31))
              )
            )
            (net clk_1kHz
              (joined
                (portRef C (instanceRef mux1_state_FSM_FFd4_renamed_0))
                (portRef C (instanceRef mux1_state_FSM_FFd3_renamed_1))
                (portRef C (instanceRef mux1_state_FSM_FFd2_renamed_2))
                (portRef C (instanceRef mux1_state_FSM_FFd1_renamed_3))
                (portRef O (instanceRef divider1_clk_1kHz_cmp_eq000055_renamed_7))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef divider1_cnt1_q_reg_15))
                (portRef C (instanceRef divider1_cnt1_q_reg_14))
                (portRef C (instanceRef divider1_cnt1_q_reg_13))
                (portRef C (instanceRef divider1_cnt1_q_reg_12))
                (portRef C (instanceRef divider1_cnt1_q_reg_11))
                (portRef C (instanceRef divider1_cnt1_q_reg_10))
                (portRef C (instanceRef divider1_cnt1_q_reg_9))
                (portRef C (instanceRef divider1_cnt1_q_reg_8))
                (portRef C (instanceRef divider1_cnt1_q_reg_7))
                (portRef C (instanceRef divider1_cnt1_q_reg_6))
                (portRef C (instanceRef divider1_cnt1_q_reg_5))
                (portRef C (instanceRef divider1_cnt1_q_reg_4))
                (portRef C (instanceRef divider1_cnt1_q_reg_3))
                (portRef C (instanceRef divider1_cnt1_q_reg_2))
                (portRef C (instanceRef divider1_cnt1_q_reg_1))
                (portRef C (instanceRef divider1_cnt1_q_reg_0))
                (portRef O (instanceRef clk_BUFGP_renamed_31))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_0_ "divider1/Madd_cnt1_d_int_addsub0000_cy<0>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_0__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_1__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_1__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_10_ "divider1/Madd_cnt1_d_int_addsub0000_cy<10>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_10__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_11__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_11__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_10__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<10>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_10__rt_renamed_20))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_10__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_10__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_11_ "divider1/Madd_cnt1_d_int_addsub0000_cy<11>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_11__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_12__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_12__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_11__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<11>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_11__rt_renamed_19))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_11__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_11__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_12_ "divider1/Madd_cnt1_d_int_addsub0000_cy<12>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_12__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_13__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_13__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_12__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<12>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_12__rt_renamed_18))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_12__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_12__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_13_ "divider1/Madd_cnt1_d_int_addsub0000_cy<13>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_13__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_14__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_14__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_13__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<13>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_13__rt_renamed_17))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_13__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_13__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_14_ "divider1/Madd_cnt1_d_int_addsub0000_cy<14>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_14__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_15__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_14__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<14>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_14__rt_renamed_16))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_14__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_14__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_1_ "divider1/Madd_cnt1_d_int_addsub0000_cy<1>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_1__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_2__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_2__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_1__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<1>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_1__rt_renamed_29))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_1__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_1__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_2_ "divider1/Madd_cnt1_d_int_addsub0000_cy<2>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_2__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_3__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_3__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_2__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<2>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_2__rt_renamed_28))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_2__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_2__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_3_ "divider1/Madd_cnt1_d_int_addsub0000_cy<3>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_3__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_4__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_4__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_3__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<3>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_3__rt_renamed_27))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_3__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_3__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_4_ "divider1/Madd_cnt1_d_int_addsub0000_cy<4>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_4__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_5__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_5__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_4__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<4>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_4__rt_renamed_26))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_4__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_4__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_5_ "divider1/Madd_cnt1_d_int_addsub0000_cy<5>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_5__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_6__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_6__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_5__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<5>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_5__rt_renamed_25))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_5__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_5__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_6_ "divider1/Madd_cnt1_d_int_addsub0000_cy<6>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_6__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_7__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_7__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_6__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<6>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_6__rt_renamed_24))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_6__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_6__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_7_ "divider1/Madd_cnt1_d_int_addsub0000_cy<7>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_7__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_8__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_8__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_7__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<7>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_7__rt_renamed_23))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_7__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_7__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_8_ "divider1/Madd_cnt1_d_int_addsub0000_cy<8>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_8__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_9__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_9__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_8__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<8>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_8__rt_renamed_22))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_8__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_8__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_9_ "divider1/Madd_cnt1_d_int_addsub0000_cy<9>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_9__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_10__))
                (portRef CI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_10__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_cy_9__rt "divider1/Madd_cnt1_d_int_addsub0000_cy<9>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_9__rt_renamed_21))
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_9__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_9__))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_lut_0_ "divider1/Madd_cnt1_d_int_addsub0000_lut<0>")
              (joined
                (portRef S (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_0__))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_0__))
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_lut_0__INV_0))
              )
            )
            (net (rename divider1_Madd_cnt1_d_int_addsub0000_xor_15__rt "divider1/Madd_cnt1_d_int_addsub0000_xor<15>_rt")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_15__rt_renamed_30))
                (portRef LI (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_15__))
              )
            )
            (net (rename divider1_clk_1kHz_cmp_eq000016 "divider1/clk_1kHz_cmp_eq000016")
              (joined
                (portRef O (instanceRef divider1_clk_1kHz_cmp_eq000016_renamed_4))
                (portRef I1 (instanceRef divider1_clk_1kHz_cmp_eq000055_renamed_7))
                (portRef I1 (instanceRef divider1_clk_1kHz_cmp_eq000055_1))
              )
            )
            (net (rename divider1_clk_1kHz_cmp_eq000034 "divider1/clk_1kHz_cmp_eq000034")
              (joined
                (portRef O (instanceRef divider1_clk_1kHz_cmp_eq000034_renamed_5))
                (portRef I2 (instanceRef divider1_clk_1kHz_cmp_eq000055_renamed_7))
                (portRef I2 (instanceRef divider1_clk_1kHz_cmp_eq000055_1))
              )
            )
            (net (rename divider1_clk_1kHz_cmp_eq00004 "divider1/clk_1kHz_cmp_eq00004")
              (joined
                (portRef I0 (instanceRef divider1_clk_1kHz_cmp_eq000055_renamed_7))
                (portRef O (instanceRef divider1_clk_1kHz_cmp_eq00004_renamed_32))
              )
            )
            (net (rename divider1_clk_1kHz_cmp_eq000043 "divider1/clk_1kHz_cmp_eq000043")
              (joined
                (portRef O (instanceRef divider1_clk_1kHz_cmp_eq000043_renamed_6))
                (portRef I3 (instanceRef divider1_clk_1kHz_cmp_eq000055_renamed_7))
                (portRef I3 (instanceRef divider1_clk_1kHz_cmp_eq000055_1))
              )
            )
            (net (rename divider1_clk_1kHz_cmp_eq000055 "divider1/clk_1kHz_cmp_eq000055")
              (joined
                (portRef O (instanceRef divider1_clk_1kHz_cmp_eq000055_1))
                (portRef R (instanceRef divider1_cnt1_q_reg_15))
                (portRef R (instanceRef divider1_cnt1_q_reg_14))
                (portRef R (instanceRef divider1_cnt1_q_reg_13))
                (portRef R (instanceRef divider1_cnt1_q_reg_12))
                (portRef R (instanceRef divider1_cnt1_q_reg_11))
                (portRef R (instanceRef divider1_cnt1_q_reg_10))
                (portRef R (instanceRef divider1_cnt1_q_reg_9))
                (portRef R (instanceRef divider1_cnt1_q_reg_8))
                (portRef R (instanceRef divider1_cnt1_q_reg_7))
                (portRef R (instanceRef divider1_cnt1_q_reg_6))
                (portRef R (instanceRef divider1_cnt1_q_reg_5))
                (portRef R (instanceRef divider1_cnt1_q_reg_4))
                (portRef R (instanceRef divider1_cnt1_q_reg_3))
                (portRef R (instanceRef divider1_cnt1_q_reg_2))
                (portRef R (instanceRef divider1_cnt1_q_reg_1))
                (portRef R (instanceRef divider1_cnt1_q_reg_0))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_0_ "divider1/cnt1_d_int_addsub0000<0>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_0__))
                (portRef D (instanceRef divider1_cnt1_q_reg_0))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_10_ "divider1/cnt1_d_int_addsub0000<10>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_10__))
                (portRef D (instanceRef divider1_cnt1_q_reg_10))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_11_ "divider1/cnt1_d_int_addsub0000<11>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_11__))
                (portRef D (instanceRef divider1_cnt1_q_reg_11))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_12_ "divider1/cnt1_d_int_addsub0000<12>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_12__))
                (portRef D (instanceRef divider1_cnt1_q_reg_12))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_13_ "divider1/cnt1_d_int_addsub0000<13>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_13__))
                (portRef D (instanceRef divider1_cnt1_q_reg_13))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_14_ "divider1/cnt1_d_int_addsub0000<14>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_14__))
                (portRef D (instanceRef divider1_cnt1_q_reg_14))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_15_ "divider1/cnt1_d_int_addsub0000<15>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_15__))
                (portRef D (instanceRef divider1_cnt1_q_reg_15))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_1_ "divider1/cnt1_d_int_addsub0000<1>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_1__))
                (portRef D (instanceRef divider1_cnt1_q_reg_1))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_2_ "divider1/cnt1_d_int_addsub0000<2>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_2__))
                (portRef D (instanceRef divider1_cnt1_q_reg_2))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_3_ "divider1/cnt1_d_int_addsub0000<3>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_3__))
                (portRef D (instanceRef divider1_cnt1_q_reg_3))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_4_ "divider1/cnt1_d_int_addsub0000<4>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_4__))
                (portRef D (instanceRef divider1_cnt1_q_reg_4))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_5_ "divider1/cnt1_d_int_addsub0000<5>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_5__))
                (portRef D (instanceRef divider1_cnt1_q_reg_5))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_6_ "divider1/cnt1_d_int_addsub0000<6>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_6__))
                (portRef D (instanceRef divider1_cnt1_q_reg_6))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_7_ "divider1/cnt1_d_int_addsub0000<7>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_7__))
                (portRef D (instanceRef divider1_cnt1_q_reg_7))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_8_ "divider1/cnt1_d_int_addsub0000<8>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_8__))
                (portRef D (instanceRef divider1_cnt1_q_reg_8))
              )
            )
            (net (rename divider1_cnt1_d_int_addsub0000_9_ "divider1/cnt1_d_int_addsub0000<9>")
              (joined
                (portRef O (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_9__))
                (portRef D (instanceRef divider1_cnt1_q_reg_9))
              )
            )
            (net (rename divider1_cnt1_q_reg_0_ "divider1/cnt1_q_reg<0>")
              (joined
                (portRef Q (instanceRef divider1_cnt1_q_reg_0))
                (portRef I (instanceRef divider1_Madd_cnt1_d_int_addsub0000_lut_0__INV_0))
                (portRef I3 (instanceRef divider1_clk_1kHz_cmp_eq00004_renamed_32))
              )
            )
            (net (rename divider1_cnt1_q_reg_1_ "divider1/cnt1_q_reg<1>")
              (joined
                (portRef Q (instanceRef divider1_cnt1_q_reg_1))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_1__rt_renamed_29))
                (portRef I2 (instanceRef divider1_clk_1kHz_cmp_eq00004_renamed_32))
              )
            )
            (net (rename divider1_cnt1_q_reg_10_ "divider1/cnt1_q_reg<10>")
              (joined
                (portRef I3 (instanceRef divider1_clk_1kHz_cmp_eq000043_renamed_6))
                (portRef Q (instanceRef divider1_cnt1_q_reg_10))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_10__rt_renamed_20))
              )
            )
            (net (rename divider1_cnt1_q_reg_11_ "divider1/cnt1_q_reg<11>")
              (joined
                (portRef I2 (instanceRef divider1_clk_1kHz_cmp_eq000043_renamed_6))
                (portRef Q (instanceRef divider1_cnt1_q_reg_11))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_11__rt_renamed_19))
              )
            )
            (net (rename divider1_cnt1_q_reg_12_ "divider1/cnt1_q_reg<12>")
              (joined
                (portRef I3 (instanceRef divider1_clk_1kHz_cmp_eq000034_renamed_5))
                (portRef Q (instanceRef divider1_cnt1_q_reg_12))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_12__rt_renamed_18))
              )
            )
            (net (rename divider1_cnt1_q_reg_13_ "divider1/cnt1_q_reg<13>")
              (joined
                (portRef I2 (instanceRef divider1_clk_1kHz_cmp_eq000034_renamed_5))
                (portRef Q (instanceRef divider1_cnt1_q_reg_13))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_13__rt_renamed_17))
              )
            )
            (net (rename divider1_cnt1_q_reg_14_ "divider1/cnt1_q_reg<14>")
              (joined
                (portRef I1 (instanceRef divider1_clk_1kHz_cmp_eq000034_renamed_5))
                (portRef Q (instanceRef divider1_cnt1_q_reg_14))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_14__rt_renamed_16))
              )
            )
            (net (rename divider1_cnt1_q_reg_15_ "divider1/cnt1_q_reg<15>")
              (joined
                (portRef I0 (instanceRef divider1_clk_1kHz_cmp_eq000034_renamed_5))
                (portRef Q (instanceRef divider1_cnt1_q_reg_15))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_xor_15__rt_renamed_30))
              )
            )
            (net (rename divider1_cnt1_q_reg_2_ "divider1/cnt1_q_reg<2>")
              (joined
                (portRef Q (instanceRef divider1_cnt1_q_reg_2))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_2__rt_renamed_28))
                (portRef I1 (instanceRef divider1_clk_1kHz_cmp_eq00004_renamed_32))
              )
            )
            (net (rename divider1_cnt1_q_reg_3_ "divider1/cnt1_q_reg<3>")
              (joined
                (portRef Q (instanceRef divider1_cnt1_q_reg_3))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_3__rt_renamed_27))
                (portRef I0 (instanceRef divider1_clk_1kHz_cmp_eq00004_renamed_32))
              )
            )
            (net (rename divider1_cnt1_q_reg_4_ "divider1/cnt1_q_reg<4>")
              (joined
                (portRef I3 (instanceRef divider1_clk_1kHz_cmp_eq000016_renamed_4))
                (portRef Q (instanceRef divider1_cnt1_q_reg_4))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_4__rt_renamed_26))
              )
            )
            (net (rename divider1_cnt1_q_reg_5_ "divider1/cnt1_q_reg<5>")
              (joined
                (portRef I2 (instanceRef divider1_clk_1kHz_cmp_eq000016_renamed_4))
                (portRef Q (instanceRef divider1_cnt1_q_reg_5))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_5__rt_renamed_25))
              )
            )
            (net (rename divider1_cnt1_q_reg_6_ "divider1/cnt1_q_reg<6>")
              (joined
                (portRef I0 (instanceRef divider1_clk_1kHz_cmp_eq000016_renamed_4))
                (portRef Q (instanceRef divider1_cnt1_q_reg_6))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_6__rt_renamed_24))
              )
            )
            (net (rename divider1_cnt1_q_reg_7_ "divider1/cnt1_q_reg<7>")
              (joined
                (portRef I1 (instanceRef divider1_clk_1kHz_cmp_eq000016_renamed_4))
                (portRef Q (instanceRef divider1_cnt1_q_reg_7))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_7__rt_renamed_23))
              )
            )
            (net (rename divider1_cnt1_q_reg_8_ "divider1/cnt1_q_reg<8>")
              (joined
                (portRef I1 (instanceRef divider1_clk_1kHz_cmp_eq000043_renamed_6))
                (portRef Q (instanceRef divider1_cnt1_q_reg_8))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_8__rt_renamed_22))
              )
            )
            (net (rename divider1_cnt1_q_reg_9_ "divider1/cnt1_q_reg<9>")
              (joined
                (portRef I0 (instanceRef divider1_clk_1kHz_cmp_eq000043_renamed_6))
                (portRef Q (instanceRef divider1_cnt1_q_reg_9))
                (portRef I0 (instanceRef divider1_Madd_cnt1_d_int_addsub0000_cy_9__rt_renamed_21))
              )
            )
            (net (rename leds_0_ "leds<0>")
              (joined
                (portRef (member leds 6))
                (portRef O (instanceRef leds_0_OBUF_renamed_15))
              )
            )
            (net (rename leds_1_ "leds<1>")
              (joined
                (portRef (member leds 5))
                (portRef O (instanceRef leds_1_OBUF))
              )
            )
            (net (rename leds_2_ "leds<2>")
              (joined
                (portRef (member leds 4))
                (portRef O (instanceRef leds_2_OBUF_renamed_14))
              )
            )
            (net (rename leds_3_ "leds<3>")
              (joined
                (portRef (member leds 3))
                (portRef O (instanceRef leds_3_OBUF))
              )
            )
            (net (rename leds_4_ "leds<4>")
              (joined
                (portRef (member leds 2))
                (portRef O (instanceRef leds_4_OBUF_renamed_13))
              )
            )
            (net (rename leds_5_ "leds<5>")
              (joined
                (portRef (member leds 1))
                (portRef O (instanceRef leds_5_OBUF_renamed_12))
              )
            )
            (net (rename leds_6_ "leds<6>")
              (joined
                (portRef (member leds 0))
                (portRef O (instanceRef leds_6_OBUF))
              )
            )
            (net leds_0_OBUF
              (joined
                (portRef O (instanceRef dekoder1_Mrom_leds11))
                (portRef I (instanceRef leds_0_OBUF_renamed_15))
              )
            )
            (net leds_2_OBUF
              (joined
                (portRef O (instanceRef dekoder1_Mrom_leds21))
                (portRef I (instanceRef leds_6_OBUF))
                (portRef I (instanceRef leds_3_OBUF))
                (portRef I (instanceRef leds_2_OBUF_renamed_14))
              )
            )
            (net leds_4_OBUF
              (joined
                (portRef O (instanceRef dekoder1_Mrom_leds41))
                (portRef I (instanceRef leds_4_OBUF_renamed_13))
                (portRef I (instanceRef leds_1_OBUF))
              )
            )
            (net leds_5_OBUF
              (joined
                (portRef O (instanceRef dekoder1_Mrom_leds51))
                (portRef I (instanceRef leds_5_OBUF_renamed_12))
              )
            )
            (net (rename mux1_state_FSM_FFd1 "mux1/state_FSM_FFd1")
              (joined
                (portRef D (instanceRef mux1_state_FSM_FFd4_renamed_0))
                (portRef Q (instanceRef mux1_state_FSM_FFd1_renamed_3))
                (portRef I3 (instanceRef dekoder1_Mrom_leds41))
                (portRef I3 (instanceRef dekoder1_Mrom_leds21))
                (portRef I3 (instanceRef dekoder1_Mrom_leds11))
                (portRef I2 (instanceRef dekoder1_Mrom_leds51))
                (portRef I (instanceRef mux1_state_FSM_Out31_INV_0))
              )
            )
            (net (rename mux1_state_FSM_FFd2 "mux1/state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef mux1_state_FSM_FFd2_renamed_2))
                (portRef D (instanceRef mux1_state_FSM_FFd1_renamed_3))
                (portRef I1 (instanceRef dekoder1_Mrom_leds41))
                (portRef I0 (instanceRef dekoder1_Mrom_leds21))
                (portRef I1 (instanceRef dekoder1_Mrom_leds11))
                (portRef I3 (instanceRef dekoder1_Mrom_leds51))
                (portRef I (instanceRef mux1_state_FSM_Out21_INV_0))
              )
            )
            (net (rename mux1_state_FSM_FFd3 "mux1/state_FSM_FFd3")
              (joined
                (portRef Q (instanceRef mux1_state_FSM_FFd3_renamed_1))
                (portRef D (instanceRef mux1_state_FSM_FFd2_renamed_2))
                (portRef I0 (instanceRef dekoder1_Mrom_leds41))
                (portRef I1 (instanceRef dekoder1_Mrom_leds21))
                (portRef I2 (instanceRef dekoder1_Mrom_leds11))
                (portRef I0 (instanceRef dekoder1_Mrom_leds51))
                (portRef I (instanceRef mux1_state_FSM_Out11_INV_0))
              )
            )
            (net (rename mux1_state_FSM_FFd4 "mux1/state_FSM_FFd4")
              (joined
                (portRef Q (instanceRef mux1_state_FSM_FFd4_renamed_0))
                (portRef D (instanceRef mux1_state_FSM_FFd3_renamed_1))
                (portRef I2 (instanceRef dekoder1_Mrom_leds41))
                (portRef I2 (instanceRef dekoder1_Mrom_leds21))
                (portRef I0 (instanceRef dekoder1_Mrom_leds11))
                (portRef I1 (instanceRef dekoder1_Mrom_leds51))
                (portRef I (instanceRef mux1_state_FSM_Out01_INV_0))
              )
            )
          )
      )
    )
  )

  (design uloha
    (cellRef uloha
      (libraryRef uloha_lib)
    )
    (property PART (string "xc3s200-5-ft256") (owner "Xilinx"))
  )
)

