
P1: " Encoding Constraints from Binary for Gate-level Symbolic Simulation" 

	[1] Shashank Hegde, Subhash Sethumurugan, Hari Cherupalli, Henry Duwe, and John Sartori. 2021. Constrained Conservative State Symbolic Co-analysis for Ultra-low-power Embedded Systems. In Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASPDAC ’21). Association for Computing Machinery, New York, NY, USA, 318–324. [https://doi.org/10.1145/3394885.3431157](https://doi.org/10.1145/3394885.3431157)
	
	[2] H. Cherupalli, H. Duwe, W. Ye, R. Kumar and J. Sartori, “Bespoke processors for applications with ultra-low area and power constraints,” 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), Toronto, ON, Canada, 2017, pp. 41-54, doi: 10.1145/3079856.3080247.

P2: " Timing-Aware Multi-Bit Register Clustering"

	[1] Ya-Chu Chang, Tung-Wei Lin, Iris Hui-Ru Jiang, and Gi-Joon Nam. 2019. Graceful Register Clustering by Effective Mean Shift Algorithm for Power and Timing Balancing. In Proceedings of the 2019 International Symposium on Physical Design (ISPD '19). Association for Computing Machinery, New York, NY, USA, 11–18. [https://doi.org/10.1145/3299902.3309753](https://doi.org/10.1145/3299902.3309753)
	
	[2] Meng-Yun Liu, Yu-Cheng Lai, Wai-Kei Mak, and Ting-Chi Wang. 2022. Generation of Mixed-Driving Multi-Bit Flip-Flops for Power Optimization. In Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design (ICCAD '22). Association for Computing Machinery, New York, NY, USA, Article 75, 1–9. [https://doi.org/10.1145/3508352.3549473](https://doi.org/10.1145/3508352.3549473)
	
	[3] G. Wu, Y. Xu, D. Wu, M. Ragupathy, Y. -y. Mo and C. Chu, "Flip-flop clustering by weighted K-means algorithm," 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, TX, USA, 2016, pp. 1-6, doi: 10.1145/2897937.2898025.

P3: " Blockage and Congestion Aware Global Routing Initial Topology Generation"

	[1] Mohammad Khasawneh and Patrick H. Madden. 2019. HydraRoute: A Novel Approach to Circuit Routing. In Proceedings of the 2019 on Great Lakes Symposium on VLSI (GLSVLSI '19). Association for Computing Machinery, New York, NY, USA, 177–182. [https://doi.org/10.1145/3299874.3317997](https://doi.org/10.1145/3299874.3317997)

P4: " Technology mapping (structural/boolean matching)"

	No reference for this problem

P5: "Concolic Testing"

	[1] X. Meng, S. Kundu, A. K. Kanuparthi and K. Basu, "Rtl-contest: Concolic testing on rtl for detecting security vulnerabilities," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 466--477, 2021. 

P6: " Deciphering Secret Key through Fault Analysis in Logic Locking Techniques" 

	[1] L. Mankali, S. Patnaik, N. Limaye, J. Knechtel and O. Sinanoglu, "VIGILANT: Vulnerability Detection Tool Against Fault-Injection Attacks for Locking Techniques," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 11, pp. 3571-3584, Nov. 2023, doi: 10.1109/TCAD.2023.3259300.

P7: " ReLU Pruning and Layer Fusion for Fast and Cryptographically Secure Neural Network Inference" 

	[1] Karthik Garimella, Zahra Ghodsi, Nandan Kumar Jha, Siddharth Garg, and Brandon Reagen. 2023. Characterizing and Optimizing End-to-End Systems for Private Inference. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3 (ASPLOS 2023). Association for Computing Machinery, New York, NY, USA, 89–104. [https://doi.org/10.1145/3582016.3582065](https://doi.org/10.1145/3582016.3582065)