	{ "mmdispdec_VGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x0012, 0, &mmdispdec_VGA_MEM_WRITE_PAGE_ADDR[0], sizeof(mmdispdec_VGA_MEM_WRITE_PAGE_ADDR)/sizeof(mmdispdec_VGA_MEM_WRITE_PAGE_ADDR[0]), 0, 0 },
	{ "mmdispdec_VGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x0014, 0, &mmdispdec_VGA_MEM_READ_PAGE_ADDR[0], sizeof(mmdispdec_VGA_MEM_READ_PAGE_ADDR)/sizeof(mmdispdec_VGA_MEM_READ_PAGE_ADDR[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_CNTL", REG_MMIO, 0x0020, 2, &mmDC_PERFMON0_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_CNTL2", REG_MMIO, 0x0021, 2, &mmDC_PERFMON0_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_STATE", REG_MMIO, 0x0022, 2, &mmDC_PERFMON0_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON0_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON0_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CNTL", REG_MMIO, 0x0023, 2, &mmDC_PERFMON0_PERFMON_CNTL[0], sizeof(mmDC_PERFMON0_PERFMON_CNTL)/sizeof(mmDC_PERFMON0_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CNTL2", REG_MMIO, 0x0024, 2, &mmDC_PERFMON0_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON0_PERFMON_CNTL2)/sizeof(mmDC_PERFMON0_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0025, 2, &mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_LOW", REG_MMIO, 0x0026, 2, &mmDC_PERFMON0_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON0_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON0_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_HI", REG_MMIO, 0x0027, 2, &mmDC_PERFMON0_PERFMON_HI[0], sizeof(mmDC_PERFMON0_PERFMON_HI)/sizeof(mmDC_PERFMON0_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_LOW", REG_MMIO, 0x0028, 2, &mmDC_PERFMON0_PERFMON_LOW[0], sizeof(mmDC_PERFMON0_PERFMON_LOW)/sizeof(mmDC_PERFMON0_PERFMON_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFCOUNTER_CNTL", REG_MMIO, 0x002c, 2, &mmDC_PERFMON13_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFCOUNTER_CNTL2", REG_MMIO, 0x002d, 2, &mmDC_PERFMON13_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFCOUNTER_STATE", REG_MMIO, 0x002e, 2, &mmDC_PERFMON13_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON13_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON13_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CNTL", REG_MMIO, 0x002f, 2, &mmDC_PERFMON13_PERFMON_CNTL[0], sizeof(mmDC_PERFMON13_PERFMON_CNTL)/sizeof(mmDC_PERFMON13_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CNTL2", REG_MMIO, 0x0030, 2, &mmDC_PERFMON13_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON13_PERFMON_CNTL2)/sizeof(mmDC_PERFMON13_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0031, 2, &mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CVALUE_LOW", REG_MMIO, 0x0032, 2, &mmDC_PERFMON13_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON13_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON13_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_HI", REG_MMIO, 0x0033, 2, &mmDC_PERFMON13_PERFMON_HI[0], sizeof(mmDC_PERFMON13_PERFMON_HI)/sizeof(mmDC_PERFMON13_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_LOW", REG_MMIO, 0x0034, 2, &mmDC_PERFMON13_PERFMON_LOW[0], sizeof(mmDC_PERFMON13_PERFMON_LOW)/sizeof(mmDC_PERFMON13_PERFMON_LOW[0]), 0, 0 },
	{ "mmPPLL_VREG_CFG", REG_MMIO, 0x0038, 2, &mmPPLL_VREG_CFG[0], sizeof(mmPPLL_VREG_CFG)/sizeof(mmPPLL_VREG_CFG[0]), 0, 0 },
	{ "mmPPLL_MODE_CNTL", REG_MMIO, 0x0039, 2, &mmPPLL_MODE_CNTL[0], sizeof(mmPPLL_MODE_CNTL)/sizeof(mmPPLL_MODE_CNTL[0]), 0, 0 },
	{ "mmPPLL_FREQ_CTRL0", REG_MMIO, 0x003a, 2, &mmPPLL_FREQ_CTRL0[0], sizeof(mmPPLL_FREQ_CTRL0)/sizeof(mmPPLL_FREQ_CTRL0[0]), 0, 0 },
	{ "mmPPLL_FREQ_CTRL1", REG_MMIO, 0x003b, 2, &mmPPLL_FREQ_CTRL1[0], sizeof(mmPPLL_FREQ_CTRL1)/sizeof(mmPPLL_FREQ_CTRL1[0]), 0, 0 },
	{ "mmPPLL_FREQ_CTRL2", REG_MMIO, 0x003c, 2, &mmPPLL_FREQ_CTRL2[0], sizeof(mmPPLL_FREQ_CTRL2)/sizeof(mmPPLL_FREQ_CTRL2[0]), 0, 0 },
	{ "mmPPLL_FREQ_CTRL3", REG_MMIO, 0x003d, 2, &mmPPLL_FREQ_CTRL3[0], sizeof(mmPPLL_FREQ_CTRL3)/sizeof(mmPPLL_FREQ_CTRL3[0]), 0, 0 },
	{ "mmPPLL_BW_CTRL_COARSE", REG_MMIO, 0x003e, 2, &mmPPLL_BW_CTRL_COARSE[0], sizeof(mmPPLL_BW_CTRL_COARSE)/sizeof(mmPPLL_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmPPLL_BW_CTRL_FINE", REG_MMIO, 0x0040, 2, &mmPPLL_BW_CTRL_FINE[0], sizeof(mmPPLL_BW_CTRL_FINE)/sizeof(mmPPLL_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmPPLL_CAL_CTRL", REG_MMIO, 0x0041, 2, &mmPPLL_CAL_CTRL[0], sizeof(mmPPLL_CAL_CTRL)/sizeof(mmPPLL_CAL_CTRL[0]), 0, 0 },
	{ "mmPPLL_LOOP_CTRL", REG_MMIO, 0x0042, 2, &mmPPLL_LOOP_CTRL[0], sizeof(mmPPLL_LOOP_CTRL)/sizeof(mmPPLL_LOOP_CTRL[0]), 0, 0 },
	{ "mmPPLL_REFCLK_CNTL", REG_MMIO, 0x0050, 2, &mmPPLL_REFCLK_CNTL[0], sizeof(mmPPLL_REFCLK_CNTL)/sizeof(mmPPLL_REFCLK_CNTL[0]), 0, 0 },
	{ "mmPPLL_CLKOUT_CNTL", REG_MMIO, 0x0051, 2, &mmPPLL_CLKOUT_CNTL[0], sizeof(mmPPLL_CLKOUT_CNTL)/sizeof(mmPPLL_CLKOUT_CNTL[0]), 0, 0 },
	{ "mmPPLL_DFT_CNTL", REG_MMIO, 0x0052, 2, &mmPPLL_DFT_CNTL[0], sizeof(mmPPLL_DFT_CNTL)/sizeof(mmPPLL_DFT_CNTL[0]), 0, 0 },
	{ "mmPPLL_ANALOG_CNTL", REG_MMIO, 0x0053, 2, &mmPPLL_ANALOG_CNTL[0], sizeof(mmPPLL_ANALOG_CNTL)/sizeof(mmPPLL_ANALOG_CNTL[0]), 0, 0 },
	{ "mmPPLL_POSTDIV", REG_MMIO, 0x0054, 2, &mmPPLL_POSTDIV[0], sizeof(mmPPLL_POSTDIV)/sizeof(mmPPLL_POSTDIV[0]), 0, 0 },
	{ "mmPPLL_OBSERVE0", REG_MMIO, 0x0059, 2, &mmPPLL_OBSERVE0[0], sizeof(mmPPLL_OBSERVE0)/sizeof(mmPPLL_OBSERVE0[0]), 0, 0 },
	{ "mmPPLL_OBSERVE1", REG_MMIO, 0x005a, 2, &mmPPLL_OBSERVE1[0], sizeof(mmPPLL_OBSERVE1)/sizeof(mmPPLL_OBSERVE1[0]), 0, 0 },
	{ "mmPPLL_UPDATE_CNTL", REG_MMIO, 0x005c, 2, &mmPPLL_UPDATE_CNTL[0], sizeof(mmPPLL_UPDATE_CNTL)/sizeof(mmPPLL_UPDATE_CNTL[0]), 0, 0 },
	{ "mmPPLL_OBSERVE0_OUT", REG_MMIO, 0x005d, 2, &mmPPLL_OBSERVE0_OUT[0], sizeof(mmPPLL_OBSERVE0_OUT)/sizeof(mmPPLL_OBSERVE0_OUT[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x0038, 2, &mmPLL_MACRO_CNTL_RESERVED0[0], sizeof(mmPLL_MACRO_CNTL_RESERVED0)/sizeof(mmPLL_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x0039, 2, &mmPLL_MACRO_CNTL_RESERVED1[0], sizeof(mmPLL_MACRO_CNTL_RESERVED1)/sizeof(mmPLL_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x003a, 2, &mmPLL_MACRO_CNTL_RESERVED2[0], sizeof(mmPLL_MACRO_CNTL_RESERVED2)/sizeof(mmPLL_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x003b, 2, &mmPLL_MACRO_CNTL_RESERVED3[0], sizeof(mmPLL_MACRO_CNTL_RESERVED3)/sizeof(mmPLL_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x003c, 2, &mmPLL_MACRO_CNTL_RESERVED4[0], sizeof(mmPLL_MACRO_CNTL_RESERVED4)/sizeof(mmPLL_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x003d, 2, &mmPLL_MACRO_CNTL_RESERVED5[0], sizeof(mmPLL_MACRO_CNTL_RESERVED5)/sizeof(mmPLL_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x003e, 2, &mmPLL_MACRO_CNTL_RESERVED6[0], sizeof(mmPLL_MACRO_CNTL_RESERVED6)/sizeof(mmPLL_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x003f, 2, &mmPLL_MACRO_CNTL_RESERVED7[0], sizeof(mmPLL_MACRO_CNTL_RESERVED7)/sizeof(mmPLL_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x0040, 2, &mmPLL_MACRO_CNTL_RESERVED8[0], sizeof(mmPLL_MACRO_CNTL_RESERVED8)/sizeof(mmPLL_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x0041, 2, &mmPLL_MACRO_CNTL_RESERVED9[0], sizeof(mmPLL_MACRO_CNTL_RESERVED9)/sizeof(mmPLL_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x0042, 2, &mmPLL_MACRO_CNTL_RESERVED10[0], sizeof(mmPLL_MACRO_CNTL_RESERVED10)/sizeof(mmPLL_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x0043, 2, &mmPLL_MACRO_CNTL_RESERVED11[0], sizeof(mmPLL_MACRO_CNTL_RESERVED11)/sizeof(mmPLL_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED12", REG_MMIO, 0x0044, 2, &mmPLL_MACRO_CNTL_RESERVED12[0], sizeof(mmPLL_MACRO_CNTL_RESERVED12)/sizeof(mmPLL_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED13", REG_MMIO, 0x0045, 2, &mmPLL_MACRO_CNTL_RESERVED13[0], sizeof(mmPLL_MACRO_CNTL_RESERVED13)/sizeof(mmPLL_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED14", REG_MMIO, 0x0046, 2, &mmPLL_MACRO_CNTL_RESERVED14[0], sizeof(mmPLL_MACRO_CNTL_RESERVED14)/sizeof(mmPLL_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED15", REG_MMIO, 0x0047, 2, &mmPLL_MACRO_CNTL_RESERVED15[0], sizeof(mmPLL_MACRO_CNTL_RESERVED15)/sizeof(mmPLL_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED16", REG_MMIO, 0x0048, 2, &mmPLL_MACRO_CNTL_RESERVED16[0], sizeof(mmPLL_MACRO_CNTL_RESERVED16)/sizeof(mmPLL_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED17", REG_MMIO, 0x0049, 2, &mmPLL_MACRO_CNTL_RESERVED17[0], sizeof(mmPLL_MACRO_CNTL_RESERVED17)/sizeof(mmPLL_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED18", REG_MMIO, 0x004a, 2, &mmPLL_MACRO_CNTL_RESERVED18[0], sizeof(mmPLL_MACRO_CNTL_RESERVED18)/sizeof(mmPLL_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED19", REG_MMIO, 0x004b, 2, &mmPLL_MACRO_CNTL_RESERVED19[0], sizeof(mmPLL_MACRO_CNTL_RESERVED19)/sizeof(mmPLL_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED20", REG_MMIO, 0x004c, 2, &mmPLL_MACRO_CNTL_RESERVED20[0], sizeof(mmPLL_MACRO_CNTL_RESERVED20)/sizeof(mmPLL_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED21", REG_MMIO, 0x004d, 2, &mmPLL_MACRO_CNTL_RESERVED21[0], sizeof(mmPLL_MACRO_CNTL_RESERVED21)/sizeof(mmPLL_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED22", REG_MMIO, 0x004e, 2, &mmPLL_MACRO_CNTL_RESERVED22[0], sizeof(mmPLL_MACRO_CNTL_RESERVED22)/sizeof(mmPLL_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED23", REG_MMIO, 0x004f, 2, &mmPLL_MACRO_CNTL_RESERVED23[0], sizeof(mmPLL_MACRO_CNTL_RESERVED23)/sizeof(mmPLL_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED24", REG_MMIO, 0x0050, 2, &mmPLL_MACRO_CNTL_RESERVED24[0], sizeof(mmPLL_MACRO_CNTL_RESERVED24)/sizeof(mmPLL_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED25", REG_MMIO, 0x0051, 2, &mmPLL_MACRO_CNTL_RESERVED25[0], sizeof(mmPLL_MACRO_CNTL_RESERVED25)/sizeof(mmPLL_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED26", REG_MMIO, 0x0052, 2, &mmPLL_MACRO_CNTL_RESERVED26[0], sizeof(mmPLL_MACRO_CNTL_RESERVED26)/sizeof(mmPLL_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED27", REG_MMIO, 0x0053, 2, &mmPLL_MACRO_CNTL_RESERVED27[0], sizeof(mmPLL_MACRO_CNTL_RESERVED27)/sizeof(mmPLL_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED28", REG_MMIO, 0x0054, 2, &mmPLL_MACRO_CNTL_RESERVED28[0], sizeof(mmPLL_MACRO_CNTL_RESERVED28)/sizeof(mmPLL_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED29", REG_MMIO, 0x0055, 2, &mmPLL_MACRO_CNTL_RESERVED29[0], sizeof(mmPLL_MACRO_CNTL_RESERVED29)/sizeof(mmPLL_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED30", REG_MMIO, 0x0056, 2, &mmPLL_MACRO_CNTL_RESERVED30[0], sizeof(mmPLL_MACRO_CNTL_RESERVED30)/sizeof(mmPLL_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED31", REG_MMIO, 0x0057, 2, &mmPLL_MACRO_CNTL_RESERVED31[0], sizeof(mmPLL_MACRO_CNTL_RESERVED31)/sizeof(mmPLL_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED32", REG_MMIO, 0x0058, 2, &mmPLL_MACRO_CNTL_RESERVED32[0], sizeof(mmPLL_MACRO_CNTL_RESERVED32)/sizeof(mmPLL_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED33", REG_MMIO, 0x0059, 2, &mmPLL_MACRO_CNTL_RESERVED33[0], sizeof(mmPLL_MACRO_CNTL_RESERVED33)/sizeof(mmPLL_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED34", REG_MMIO, 0x005a, 2, &mmPLL_MACRO_CNTL_RESERVED34[0], sizeof(mmPLL_MACRO_CNTL_RESERVED34)/sizeof(mmPLL_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED35", REG_MMIO, 0x005b, 2, &mmPLL_MACRO_CNTL_RESERVED35[0], sizeof(mmPLL_MACRO_CNTL_RESERVED35)/sizeof(mmPLL_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED36", REG_MMIO, 0x005c, 2, &mmPLL_MACRO_CNTL_RESERVED36[0], sizeof(mmPLL_MACRO_CNTL_RESERVED36)/sizeof(mmPLL_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED37", REG_MMIO, 0x005d, 2, &mmPLL_MACRO_CNTL_RESERVED37[0], sizeof(mmPLL_MACRO_CNTL_RESERVED37)/sizeof(mmPLL_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED38", REG_MMIO, 0x005e, 2, &mmPLL_MACRO_CNTL_RESERVED38[0], sizeof(mmPLL_MACRO_CNTL_RESERVED38)/sizeof(mmPLL_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED39", REG_MMIO, 0x005f, 2, &mmPLL_MACRO_CNTL_RESERVED39[0], sizeof(mmPLL_MACRO_CNTL_RESERVED39)/sizeof(mmPLL_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED40", REG_MMIO, 0x0060, 2, &mmPLL_MACRO_CNTL_RESERVED40[0], sizeof(mmPLL_MACRO_CNTL_RESERVED40)/sizeof(mmPLL_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED41", REG_MMIO, 0x0061, 2, &mmPLL_MACRO_CNTL_RESERVED41[0], sizeof(mmPLL_MACRO_CNTL_RESERVED41)/sizeof(mmPLL_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_CNTL", REG_MMIO, 0x0186, 2, &mmDC_PERFMON1_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_CNTL2", REG_MMIO, 0x0187, 2, &mmDC_PERFMON1_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_STATE", REG_MMIO, 0x0188, 2, &mmDC_PERFMON1_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON1_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON1_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CNTL", REG_MMIO, 0x0189, 2, &mmDC_PERFMON1_PERFMON_CNTL[0], sizeof(mmDC_PERFMON1_PERFMON_CNTL)/sizeof(mmDC_PERFMON1_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CNTL2", REG_MMIO, 0x018a, 2, &mmDC_PERFMON1_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON1_PERFMON_CNTL2)/sizeof(mmDC_PERFMON1_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x018b, 2, &mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_LOW", REG_MMIO, 0x018c, 2, &mmDC_PERFMON1_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON1_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON1_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_HI", REG_MMIO, 0x018d, 2, &mmDC_PERFMON1_PERFMON_HI[0], sizeof(mmDC_PERFMON1_PERFMON_HI)/sizeof(mmDC_PERFMON1_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_LOW", REG_MMIO, 0x018e, 2, &mmDC_PERFMON1_PERFMON_LOW[0], sizeof(mmDC_PERFMON1_PERFMON_LOW)/sizeof(mmDC_PERFMON1_PERFMON_LOW[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL", REG_MMIO, 0x0272, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R", REG_MMIO, 0x0273, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS", REG_MMIO, 0x0274, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_PITCH", REG_MMIO, 0x0275, 2, &mmMCIF_WB0_MCIF_WB_BUF_PITCH[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_PITCH)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_PITCH[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_STATUS", REG_MMIO, 0x0276, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2", REG_MMIO, 0x0277, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_STATUS", REG_MMIO, 0x0278, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2", REG_MMIO, 0x0279, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_STATUS", REG_MMIO, 0x027a, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2", REG_MMIO, 0x027b, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_STATUS", REG_MMIO, 0x027c, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2", REG_MMIO, 0x027d, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL", REG_MMIO, 0x027e, 2, &mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_SCLK_CHANGE", REG_MMIO, 0x027f, 2, &mmMCIF_WB0_MCIF_WB_SCLK_CHANGE[0], sizeof(mmMCIF_WB0_MCIF_WB_SCLK_CHANGE)/sizeof(mmMCIF_WB0_MCIF_WB_SCLK_CHANGE[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y", REG_MMIO, 0x0282, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET", REG_MMIO, 0x0283, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C", REG_MMIO, 0x0284, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET", REG_MMIO, 0x0285, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y", REG_MMIO, 0x0286, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET", REG_MMIO, 0x0287, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C", REG_MMIO, 0x0288, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET", REG_MMIO, 0x0289, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y", REG_MMIO, 0x028a, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET", REG_MMIO, 0x028b, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C", REG_MMIO, 0x028c, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET", REG_MMIO, 0x028d, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y", REG_MMIO, 0x028e, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET", REG_MMIO, 0x028f, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C", REG_MMIO, 0x0290, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET", REG_MMIO, 0x0291, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL", REG_MMIO, 0x0292, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK", REG_MMIO, 0x0293, 2, &mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0], sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK)/sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL", REG_MMIO, 0x0294, 2, &mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_WATERMARK", REG_MMIO, 0x0295, 2, &mmMCIF_WB0_MCIF_WB_WATERMARK[0], sizeof(mmMCIF_WB0_MCIF_WB_WATERMARK)/sizeof(mmMCIF_WB0_MCIF_WB_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL", REG_MMIO, 0x0296, 2, &mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL", REG_MMIO, 0x0297, 2, &mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL[0], sizeof(mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL)/sizeof(mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL", REG_MMIO, 0x0298, 2, &mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL", REG_MMIO, 0x0299, 2, &mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL[0], sizeof(mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL)/sizeof(mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE", REG_MMIO, 0x029b, 2, &mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE", REG_MMIO, 0x029c, 2, &mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL", REG_MMIO, 0x02b2, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R", REG_MMIO, 0x02b3, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS", REG_MMIO, 0x02b4, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_PITCH", REG_MMIO, 0x02b5, 2, &mmMCIF_WB1_MCIF_WB_BUF_PITCH[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_PITCH)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_PITCH[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_STATUS", REG_MMIO, 0x02b6, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2", REG_MMIO, 0x02b7, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_STATUS", REG_MMIO, 0x02b8, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2", REG_MMIO, 0x02b9, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_STATUS", REG_MMIO, 0x02ba, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2", REG_MMIO, 0x02bb, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_STATUS", REG_MMIO, 0x02bc, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2", REG_MMIO, 0x02bd, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL", REG_MMIO, 0x02be, 2, &mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_SCLK_CHANGE", REG_MMIO, 0x02bf, 2, &mmMCIF_WB1_MCIF_WB_SCLK_CHANGE[0], sizeof(mmMCIF_WB1_MCIF_WB_SCLK_CHANGE)/sizeof(mmMCIF_WB1_MCIF_WB_SCLK_CHANGE[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y", REG_MMIO, 0x02c2, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET", REG_MMIO, 0x02c3, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C", REG_MMIO, 0x02c4, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET", REG_MMIO, 0x02c5, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y", REG_MMIO, 0x02c6, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET", REG_MMIO, 0x02c7, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C", REG_MMIO, 0x02c8, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET", REG_MMIO, 0x02c9, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y", REG_MMIO, 0x02ca, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET", REG_MMIO, 0x02cb, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C", REG_MMIO, 0x02cc, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET", REG_MMIO, 0x02cd, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y", REG_MMIO, 0x02ce, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET", REG_MMIO, 0x02cf, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C", REG_MMIO, 0x02d0, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET", REG_MMIO, 0x02d1, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL", REG_MMIO, 0x02d2, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK", REG_MMIO, 0x02d3, 2, &mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0], sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK)/sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL", REG_MMIO, 0x02d4, 2, &mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_WATERMARK", REG_MMIO, 0x02d5, 2, &mmMCIF_WB1_MCIF_WB_WATERMARK[0], sizeof(mmMCIF_WB1_MCIF_WB_WATERMARK)/sizeof(mmMCIF_WB1_MCIF_WB_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL", REG_MMIO, 0x02d6, 2, &mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL", REG_MMIO, 0x02d7, 2, &mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL[0], sizeof(mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL)/sizeof(mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL", REG_MMIO, 0x02d8, 2, &mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL", REG_MMIO, 0x02d9, 2, &mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL[0], sizeof(mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL)/sizeof(mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE", REG_MMIO, 0x02db, 2, &mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE", REG_MMIO, 0x02dc, 2, &mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL", REG_MMIO, 0x02f2, 2, &mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL[0], sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL)/sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R", REG_MMIO, 0x02f3, 2, &mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R[0], sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R)/sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS", REG_MMIO, 0x02f4, 2, &mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS[0], sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS)/sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_PITCH", REG_MMIO, 0x02f5, 2, &mmMCIF_WB2_MCIF_WB_BUF_PITCH[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_PITCH)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_PITCH[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_1_STATUS", REG_MMIO, 0x02f6, 2, &mmMCIF_WB2_MCIF_WB_BUF_1_STATUS[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_STATUS)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2", REG_MMIO, 0x02f7, 2, &mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_2_STATUS", REG_MMIO, 0x02f8, 2, &mmMCIF_WB2_MCIF_WB_BUF_2_STATUS[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_STATUS)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2", REG_MMIO, 0x02f9, 2, &mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_3_STATUS", REG_MMIO, 0x02fa, 2, &mmMCIF_WB2_MCIF_WB_BUF_3_STATUS[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_STATUS)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2", REG_MMIO, 0x02fb, 2, &mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_4_STATUS", REG_MMIO, 0x02fc, 2, &mmMCIF_WB2_MCIF_WB_BUF_4_STATUS[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_STATUS)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2", REG_MMIO, 0x02fd, 2, &mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL", REG_MMIO, 0x02fe, 2, &mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL[0], sizeof(mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL)/sizeof(mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_SCLK_CHANGE", REG_MMIO, 0x02ff, 2, &mmMCIF_WB2_MCIF_WB_SCLK_CHANGE[0], sizeof(mmMCIF_WB2_MCIF_WB_SCLK_CHANGE)/sizeof(mmMCIF_WB2_MCIF_WB_SCLK_CHANGE[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y", REG_MMIO, 0x0302, 2, &mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET", REG_MMIO, 0x0303, 2, &mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C", REG_MMIO, 0x0304, 2, &mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET", REG_MMIO, 0x0305, 2, &mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y", REG_MMIO, 0x0306, 2, &mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET", REG_MMIO, 0x0307, 2, &mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C", REG_MMIO, 0x0308, 2, &mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET", REG_MMIO, 0x0309, 2, &mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y", REG_MMIO, 0x030a, 2, &mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET", REG_MMIO, 0x030b, 2, &mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C", REG_MMIO, 0x030c, 2, &mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET", REG_MMIO, 0x030d, 2, &mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y", REG_MMIO, 0x030e, 2, &mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET", REG_MMIO, 0x030f, 2, &mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C", REG_MMIO, 0x0310, 2, &mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET", REG_MMIO, 0x0311, 2, &mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL", REG_MMIO, 0x0312, 2, &mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL[0], sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL)/sizeof(mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK", REG_MMIO, 0x0313, 2, &mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0], sizeof(mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK)/sizeof(mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL", REG_MMIO, 0x0314, 2, &mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL[0], sizeof(mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL)/sizeof(mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_WATERMARK", REG_MMIO, 0x0315, 2, &mmMCIF_WB2_MCIF_WB_WATERMARK[0], sizeof(mmMCIF_WB2_MCIF_WB_WATERMARK)/sizeof(mmMCIF_WB2_MCIF_WB_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL", REG_MMIO, 0x0316, 2, &mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL[0], sizeof(mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL)/sizeof(mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL", REG_MMIO, 0x0317, 2, &mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL[0], sizeof(mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL)/sizeof(mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL", REG_MMIO, 0x0318, 2, &mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL[0], sizeof(mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL)/sizeof(mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL", REG_MMIO, 0x0319, 2, &mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL[0], sizeof(mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL)/sizeof(mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE", REG_MMIO, 0x031b, 2, &mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE", REG_MMIO, 0x031c, 2, &mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE[0], sizeof(mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE)/sizeof(mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE[0]), 0, 0 },
	{ "mmCWB0_CWB_CTRL", REG_MMIO, 0x0332, 2, &mmCWB0_CWB_CTRL[0], sizeof(mmCWB0_CWB_CTRL)/sizeof(mmCWB0_CWB_CTRL[0]), 0, 0 },
	{ "mmCWB0_CWB_FENCE_PAR0", REG_MMIO, 0x0334, 2, &mmCWB0_CWB_FENCE_PAR0[0], sizeof(mmCWB0_CWB_FENCE_PAR0)/sizeof(mmCWB0_CWB_FENCE_PAR0[0]), 0, 0 },
	{ "mmCWB0_CWB_FENCE_PAR1", REG_MMIO, 0x0335, 2, &mmCWB0_CWB_FENCE_PAR1[0], sizeof(mmCWB0_CWB_FENCE_PAR1)/sizeof(mmCWB0_CWB_FENCE_PAR1[0]), 0, 0 },
	{ "mmCWB0_CWB_CRC_CTRL", REG_MMIO, 0x0339, 2, &mmCWB0_CWB_CRC_CTRL[0], sizeof(mmCWB0_CWB_CRC_CTRL)/sizeof(mmCWB0_CWB_CRC_CTRL[0]), 0, 0 },
	{ "mmCWB0_CWB_CRC_RED_GREEN_MASK", REG_MMIO, 0x033a, 2, &mmCWB0_CWB_CRC_RED_GREEN_MASK[0], sizeof(mmCWB0_CWB_CRC_RED_GREEN_MASK)/sizeof(mmCWB0_CWB_CRC_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmCWB0_CWB_CRC_BLUE_MASK", REG_MMIO, 0x033b, 2, &mmCWB0_CWB_CRC_BLUE_MASK[0], sizeof(mmCWB0_CWB_CRC_BLUE_MASK)/sizeof(mmCWB0_CWB_CRC_BLUE_MASK[0]), 0, 0 },
	{ "mmCWB0_CWB_CRC_RED_GREEN_RESULT", REG_MMIO, 0x033c, 2, &mmCWB0_CWB_CRC_RED_GREEN_RESULT[0], sizeof(mmCWB0_CWB_CRC_RED_GREEN_RESULT)/sizeof(mmCWB0_CWB_CRC_RED_GREEN_RESULT[0]), 0, 0 },
	{ "mmCWB0_CWB_CRC_BLUE_RESULT", REG_MMIO, 0x033d, 2, &mmCWB0_CWB_CRC_BLUE_RESULT[0], sizeof(mmCWB0_CWB_CRC_BLUE_RESULT)/sizeof(mmCWB0_CWB_CRC_BLUE_RESULT[0]), 0, 0 },
	{ "mmCWB1_CWB_CTRL", REG_MMIO, 0x034a, 2, &mmCWB1_CWB_CTRL[0], sizeof(mmCWB1_CWB_CTRL)/sizeof(mmCWB1_CWB_CTRL[0]), 0, 0 },
	{ "mmCWB1_CWB_FENCE_PAR0", REG_MMIO, 0x034c, 2, &mmCWB1_CWB_FENCE_PAR0[0], sizeof(mmCWB1_CWB_FENCE_PAR0)/sizeof(mmCWB1_CWB_FENCE_PAR0[0]), 0, 0 },
	{ "mmCWB1_CWB_FENCE_PAR1", REG_MMIO, 0x034d, 2, &mmCWB1_CWB_FENCE_PAR1[0], sizeof(mmCWB1_CWB_FENCE_PAR1)/sizeof(mmCWB1_CWB_FENCE_PAR1[0]), 0, 0 },
	{ "mmCWB1_CWB_CRC_CTRL", REG_MMIO, 0x0351, 2, &mmCWB1_CWB_CRC_CTRL[0], sizeof(mmCWB1_CWB_CRC_CTRL)/sizeof(mmCWB1_CWB_CRC_CTRL[0]), 0, 0 },
	{ "mmCWB1_CWB_CRC_RED_GREEN_MASK", REG_MMIO, 0x0352, 2, &mmCWB1_CWB_CRC_RED_GREEN_MASK[0], sizeof(mmCWB1_CWB_CRC_RED_GREEN_MASK)/sizeof(mmCWB1_CWB_CRC_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmCWB1_CWB_CRC_BLUE_MASK", REG_MMIO, 0x0353, 2, &mmCWB1_CWB_CRC_BLUE_MASK[0], sizeof(mmCWB1_CWB_CRC_BLUE_MASK)/sizeof(mmCWB1_CWB_CRC_BLUE_MASK[0]), 0, 0 },
	{ "mmCWB1_CWB_CRC_RED_GREEN_RESULT", REG_MMIO, 0x0354, 2, &mmCWB1_CWB_CRC_RED_GREEN_RESULT[0], sizeof(mmCWB1_CWB_CRC_RED_GREEN_RESULT)/sizeof(mmCWB1_CWB_CRC_RED_GREEN_RESULT[0]), 0, 0 },
	{ "mmCWB1_CWB_CRC_BLUE_RESULT", REG_MMIO, 0x0355, 2, &mmCWB1_CWB_CRC_BLUE_RESULT[0], sizeof(mmCWB1_CWB_CRC_BLUE_RESULT)/sizeof(mmCWB1_CWB_CRC_BLUE_RESULT[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_CNTL", REG_MMIO, 0x0362, 2, &mmDC_PERFMON9_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_CNTL2", REG_MMIO, 0x0363, 2, &mmDC_PERFMON9_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_STATE", REG_MMIO, 0x0364, 2, &mmDC_PERFMON9_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON9_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON9_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CNTL", REG_MMIO, 0x0365, 2, &mmDC_PERFMON9_PERFMON_CNTL[0], sizeof(mmDC_PERFMON9_PERFMON_CNTL)/sizeof(mmDC_PERFMON9_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CNTL2", REG_MMIO, 0x0366, 2, &mmDC_PERFMON9_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON9_PERFMON_CNTL2)/sizeof(mmDC_PERFMON9_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0367, 2, &mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_LOW", REG_MMIO, 0x0368, 2, &mmDC_PERFMON9_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON9_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON9_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_HI", REG_MMIO, 0x0369, 2, &mmDC_PERFMON9_PERFMON_HI[0], sizeof(mmDC_PERFMON9_PERFMON_HI)/sizeof(mmDC_PERFMON9_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_LOW", REG_MMIO, 0x036a, 2, &mmDC_PERFMON9_PERFMON_LOW[0], sizeof(mmDC_PERFMON9_PERFMON_LOW)/sizeof(mmDC_PERFMON9_PERFMON_LOW[0]), 0, 0 },
	{ "mmVGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x0000, 0, &mmVGA_MEM_WRITE_PAGE_ADDR[0], sizeof(mmVGA_MEM_WRITE_PAGE_ADDR)/sizeof(mmVGA_MEM_WRITE_PAGE_ADDR[0]), 0, 0 },
	{ "mmVGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x0001, 0, &mmVGA_MEM_READ_PAGE_ADDR[0], sizeof(mmVGA_MEM_READ_PAGE_ADDR)/sizeof(mmVGA_MEM_READ_PAGE_ADDR[0]), 0, 0 },
	{ "mmVGA_RENDER_CONTROL", REG_MMIO, 0x0000, 1, &mmVGA_RENDER_CONTROL[0], sizeof(mmVGA_RENDER_CONTROL)/sizeof(mmVGA_RENDER_CONTROL[0]), 0, 0 },
	{ "mmVGA_SEQUENCER_RESET_CONTROL", REG_MMIO, 0x0001, 1, &mmVGA_SEQUENCER_RESET_CONTROL[0], sizeof(mmVGA_SEQUENCER_RESET_CONTROL)/sizeof(mmVGA_SEQUENCER_RESET_CONTROL[0]), 0, 0 },
	{ "mmVGA_MODE_CONTROL", REG_MMIO, 0x0002, 1, &mmVGA_MODE_CONTROL[0], sizeof(mmVGA_MODE_CONTROL)/sizeof(mmVGA_MODE_CONTROL[0]), 0, 0 },
	{ "mmVGA_SURFACE_PITCH_SELECT", REG_MMIO, 0x0003, 1, &mmVGA_SURFACE_PITCH_SELECT[0], sizeof(mmVGA_SURFACE_PITCH_SELECT)/sizeof(mmVGA_SURFACE_PITCH_SELECT[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS", REG_MMIO, 0x0004, 1, &mmVGA_MEMORY_BASE_ADDRESS[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS)/sizeof(mmVGA_MEMORY_BASE_ADDRESS[0]), 0, 0 },
	{ "mmVGA_DISPBUF1_SURFACE_ADDR", REG_MMIO, 0x0006, 1, &mmVGA_DISPBUF1_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF1_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF1_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_DISPBUF2_SURFACE_ADDR", REG_MMIO, 0x0008, 1, &mmVGA_DISPBUF2_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF2_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF2_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS_HIGH", REG_MMIO, 0x0009, 1, &mmVGA_MEMORY_BASE_ADDRESS_HIGH[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH)/sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmVGA_HDP_CONTROL", REG_MMIO, 0x000a, 1, &mmVGA_HDP_CONTROL[0], sizeof(mmVGA_HDP_CONTROL)/sizeof(mmVGA_HDP_CONTROL[0]), 0, 0 },
	{ "mmVGA_CACHE_CONTROL", REG_MMIO, 0x000b, 1, &mmVGA_CACHE_CONTROL[0], sizeof(mmVGA_CACHE_CONTROL)/sizeof(mmVGA_CACHE_CONTROL[0]), 0, 0 },
	{ "mmD1VGA_CONTROL", REG_MMIO, 0x000c, 1, &mmD1VGA_CONTROL[0], sizeof(mmD1VGA_CONTROL)/sizeof(mmD1VGA_CONTROL[0]), 0, 0 },
	{ "mmD2VGA_CONTROL", REG_MMIO, 0x000e, 1, &mmD2VGA_CONTROL[0], sizeof(mmD2VGA_CONTROL)/sizeof(mmD2VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_STATUS", REG_MMIO, 0x0010, 1, &mmVGA_STATUS[0], sizeof(mmVGA_STATUS)/sizeof(mmVGA_STATUS[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_CONTROL", REG_MMIO, 0x0011, 1, &mmVGA_INTERRUPT_CONTROL[0], sizeof(mmVGA_INTERRUPT_CONTROL)/sizeof(mmVGA_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmVGA_STATUS_CLEAR", REG_MMIO, 0x0012, 1, &mmVGA_STATUS_CLEAR[0], sizeof(mmVGA_STATUS_CLEAR)/sizeof(mmVGA_STATUS_CLEAR[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_STATUS", REG_MMIO, 0x0013, 1, &mmVGA_INTERRUPT_STATUS[0], sizeof(mmVGA_INTERRUPT_STATUS)/sizeof(mmVGA_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmVGA_MAIN_CONTROL", REG_MMIO, 0x0014, 1, &mmVGA_MAIN_CONTROL[0], sizeof(mmVGA_MAIN_CONTROL)/sizeof(mmVGA_MAIN_CONTROL[0]), 0, 0 },
	{ "mmVGA_TEST_CONTROL", REG_MMIO, 0x0015, 1, &mmVGA_TEST_CONTROL[0], sizeof(mmVGA_TEST_CONTROL)/sizeof(mmVGA_TEST_CONTROL[0]), 0, 0 },
	{ "mmVGA_QOS_CTRL", REG_MMIO, 0x0018, 1, &mmVGA_QOS_CTRL[0], sizeof(mmVGA_QOS_CTRL)/sizeof(mmVGA_QOS_CTRL[0]), 0, 0 },
	{ "mmCRTC8_IDX", REG_MMIO, 0x002d, 1, &mmCRTC8_IDX[0], sizeof(mmCRTC8_IDX)/sizeof(mmCRTC8_IDX[0]), 0, 0 },
	{ "mmCRTC8_DATA", REG_MMIO, 0x002d, 1, &mmCRTC8_DATA[0], sizeof(mmCRTC8_DATA)/sizeof(mmCRTC8_DATA[0]), 0, 0 },
	{ "mmGENFC_WT", REG_MMIO, 0x002e, 1, &mmGENFC_WT[0], sizeof(mmGENFC_WT)/sizeof(mmGENFC_WT[0]), 0, 0 },
	{ "mmGENS1", REG_MMIO, 0x002e, 1, &mmGENS1[0], sizeof(mmGENS1)/sizeof(mmGENS1[0]), 0, 0 },
	{ "mmATTRDW", REG_MMIO, 0x0030, 1, &mmATTRDW[0], sizeof(mmATTRDW)/sizeof(mmATTRDW[0]), 0, 0 },
	{ "mmATTRX", REG_MMIO, 0x0030, 1, &mmATTRX[0], sizeof(mmATTRX)/sizeof(mmATTRX[0]), 0, 0 },
	{ "mmATTRDR", REG_MMIO, 0x0030, 1, &mmATTRDR[0], sizeof(mmATTRDR)/sizeof(mmATTRDR[0]), 0, 0 },
	{ "mmGENMO_WT", REG_MMIO, 0x0030, 1, &mmGENMO_WT[0], sizeof(mmGENMO_WT)/sizeof(mmGENMO_WT[0]), 0, 0 },
	{ "mmGENS0", REG_MMIO, 0x0030, 1, &mmGENS0[0], sizeof(mmGENS0)/sizeof(mmGENS0[0]), 0, 0 },
	{ "mmGENENB", REG_MMIO, 0x0030, 1, &mmGENENB[0], sizeof(mmGENENB)/sizeof(mmGENENB[0]), 0, 0 },
	{ "mmSEQ8_IDX", REG_MMIO, 0x0031, 1, &mmSEQ8_IDX[0], sizeof(mmSEQ8_IDX)/sizeof(mmSEQ8_IDX[0]), 0, 0 },
	{ "mmSEQ8_DATA", REG_MMIO, 0x0031, 1, &mmSEQ8_DATA[0], sizeof(mmSEQ8_DATA)/sizeof(mmSEQ8_DATA[0]), 0, 0 },
	{ "mmDAC_MASK", REG_MMIO, 0x0031, 1, &mmDAC_MASK[0], sizeof(mmDAC_MASK)/sizeof(mmDAC_MASK[0]), 0, 0 },
	{ "mmDAC_R_INDEX", REG_MMIO, 0x0031, 1, &mmDAC_R_INDEX[0], sizeof(mmDAC_R_INDEX)/sizeof(mmDAC_R_INDEX[0]), 0, 0 },
	{ "mmDAC_W_INDEX", REG_MMIO, 0x0032, 1, &mmDAC_W_INDEX[0], sizeof(mmDAC_W_INDEX)/sizeof(mmDAC_W_INDEX[0]), 0, 0 },
	{ "mmDAC_DATA", REG_MMIO, 0x0032, 1, &mmDAC_DATA[0], sizeof(mmDAC_DATA)/sizeof(mmDAC_DATA[0]), 0, 0 },
	{ "mmGENFC_RD", REG_MMIO, 0x0032, 1, &mmGENFC_RD[0], sizeof(mmGENFC_RD)/sizeof(mmGENFC_RD[0]), 0, 0 },
	{ "mmGENMO_RD", REG_MMIO, 0x0033, 1, &mmGENMO_RD[0], sizeof(mmGENMO_RD)/sizeof(mmGENMO_RD[0]), 0, 0 },
	{ "mmGRPH8_IDX", REG_MMIO, 0x0033, 1, &mmGRPH8_IDX[0], sizeof(mmGRPH8_IDX)/sizeof(mmGRPH8_IDX[0]), 0, 0 },
	{ "mmGRPH8_DATA", REG_MMIO, 0x0033, 1, &mmGRPH8_DATA[0], sizeof(mmGRPH8_DATA)/sizeof(mmGRPH8_DATA[0]), 0, 0 },
	{ "mmCRTC8_IDX_1", REG_MMIO, 0x0035, 1, &mmCRTC8_IDX_1[0], sizeof(mmCRTC8_IDX_1)/sizeof(mmCRTC8_IDX_1[0]), 0, 0 },
	{ "mmCRTC8_DATA_1", REG_MMIO, 0x0035, 1, &mmCRTC8_DATA_1[0], sizeof(mmCRTC8_DATA_1)/sizeof(mmCRTC8_DATA_1[0]), 0, 0 },
	{ "mmGENFC_WT_1", REG_MMIO, 0x0036, 1, &mmGENFC_WT_1[0], sizeof(mmGENFC_WT_1)/sizeof(mmGENFC_WT_1[0]), 0, 0 },
	{ "mmGENS1_1", REG_MMIO, 0x0036, 1, &mmGENS1_1[0], sizeof(mmGENS1_1)/sizeof(mmGENS1_1[0]), 0, 0 },
	{ "mmD3VGA_CONTROL", REG_MMIO, 0x0038, 1, &mmD3VGA_CONTROL[0], sizeof(mmD3VGA_CONTROL)/sizeof(mmD3VGA_CONTROL[0]), 0, 0 },
	{ "mmD4VGA_CONTROL", REG_MMIO, 0x0039, 1, &mmD4VGA_CONTROL[0], sizeof(mmD4VGA_CONTROL)/sizeof(mmD4VGA_CONTROL[0]), 0, 0 },
	{ "mmD5VGA_CONTROL", REG_MMIO, 0x003a, 1, &mmD5VGA_CONTROL[0], sizeof(mmD5VGA_CONTROL)/sizeof(mmD5VGA_CONTROL[0]), 0, 0 },
	{ "mmD6VGA_CONTROL", REG_MMIO, 0x003b, 1, &mmD6VGA_CONTROL[0], sizeof(mmD6VGA_CONTROL)/sizeof(mmD6VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_SOURCE_SELECT", REG_MMIO, 0x003c, 1, &mmVGA_SOURCE_SELECT[0], sizeof(mmVGA_SOURCE_SELECT)/sizeof(mmVGA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmPHYPLLA_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0040, 1, &mmPHYPLLA_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLA_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLA_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPHYPLLB_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0041, 1, &mmPHYPLLB_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLB_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLB_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPHYPLLC_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0042, 1, &mmPHYPLLC_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLC_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLC_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPHYPLLD_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0043, 1, &mmPHYPLLD_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLD_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLD_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDCFEV0_CRTC_PIXEL_RATE_CNTL", REG_MMIO, 0x0044, 1, &mmDCFEV0_CRTC_PIXEL_RATE_CNTL[0], sizeof(mmDCFEV0_CRTC_PIXEL_RATE_CNTL)/sizeof(mmDCFEV0_CRTC_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDCFEV1_CRTC_PIXEL_RATE_CNTL", REG_MMIO, 0x0045, 1, &mmDCFEV1_CRTC_PIXEL_RATE_CNTL[0], sizeof(mmDCFEV1_CRTC_PIXEL_RATE_CNTL)/sizeof(mmDCFEV1_CRTC_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmSYMCLKLPA_CLOCK_ENABLE", REG_MMIO, 0x0046, 1, &mmSYMCLKLPA_CLOCK_ENABLE[0], sizeof(mmSYMCLKLPA_CLOCK_ENABLE)/sizeof(mmSYMCLKLPA_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKLPB_CLOCK_ENABLE", REG_MMIO, 0x0047, 1, &mmSYMCLKLPB_CLOCK_ENABLE[0], sizeof(mmSYMCLKLPB_CLOCK_ENABLE)/sizeof(mmSYMCLKLPB_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDPREFCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0048, 1, &mmDPREFCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDPREFCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDPREFCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmREFCLK_CNTL", REG_MMIO, 0x0049, 1, &mmREFCLK_CNTL[0], sizeof(mmREFCLK_CNTL)/sizeof(mmREFCLK_CNTL[0]), 0, 0 },
	{ "mmMIPI_CLK_CNTL", REG_MMIO, 0x004a, 1, &mmMIPI_CLK_CNTL[0], sizeof(mmMIPI_CLK_CNTL)/sizeof(mmMIPI_CLK_CNTL[0]), 0, 0 },
	{ "mmREFCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x004b, 1, &mmREFCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmREFCLK_CGTT_BLK_CTRL_REG)/sizeof(mmREFCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmPHYPLLE_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x004c, 1, &mmPHYPLLE_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLE_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLE_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL2", REG_MMIO, 0x004e, 1, &mmDCCG_PERFMON_CNTL2[0], sizeof(mmDCCG_PERFMON_CNTL2)/sizeof(mmDCCG_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDSICLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x004f, 1, &mmDSICLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDSICLK_CGTT_BLK_CTRL_REG)/sizeof(mmDSICLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDCCG_CBUS_WRCMD_DELAY", REG_MMIO, 0x0050, 1, &mmDCCG_CBUS_WRCMD_DELAY[0], sizeof(mmDCCG_CBUS_WRCMD_DELAY)/sizeof(mmDCCG_CBUS_WRCMD_DELAY[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_INCR", REG_MMIO, 0x0053, 1, &mmDCCG_DS_DTO_INCR[0], sizeof(mmDCCG_DS_DTO_INCR)/sizeof(mmDCCG_DS_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_MODULO", REG_MMIO, 0x0054, 1, &mmDCCG_DS_DTO_MODULO[0], sizeof(mmDCCG_DS_DTO_MODULO)/sizeof(mmDCCG_DS_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_DS_CNTL", REG_MMIO, 0x0055, 1, &mmDCCG_DS_CNTL[0], sizeof(mmDCCG_DS_CNTL)/sizeof(mmDCCG_DS_CNTL[0]), 0, 0 },
	{ "mmDCCG_DS_HW_CAL_INTERVAL", REG_MMIO, 0x0056, 1, &mmDCCG_DS_HW_CAL_INTERVAL[0], sizeof(mmDCCG_DS_HW_CAL_INTERVAL)/sizeof(mmDCCG_DS_HW_CAL_INTERVAL[0]), 0, 0 },
	{ "mmSYMCLKG_CLOCK_ENABLE", REG_MMIO, 0x0057, 1, &mmSYMCLKG_CLOCK_ENABLE[0], sizeof(mmSYMCLKG_CLOCK_ENABLE)/sizeof(mmSYMCLKG_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDPREFCLK_CNTL", REG_MMIO, 0x0058, 1, &mmDPREFCLK_CNTL[0], sizeof(mmDPREFCLK_CNTL)/sizeof(mmDPREFCLK_CNTL[0]), 0, 0 },
	{ "mmAOMCLK0_CNTL", REG_MMIO, 0x0059, 1, &mmAOMCLK0_CNTL[0], sizeof(mmAOMCLK0_CNTL)/sizeof(mmAOMCLK0_CNTL[0]), 0, 0 },
	{ "mmAOMCLK1_CNTL", REG_MMIO, 0x005a, 1, &mmAOMCLK1_CNTL[0], sizeof(mmAOMCLK1_CNTL)/sizeof(mmAOMCLK1_CNTL[0]), 0, 0 },
	{ "mmAOMCLK2_CNTL", REG_MMIO, 0x005b, 1, &mmAOMCLK2_CNTL[0], sizeof(mmAOMCLK2_CNTL)/sizeof(mmAOMCLK2_CNTL[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO2_PHASE", REG_MMIO, 0x005c, 1, &mmDCCG_AUDIO_DTO2_PHASE[0], sizeof(mmDCCG_AUDIO_DTO2_PHASE)/sizeof(mmDCCG_AUDIO_DTO2_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO2_MODULO", REG_MMIO, 0x005d, 1, &mmDCCG_AUDIO_DTO2_MODULO[0], sizeof(mmDCCG_AUDIO_DTO2_MODULO)/sizeof(mmDCCG_AUDIO_DTO2_MODULO[0]), 0, 0 },
	{ "mmDCE_VERSION", REG_MMIO, 0x005e, 1, &mmDCE_VERSION[0], sizeof(mmDCE_VERSION)/sizeof(mmDCE_VERSION[0]), 0, 0 },
	{ "mmPHYPLLG_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x005f, 1, &mmPHYPLLG_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLG_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLG_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDCCG_GTC_CNTL", REG_MMIO, 0x0060, 1, &mmDCCG_GTC_CNTL[0], sizeof(mmDCCG_GTC_CNTL)/sizeof(mmDCCG_GTC_CNTL[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_INCR", REG_MMIO, 0x0061, 1, &mmDCCG_GTC_DTO_INCR[0], sizeof(mmDCCG_GTC_DTO_INCR)/sizeof(mmDCCG_GTC_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_MODULO", REG_MMIO, 0x0062, 1, &mmDCCG_GTC_DTO_MODULO[0], sizeof(mmDCCG_GTC_DTO_MODULO)/sizeof(mmDCCG_GTC_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_GTC_CURRENT", REG_MMIO, 0x0063, 1, &mmDCCG_GTC_CURRENT[0], sizeof(mmDCCG_GTC_CURRENT)/sizeof(mmDCCG_GTC_CURRENT[0]), 0, 0 },
	{ "mmDENTIST_DISPCLK_CNTL", REG_MMIO, 0x0064, 1, &mmDENTIST_DISPCLK_CNTL[0], sizeof(mmDENTIST_DISPCLK_CNTL)/sizeof(mmDENTIST_DISPCLK_CNTL[0]), 0, 0 },
	{ "mmMIPI_DTO_CNTL", REG_MMIO, 0x0065, 1, &mmMIPI_DTO_CNTL[0], sizeof(mmMIPI_DTO_CNTL)/sizeof(mmMIPI_DTO_CNTL[0]), 0, 0 },
	{ "mmMIPI_DTO_PHASE", REG_MMIO, 0x0066, 1, &mmMIPI_DTO_PHASE[0], sizeof(mmMIPI_DTO_PHASE)/sizeof(mmMIPI_DTO_PHASE[0]), 0, 0 },
	{ "mmMIPI_DTO_MODULO", REG_MMIO, 0x0067, 1, &mmMIPI_DTO_MODULO[0], sizeof(mmMIPI_DTO_MODULO)/sizeof(mmMIPI_DTO_MODULO[0]), 0, 0 },
	{ "mmDAC_CLK_ENABLE", REG_MMIO, 0x0068, 1, &mmDAC_CLK_ENABLE[0], sizeof(mmDAC_CLK_ENABLE)/sizeof(mmDAC_CLK_ENABLE[0]), 0, 0 },
	{ "mmDVO_CLK_ENABLE", REG_MMIO, 0x0069, 1, &mmDVO_CLK_ENABLE[0], sizeof(mmDVO_CLK_ENABLE)/sizeof(mmDVO_CLK_ENABLE[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_WRITE", REG_MMIO, 0x006a, 1, &mmAVSYNC_COUNTER_WRITE[0], sizeof(mmAVSYNC_COUNTER_WRITE)/sizeof(mmAVSYNC_COUNTER_WRITE[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_CONTROL", REG_MMIO, 0x006b, 1, &mmAVSYNC_COUNTER_CONTROL[0], sizeof(mmAVSYNC_COUNTER_CONTROL)/sizeof(mmAVSYNC_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDMCU_SMU_INTERRUPT_CNTL", REG_MMIO, 0x006c, 1, &mmDMCU_SMU_INTERRUPT_CNTL[0], sizeof(mmDMCU_SMU_INTERRUPT_CNTL)/sizeof(mmDMCU_SMU_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmSMU_CONTROL", REG_MMIO, 0x006d, 1, &mmSMU_CONTROL[0], sizeof(mmSMU_CONTROL)/sizeof(mmSMU_CONTROL[0]), 0, 0 },
	{ "mmSMU_INTERRUPT_CONTROL", REG_MMIO, 0x006e, 1, &mmSMU_INTERRUPT_CONTROL[0], sizeof(mmSMU_INTERRUPT_CONTROL)/sizeof(mmSMU_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_READ", REG_MMIO, 0x006f, 1, &mmAVSYNC_COUNTER_READ[0], sizeof(mmAVSYNC_COUNTER_READ)/sizeof(mmAVSYNC_COUNTER_READ[0]), 0, 0 },
	{ "mmMILLISECOND_TIME_BASE_DIV", REG_MMIO, 0x0070, 1, &mmMILLISECOND_TIME_BASE_DIV[0], sizeof(mmMILLISECOND_TIME_BASE_DIV)/sizeof(mmMILLISECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDISPCLK_FREQ_CHANGE_CNTL", REG_MMIO, 0x0071, 1, &mmDISPCLK_FREQ_CHANGE_CNTL[0], sizeof(mmDISPCLK_FREQ_CHANGE_CNTL)/sizeof(mmDISPCLK_FREQ_CHANGE_CNTL[0]), 0, 0 },
	{ "mmDC_MEM_GLOBAL_PWR_REQ_CNTL", REG_MMIO, 0x0072, 1, &mmDC_MEM_GLOBAL_PWR_REQ_CNTL[0], sizeof(mmDC_MEM_GLOBAL_PWR_REQ_CNTL)/sizeof(mmDC_MEM_GLOBAL_PWR_REQ_CNTL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL", REG_MMIO, 0x0073, 1, &mmDCCG_PERFMON_CNTL[0], sizeof(mmDCCG_PERFMON_CNTL)/sizeof(mmDCCG_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL", REG_MMIO, 0x0074, 1, &mmDCCG_GATE_DISABLE_CNTL[0], sizeof(mmDCCG_GATE_DISABLE_CNTL)/sizeof(mmDCCG_GATE_DISABLE_CNTL[0]), 0, 0 },
	{ "mmDISPCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0075, 1, &mmDISPCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmSCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0076, 1, &mmSCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDCCG_CAC_STATUS", REG_MMIO, 0x0077, 1, &mmDCCG_CAC_STATUS[0], sizeof(mmDCCG_CAC_STATUS)/sizeof(mmDCCG_CAC_STATUS[0]), 0, 0 },
	{ "mmPIXCLK1_RESYNC_CNTL", REG_MMIO, 0x0078, 1, &mmPIXCLK1_RESYNC_CNTL[0], sizeof(mmPIXCLK1_RESYNC_CNTL)/sizeof(mmPIXCLK1_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK2_RESYNC_CNTL", REG_MMIO, 0x0079, 1, &mmPIXCLK2_RESYNC_CNTL[0], sizeof(mmPIXCLK2_RESYNC_CNTL)/sizeof(mmPIXCLK2_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK0_RESYNC_CNTL", REG_MMIO, 0x007a, 1, &mmPIXCLK0_RESYNC_CNTL[0], sizeof(mmPIXCLK0_RESYNC_CNTL)/sizeof(mmPIXCLK0_RESYNC_CNTL[0]), 0, 0 },
	{ "mmMICROSECOND_TIME_BASE_DIV", REG_MMIO, 0x007b, 1, &mmMICROSECOND_TIME_BASE_DIV[0], sizeof(mmMICROSECOND_TIME_BASE_DIV)/sizeof(mmMICROSECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL2", REG_MMIO, 0x007c, 1, &mmDCCG_GATE_DISABLE_CNTL2[0], sizeof(mmDCCG_GATE_DISABLE_CNTL2)/sizeof(mmDCCG_GATE_DISABLE_CNTL2[0]), 0, 0 },
	{ "mmSYMCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x007d, 1, &mmSYMCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSYMCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSYMCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmPHYPLLF_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x007e, 1, &mmPHYPLLF_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLF_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLF_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDCCG_DISP_CNTL_REG", REG_MMIO, 0x007f, 1, &mmDCCG_DISP_CNTL_REG[0], sizeof(mmDCCG_DISP_CNTL_REG)/sizeof(mmDCCG_DISP_CNTL_REG[0]), 0, 0 },
	{ "mmCRTC0_PIXEL_RATE_CNTL", REG_MMIO, 0x0080, 1, &mmCRTC0_PIXEL_RATE_CNTL[0], sizeof(mmCRTC0_PIXEL_RATE_CNTL)/sizeof(mmCRTC0_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO0_PHASE", REG_MMIO, 0x0081, 1, &mmDP_DTO0_PHASE[0], sizeof(mmDP_DTO0_PHASE)/sizeof(mmDP_DTO0_PHASE[0]), 0, 0 },
	{ "mmDP_DTO0_MODULO", REG_MMIO, 0x0082, 1, &mmDP_DTO0_MODULO[0], sizeof(mmDP_DTO0_MODULO)/sizeof(mmDP_DTO0_MODULO[0]), 0, 0 },
	{ "mmCRTC0_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0083, 1, &mmCRTC0_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmCRTC0_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmCRTC0_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmCRTC1_PIXEL_RATE_CNTL", REG_MMIO, 0x0084, 1, &mmCRTC1_PIXEL_RATE_CNTL[0], sizeof(mmCRTC1_PIXEL_RATE_CNTL)/sizeof(mmCRTC1_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO1_PHASE", REG_MMIO, 0x0085, 1, &mmDP_DTO1_PHASE[0], sizeof(mmDP_DTO1_PHASE)/sizeof(mmDP_DTO1_PHASE[0]), 0, 0 },
	{ "mmDP_DTO1_MODULO", REG_MMIO, 0x0086, 1, &mmDP_DTO1_MODULO[0], sizeof(mmDP_DTO1_MODULO)/sizeof(mmDP_DTO1_MODULO[0]), 0, 0 },
	{ "mmCRTC1_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0087, 1, &mmCRTC1_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmCRTC1_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmCRTC1_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmCRTC2_PIXEL_RATE_CNTL", REG_MMIO, 0x0088, 1, &mmCRTC2_PIXEL_RATE_CNTL[0], sizeof(mmCRTC2_PIXEL_RATE_CNTL)/sizeof(mmCRTC2_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO2_PHASE", REG_MMIO, 0x0089, 1, &mmDP_DTO2_PHASE[0], sizeof(mmDP_DTO2_PHASE)/sizeof(mmDP_DTO2_PHASE[0]), 0, 0 },
	{ "mmDP_DTO2_MODULO", REG_MMIO, 0x008a, 1, &mmDP_DTO2_MODULO[0], sizeof(mmDP_DTO2_MODULO)/sizeof(mmDP_DTO2_MODULO[0]), 0, 0 },
	{ "mmCRTC2_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x008b, 1, &mmCRTC2_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmCRTC2_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmCRTC2_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmCRTC3_PIXEL_RATE_CNTL", REG_MMIO, 0x008c, 1, &mmCRTC3_PIXEL_RATE_CNTL[0], sizeof(mmCRTC3_PIXEL_RATE_CNTL)/sizeof(mmCRTC3_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO3_PHASE", REG_MMIO, 0x008d, 1, &mmDP_DTO3_PHASE[0], sizeof(mmDP_DTO3_PHASE)/sizeof(mmDP_DTO3_PHASE[0]), 0, 0 },
	{ "mmDP_DTO3_MODULO", REG_MMIO, 0x008e, 1, &mmDP_DTO3_MODULO[0], sizeof(mmDP_DTO3_MODULO)/sizeof(mmDP_DTO3_MODULO[0]), 0, 0 },
	{ "mmCRTC3_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x008f, 1, &mmCRTC3_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmCRTC3_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmCRTC3_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmCRTC4_PIXEL_RATE_CNTL", REG_MMIO, 0x0090, 1, &mmCRTC4_PIXEL_RATE_CNTL[0], sizeof(mmCRTC4_PIXEL_RATE_CNTL)/sizeof(mmCRTC4_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO4_PHASE", REG_MMIO, 0x0091, 1, &mmDP_DTO4_PHASE[0], sizeof(mmDP_DTO4_PHASE)/sizeof(mmDP_DTO4_PHASE[0]), 0, 0 },
	{ "mmDP_DTO4_MODULO", REG_MMIO, 0x0092, 1, &mmDP_DTO4_MODULO[0], sizeof(mmDP_DTO4_MODULO)/sizeof(mmDP_DTO4_MODULO[0]), 0, 0 },
	{ "mmCRTC4_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0093, 1, &mmCRTC4_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmCRTC4_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmCRTC4_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmCRTC5_PIXEL_RATE_CNTL", REG_MMIO, 0x0094, 1, &mmCRTC5_PIXEL_RATE_CNTL[0], sizeof(mmCRTC5_PIXEL_RATE_CNTL)/sizeof(mmCRTC5_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO5_PHASE", REG_MMIO, 0x0095, 1, &mmDP_DTO5_PHASE[0], sizeof(mmDP_DTO5_PHASE)/sizeof(mmDP_DTO5_PHASE[0]), 0, 0 },
	{ "mmDP_DTO5_MODULO", REG_MMIO, 0x0096, 1, &mmDP_DTO5_MODULO[0], sizeof(mmDP_DTO5_MODULO)/sizeof(mmDP_DTO5_MODULO[0]), 0, 0 },
	{ "mmCRTC5_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0097, 1, &mmCRTC5_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmCRTC5_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmCRTC5_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDCCG_SOFT_RESET", REG_MMIO, 0x009f, 1, &mmDCCG_SOFT_RESET[0], sizeof(mmDCCG_SOFT_RESET)/sizeof(mmDCCG_SOFT_RESET[0]), 0, 0 },
	{ "mmSYMCLKA_CLOCK_ENABLE", REG_MMIO, 0x00a0, 1, &mmSYMCLKA_CLOCK_ENABLE[0], sizeof(mmSYMCLKA_CLOCK_ENABLE)/sizeof(mmSYMCLKA_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKB_CLOCK_ENABLE", REG_MMIO, 0x00a1, 1, &mmSYMCLKB_CLOCK_ENABLE[0], sizeof(mmSYMCLKB_CLOCK_ENABLE)/sizeof(mmSYMCLKB_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKC_CLOCK_ENABLE", REG_MMIO, 0x00a2, 1, &mmSYMCLKC_CLOCK_ENABLE[0], sizeof(mmSYMCLKC_CLOCK_ENABLE)/sizeof(mmSYMCLKC_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKD_CLOCK_ENABLE", REG_MMIO, 0x00a3, 1, &mmSYMCLKD_CLOCK_ENABLE[0], sizeof(mmSYMCLKD_CLOCK_ENABLE)/sizeof(mmSYMCLKD_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKE_CLOCK_ENABLE", REG_MMIO, 0x00a4, 1, &mmSYMCLKE_CLOCK_ENABLE[0], sizeof(mmSYMCLKE_CLOCK_ENABLE)/sizeof(mmSYMCLKE_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKF_CLOCK_ENABLE", REG_MMIO, 0x00a5, 1, &mmSYMCLKF_CLOCK_ENABLE[0], sizeof(mmSYMCLKF_CLOCK_ENABLE)/sizeof(mmSYMCLKF_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDVOACLKD_CNTL", REG_MMIO, 0x00a8, 1, &mmDVOACLKD_CNTL[0], sizeof(mmDVOACLKD_CNTL)/sizeof(mmDVOACLKD_CNTL[0]), 0, 0 },
	{ "mmDVOACLKC_MVP_CNTL", REG_MMIO, 0x00a9, 1, &mmDVOACLKC_MVP_CNTL[0], sizeof(mmDVOACLKC_MVP_CNTL)/sizeof(mmDVOACLKC_MVP_CNTL[0]), 0, 0 },
	{ "mmDVOACLKC_CNTL", REG_MMIO, 0x00aa, 1, &mmDVOACLKC_CNTL[0], sizeof(mmDVOACLKC_CNTL)/sizeof(mmDVOACLKC_CNTL[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO_SOURCE", REG_MMIO, 0x00ab, 1, &mmDCCG_AUDIO_DTO_SOURCE[0], sizeof(mmDCCG_AUDIO_DTO_SOURCE)/sizeof(mmDCCG_AUDIO_DTO_SOURCE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_PHASE", REG_MMIO, 0x00ac, 1, &mmDCCG_AUDIO_DTO0_PHASE[0], sizeof(mmDCCG_AUDIO_DTO0_PHASE)/sizeof(mmDCCG_AUDIO_DTO0_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_MODULE", REG_MMIO, 0x00ad, 1, &mmDCCG_AUDIO_DTO0_MODULE[0], sizeof(mmDCCG_AUDIO_DTO0_MODULE)/sizeof(mmDCCG_AUDIO_DTO0_MODULE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_PHASE", REG_MMIO, 0x00ae, 1, &mmDCCG_AUDIO_DTO1_PHASE[0], sizeof(mmDCCG_AUDIO_DTO1_PHASE)/sizeof(mmDCCG_AUDIO_DTO1_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_MODULE", REG_MMIO, 0x00af, 1, &mmDCCG_AUDIO_DTO1_MODULE[0], sizeof(mmDCCG_AUDIO_DTO1_MODULE)/sizeof(mmDCCG_AUDIO_DTO1_MODULE[0]), 0, 0 },
	{ "mmDCCG_TEST_CLK_SEL", REG_MMIO, 0x00be, 1, &mmDCCG_TEST_CLK_SEL[0], sizeof(mmDCCG_TEST_CLK_SEL)/sizeof(mmDCCG_TEST_CLK_SEL[0]), 0, 0 },
	{ "mmFBC_CNTL", REG_MMIO, 0x0062, 2, &mmFBC_CNTL[0], sizeof(mmFBC_CNTL)/sizeof(mmFBC_CNTL[0]), 0, 0 },
	{ "mmFBC_IDLE_FORCE_CLEAR_MASK", REG_MMIO, 0x0064, 2, &mmFBC_IDLE_FORCE_CLEAR_MASK[0], sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK)/sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK[0]), 0, 0 },
	{ "mmFBC_START_STOP_DELAY", REG_MMIO, 0x0065, 2, &mmFBC_START_STOP_DELAY[0], sizeof(mmFBC_START_STOP_DELAY)/sizeof(mmFBC_START_STOP_DELAY[0]), 0, 0 },
	{ "mmFBC_COMP_CNTL", REG_MMIO, 0x0066, 2, &mmFBC_COMP_CNTL[0], sizeof(mmFBC_COMP_CNTL)/sizeof(mmFBC_COMP_CNTL[0]), 0, 0 },
	{ "mmFBC_COMP_MODE", REG_MMIO, 0x0067, 2, &mmFBC_COMP_MODE[0], sizeof(mmFBC_COMP_MODE)/sizeof(mmFBC_COMP_MODE[0]), 0, 0 },
	{ "mmFBC_IND_LUT0", REG_MMIO, 0x006b, 2, &mmFBC_IND_LUT0[0], sizeof(mmFBC_IND_LUT0)/sizeof(mmFBC_IND_LUT0[0]), 0, 0 },
	{ "mmFBC_IND_LUT1", REG_MMIO, 0x006c, 2, &mmFBC_IND_LUT1[0], sizeof(mmFBC_IND_LUT1)/sizeof(mmFBC_IND_LUT1[0]), 0, 0 },
	{ "mmFBC_IND_LUT2", REG_MMIO, 0x006d, 2, &mmFBC_IND_LUT2[0], sizeof(mmFBC_IND_LUT2)/sizeof(mmFBC_IND_LUT2[0]), 0, 0 },
	{ "mmFBC_IND_LUT3", REG_MMIO, 0x006e, 2, &mmFBC_IND_LUT3[0], sizeof(mmFBC_IND_LUT3)/sizeof(mmFBC_IND_LUT3[0]), 0, 0 },
	{ "mmFBC_IND_LUT4", REG_MMIO, 0x006f, 2, &mmFBC_IND_LUT4[0], sizeof(mmFBC_IND_LUT4)/sizeof(mmFBC_IND_LUT4[0]), 0, 0 },
	{ "mmFBC_IND_LUT5", REG_MMIO, 0x0070, 2, &mmFBC_IND_LUT5[0], sizeof(mmFBC_IND_LUT5)/sizeof(mmFBC_IND_LUT5[0]), 0, 0 },
	{ "mmFBC_IND_LUT6", REG_MMIO, 0x0071, 2, &mmFBC_IND_LUT6[0], sizeof(mmFBC_IND_LUT6)/sizeof(mmFBC_IND_LUT6[0]), 0, 0 },
	{ "mmFBC_IND_LUT7", REG_MMIO, 0x0072, 2, &mmFBC_IND_LUT7[0], sizeof(mmFBC_IND_LUT7)/sizeof(mmFBC_IND_LUT7[0]), 0, 0 },
	{ "mmFBC_IND_LUT8", REG_MMIO, 0x0073, 2, &mmFBC_IND_LUT8[0], sizeof(mmFBC_IND_LUT8)/sizeof(mmFBC_IND_LUT8[0]), 0, 0 },
	{ "mmFBC_IND_LUT9", REG_MMIO, 0x0074, 2, &mmFBC_IND_LUT9[0], sizeof(mmFBC_IND_LUT9)/sizeof(mmFBC_IND_LUT9[0]), 0, 0 },
	{ "mmFBC_IND_LUT10", REG_MMIO, 0x0075, 2, &mmFBC_IND_LUT10[0], sizeof(mmFBC_IND_LUT10)/sizeof(mmFBC_IND_LUT10[0]), 0, 0 },
	{ "mmFBC_IND_LUT11", REG_MMIO, 0x0076, 2, &mmFBC_IND_LUT11[0], sizeof(mmFBC_IND_LUT11)/sizeof(mmFBC_IND_LUT11[0]), 0, 0 },
	{ "mmFBC_IND_LUT12", REG_MMIO, 0x0077, 2, &mmFBC_IND_LUT12[0], sizeof(mmFBC_IND_LUT12)/sizeof(mmFBC_IND_LUT12[0]), 0, 0 },
	{ "mmFBC_IND_LUT13", REG_MMIO, 0x0078, 2, &mmFBC_IND_LUT13[0], sizeof(mmFBC_IND_LUT13)/sizeof(mmFBC_IND_LUT13[0]), 0, 0 },
	{ "mmFBC_IND_LUT14", REG_MMIO, 0x0079, 2, &mmFBC_IND_LUT14[0], sizeof(mmFBC_IND_LUT14)/sizeof(mmFBC_IND_LUT14[0]), 0, 0 },
	{ "mmFBC_IND_LUT15", REG_MMIO, 0x007a, 2, &mmFBC_IND_LUT15[0], sizeof(mmFBC_IND_LUT15)/sizeof(mmFBC_IND_LUT15[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_01", REG_MMIO, 0x007b, 2, &mmFBC_CSM_REGION_OFFSET_01[0], sizeof(mmFBC_CSM_REGION_OFFSET_01)/sizeof(mmFBC_CSM_REGION_OFFSET_01[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_23", REG_MMIO, 0x007c, 2, &mmFBC_CSM_REGION_OFFSET_23[0], sizeof(mmFBC_CSM_REGION_OFFSET_23)/sizeof(mmFBC_CSM_REGION_OFFSET_23[0]), 0, 0 },
	{ "mmFBC_CLIENT_REGION_MASK", REG_MMIO, 0x007d, 2, &mmFBC_CLIENT_REGION_MASK[0], sizeof(mmFBC_CLIENT_REGION_MASK)/sizeof(mmFBC_CLIENT_REGION_MASK[0]), 0, 0 },
	{ "mmFBC_DEBUG_COMP", REG_MMIO, 0x007e, 2, &mmFBC_DEBUG_COMP[0], sizeof(mmFBC_DEBUG_COMP)/sizeof(mmFBC_DEBUG_COMP[0]), 0, 0 },
	{ "mmFBC_MISC", REG_MMIO, 0x0084, 2, &mmFBC_MISC[0], sizeof(mmFBC_MISC)/sizeof(mmFBC_MISC[0]), 0, 0 },
	{ "mmFBC_STATUS", REG_MMIO, 0x0085, 2, &mmFBC_STATUS[0], sizeof(mmFBC_STATUS)/sizeof(mmFBC_STATUS[0]), 0, 0 },
	{ "mmFBC_ALPHA_CNTL", REG_MMIO, 0x0088, 2, &mmFBC_ALPHA_CNTL[0], sizeof(mmFBC_ALPHA_CNTL)/sizeof(mmFBC_ALPHA_CNTL[0]), 0, 0 },
	{ "mmFBC_ALPHA_RGB_OVERRIDE", REG_MMIO, 0x0089, 2, &mmFBC_ALPHA_RGB_OVERRIDE[0], sizeof(mmFBC_ALPHA_RGB_OVERRIDE)/sizeof(mmFBC_ALPHA_RGB_OVERRIDE[0]), 0, 0 },
	{ "mmPIPE0_PG_CONFIG", REG_MMIO, 0x008e, 2, &mmPIPE0_PG_CONFIG[0], sizeof(mmPIPE0_PG_CONFIG)/sizeof(mmPIPE0_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE0_PG_ENABLE", REG_MMIO, 0x008f, 2, &mmPIPE0_PG_ENABLE[0], sizeof(mmPIPE0_PG_ENABLE)/sizeof(mmPIPE0_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE0_PG_STATUS", REG_MMIO, 0x0090, 2, &mmPIPE0_PG_STATUS[0], sizeof(mmPIPE0_PG_STATUS)/sizeof(mmPIPE0_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE1_PG_CONFIG", REG_MMIO, 0x0091, 2, &mmPIPE1_PG_CONFIG[0], sizeof(mmPIPE1_PG_CONFIG)/sizeof(mmPIPE1_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE1_PG_ENABLE", REG_MMIO, 0x0092, 2, &mmPIPE1_PG_ENABLE[0], sizeof(mmPIPE1_PG_ENABLE)/sizeof(mmPIPE1_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE1_PG_STATUS", REG_MMIO, 0x0093, 2, &mmPIPE1_PG_STATUS[0], sizeof(mmPIPE1_PG_STATUS)/sizeof(mmPIPE1_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE2_PG_CONFIG", REG_MMIO, 0x0094, 2, &mmPIPE2_PG_CONFIG[0], sizeof(mmPIPE2_PG_CONFIG)/sizeof(mmPIPE2_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE2_PG_ENABLE", REG_MMIO, 0x0095, 2, &mmPIPE2_PG_ENABLE[0], sizeof(mmPIPE2_PG_ENABLE)/sizeof(mmPIPE2_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE2_PG_STATUS", REG_MMIO, 0x0096, 2, &mmPIPE2_PG_STATUS[0], sizeof(mmPIPE2_PG_STATUS)/sizeof(mmPIPE2_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE3_PG_CONFIG", REG_MMIO, 0x0097, 2, &mmPIPE3_PG_CONFIG[0], sizeof(mmPIPE3_PG_CONFIG)/sizeof(mmPIPE3_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE3_PG_ENABLE", REG_MMIO, 0x0098, 2, &mmPIPE3_PG_ENABLE[0], sizeof(mmPIPE3_PG_ENABLE)/sizeof(mmPIPE3_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE3_PG_STATUS", REG_MMIO, 0x0099, 2, &mmPIPE3_PG_STATUS[0], sizeof(mmPIPE3_PG_STATUS)/sizeof(mmPIPE3_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE4_PG_CONFIG", REG_MMIO, 0x009a, 2, &mmPIPE4_PG_CONFIG[0], sizeof(mmPIPE4_PG_CONFIG)/sizeof(mmPIPE4_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE4_PG_ENABLE", REG_MMIO, 0x009b, 2, &mmPIPE4_PG_ENABLE[0], sizeof(mmPIPE4_PG_ENABLE)/sizeof(mmPIPE4_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE4_PG_STATUS", REG_MMIO, 0x009c, 2, &mmPIPE4_PG_STATUS[0], sizeof(mmPIPE4_PG_STATUS)/sizeof(mmPIPE4_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE5_PG_CONFIG", REG_MMIO, 0x009d, 2, &mmPIPE5_PG_CONFIG[0], sizeof(mmPIPE5_PG_CONFIG)/sizeof(mmPIPE5_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE5_PG_ENABLE", REG_MMIO, 0x009e, 2, &mmPIPE5_PG_ENABLE[0], sizeof(mmPIPE5_PG_ENABLE)/sizeof(mmPIPE5_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE5_PG_STATUS", REG_MMIO, 0x009f, 2, &mmPIPE5_PG_STATUS[0], sizeof(mmPIPE5_PG_STATUS)/sizeof(mmPIPE5_PG_STATUS[0]), 0, 0 },
	{ "mmDSI_PG_CONFIG", REG_MMIO, 0x00a0, 2, &mmDSI_PG_CONFIG[0], sizeof(mmDSI_PG_CONFIG)/sizeof(mmDSI_PG_CONFIG[0]), 0, 0 },
	{ "mmDSI_PG_ENABLE", REG_MMIO, 0x00a1, 2, &mmDSI_PG_ENABLE[0], sizeof(mmDSI_PG_ENABLE)/sizeof(mmDSI_PG_ENABLE[0]), 0, 0 },
	{ "mmDSI_PG_STATUS", REG_MMIO, 0x00a2, 2, &mmDSI_PG_STATUS[0], sizeof(mmDSI_PG_STATUS)/sizeof(mmDSI_PG_STATUS[0]), 0, 0 },
	{ "mmDCFEV0_PG_CONFIG", REG_MMIO, 0x00a3, 2, &mmDCFEV0_PG_CONFIG[0], sizeof(mmDCFEV0_PG_CONFIG)/sizeof(mmDCFEV0_PG_CONFIG[0]), 0, 0 },
	{ "mmDCFEV0_PG_ENABLE", REG_MMIO, 0x00a4, 2, &mmDCFEV0_PG_ENABLE[0], sizeof(mmDCFEV0_PG_ENABLE)/sizeof(mmDCFEV0_PG_ENABLE[0]), 0, 0 },
	{ "mmDCFEV0_PG_STATUS", REG_MMIO, 0x00a5, 2, &mmDCFEV0_PG_STATUS[0], sizeof(mmDCFEV0_PG_STATUS)/sizeof(mmDCFEV0_PG_STATUS[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_STATUS", REG_MMIO, 0x00a6, 2, &mmDCPG_INTERRUPT_STATUS[0], sizeof(mmDCPG_INTERRUPT_STATUS)/sizeof(mmDCPG_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_CONTROL", REG_MMIO, 0x00a7, 2, &mmDCPG_INTERRUPT_CONTROL[0], sizeof(mmDCPG_INTERRUPT_CONTROL)/sizeof(mmDCPG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_CONTROL2", REG_MMIO, 0x00a8, 2, &mmDCPG_INTERRUPT_CONTROL2[0], sizeof(mmDCPG_INTERRUPT_CONTROL2)/sizeof(mmDCPG_INTERRUPT_CONTROL2[0]), 0, 0 },
	{ "mmDCFEV1_PG_CONFIG", REG_MMIO, 0x00a9, 2, &mmDCFEV1_PG_CONFIG[0], sizeof(mmDCFEV1_PG_CONFIG)/sizeof(mmDCFEV1_PG_CONFIG[0]), 0, 0 },
	{ "mmDCFEV1_PG_ENABLE", REG_MMIO, 0x00aa, 2, &mmDCFEV1_PG_ENABLE[0], sizeof(mmDCFEV1_PG_ENABLE)/sizeof(mmDCFEV1_PG_ENABLE[0]), 0, 0 },
	{ "mmDCFEV1_PG_STATUS", REG_MMIO, 0x00ab, 2, &mmDCFEV1_PG_STATUS[0], sizeof(mmDCFEV1_PG_STATUS)/sizeof(mmDCFEV1_PG_STATUS[0]), 0, 0 },
	{ "mmDC_IP_REQUEST_CNTL", REG_MMIO, 0x00ac, 2, &mmDC_IP_REQUEST_CNTL[0], sizeof(mmDC_IP_REQUEST_CNTL)/sizeof(mmDC_IP_REQUEST_CNTL[0]), 0, 0 },
	{ "mmDC_PGCNTL_STATUS_REG", REG_MMIO, 0x00ad, 2, NULL, 0, 0, 0 },
	{ "mmDMIFV_STATUS", REG_MMIO, 0x00c3, 2, &mmDMIFV_STATUS[0], sizeof(mmDMIFV_STATUS)/sizeof(mmDMIFV_STATUS[0]), 0, 0 },
	{ "mmDMIF_CONTROL", REG_MMIO, 0x00c4, 2, &mmDMIF_CONTROL[0], sizeof(mmDMIF_CONTROL)/sizeof(mmDMIF_CONTROL[0]), 0, 0 },
	{ "mmDMIF_STATUS", REG_MMIO, 0x00c5, 2, &mmDMIF_STATUS[0], sizeof(mmDMIF_STATUS)/sizeof(mmDMIF_STATUS[0]), 0, 0 },
	{ "mmDMIF_ARBITRATION_CONTROL", REG_MMIO, 0x00c7, 2, &mmDMIF_ARBITRATION_CONTROL[0], sizeof(mmDMIF_ARBITRATION_CONTROL)/sizeof(mmDMIF_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmPIPE0_ARBITRATION_CONTROL3", REG_MMIO, 0x00c8, 2, &mmPIPE0_ARBITRATION_CONTROL3[0], sizeof(mmPIPE0_ARBITRATION_CONTROL3)/sizeof(mmPIPE0_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE1_ARBITRATION_CONTROL3", REG_MMIO, 0x00c9, 2, &mmPIPE1_ARBITRATION_CONTROL3[0], sizeof(mmPIPE1_ARBITRATION_CONTROL3)/sizeof(mmPIPE1_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE2_ARBITRATION_CONTROL3", REG_MMIO, 0x00ca, 2, &mmPIPE2_ARBITRATION_CONTROL3[0], sizeof(mmPIPE2_ARBITRATION_CONTROL3)/sizeof(mmPIPE2_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE3_ARBITRATION_CONTROL3", REG_MMIO, 0x00cb, 2, &mmPIPE3_ARBITRATION_CONTROL3[0], sizeof(mmPIPE3_ARBITRATION_CONTROL3)/sizeof(mmPIPE3_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE4_ARBITRATION_CONTROL3", REG_MMIO, 0x00cc, 2, &mmPIPE4_ARBITRATION_CONTROL3[0], sizeof(mmPIPE4_ARBITRATION_CONTROL3)/sizeof(mmPIPE4_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE5_ARBITRATION_CONTROL3", REG_MMIO, 0x00cd, 2, &mmPIPE5_ARBITRATION_CONTROL3[0], sizeof(mmPIPE5_ARBITRATION_CONTROL3)/sizeof(mmPIPE5_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmDMIF_P_VMID", REG_MMIO, 0x00ce, 2, &mmDMIF_P_VMID[0], sizeof(mmDMIF_P_VMID)/sizeof(mmDMIF_P_VMID[0]), 0, 0 },
	{ "mmDMIF_ADDR_CALC", REG_MMIO, 0x00d1, 2, &mmDMIF_ADDR_CALC[0], sizeof(mmDMIF_ADDR_CALC)/sizeof(mmDMIF_ADDR_CALC[0]), 0, 0 },
	{ "mmDMIF_STATUS2", REG_MMIO, 0x00d2, 2, &mmDMIF_STATUS2[0], sizeof(mmDMIF_STATUS2)/sizeof(mmDMIF_STATUS2[0]), 0, 0 },
	{ "mmPIPE0_MAX_REQUESTS", REG_MMIO, 0x00d3, 2, &mmPIPE0_MAX_REQUESTS[0], sizeof(mmPIPE0_MAX_REQUESTS)/sizeof(mmPIPE0_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE1_MAX_REQUESTS", REG_MMIO, 0x00d4, 2, &mmPIPE1_MAX_REQUESTS[0], sizeof(mmPIPE1_MAX_REQUESTS)/sizeof(mmPIPE1_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE2_MAX_REQUESTS", REG_MMIO, 0x00d5, 2, &mmPIPE2_MAX_REQUESTS[0], sizeof(mmPIPE2_MAX_REQUESTS)/sizeof(mmPIPE2_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE3_MAX_REQUESTS", REG_MMIO, 0x00d6, 2, &mmPIPE3_MAX_REQUESTS[0], sizeof(mmPIPE3_MAX_REQUESTS)/sizeof(mmPIPE3_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE4_MAX_REQUESTS", REG_MMIO, 0x00d7, 2, &mmPIPE4_MAX_REQUESTS[0], sizeof(mmPIPE4_MAX_REQUESTS)/sizeof(mmPIPE4_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE5_MAX_REQUESTS", REG_MMIO, 0x00d8, 2, &mmPIPE5_MAX_REQUESTS[0], sizeof(mmPIPE5_MAX_REQUESTS)/sizeof(mmPIPE5_MAX_REQUESTS[0]), 0, 0 },
	{ "mmLOW_POWER_TILING_CONTROL", REG_MMIO, 0x00d9, 2, &mmLOW_POWER_TILING_CONTROL[0], sizeof(mmLOW_POWER_TILING_CONTROL)/sizeof(mmLOW_POWER_TILING_CONTROL[0]), 0, 0 },
	{ "mmMCIF_CONTROL", REG_MMIO, 0x00da, 2, &mmMCIF_CONTROL[0], sizeof(mmMCIF_CONTROL)/sizeof(mmMCIF_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WRITE_COMBINE_CONTROL", REG_MMIO, 0x00db, 2, &mmMCIF_WRITE_COMBINE_CONTROL[0], sizeof(mmMCIF_WRITE_COMBINE_CONTROL)/sizeof(mmMCIF_WRITE_COMBINE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_PHASE0_OUTSTANDING_COUNTER", REG_MMIO, 0x00de, 2, &mmMCIF_PHASE0_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_PHASE0_OUTSTANDING_COUNTER)/sizeof(mmMCIF_PHASE0_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmCC_DC_PIPE_DIS", REG_MMIO, 0x00e0, 2, &mmCC_DC_PIPE_DIS[0], sizeof(mmCC_DC_PIPE_DIS)/sizeof(mmCC_DC_PIPE_DIS[0]), 0, 0 },
	{ "mmSMU_WM_CONTROL", REG_MMIO, 0x00e1, 2, &mmSMU_WM_CONTROL[0], sizeof(mmSMU_WM_CONTROL)/sizeof(mmSMU_WM_CONTROL[0]), 0, 0 },
	{ "mmRBBMIF_TIMEOUT", REG_MMIO, 0x00e2, 2, &mmRBBMIF_TIMEOUT[0], sizeof(mmRBBMIF_TIMEOUT)/sizeof(mmRBBMIF_TIMEOUT[0]), 0, 0 },
	{ "mmRBBMIF_STATUS", REG_MMIO, 0x00e3, 2, &mmRBBMIF_STATUS[0], sizeof(mmRBBMIF_STATUS)/sizeof(mmRBBMIF_STATUS[0]), 0, 0 },
	{ "mmRBBMIF_TIMEOUT_DIS", REG_MMIO, 0x00e4, 2, &mmRBBMIF_TIMEOUT_DIS[0], sizeof(mmRBBMIF_TIMEOUT_DIS)/sizeof(mmRBBMIF_TIMEOUT_DIS[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATUS", REG_MMIO, 0x00e5, 2, &mmDCI_MEM_PWR_STATUS[0], sizeof(mmDCI_MEM_PWR_STATUS)/sizeof(mmDCI_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATUS2", REG_MMIO, 0x00e6, 2, &mmDCI_MEM_PWR_STATUS2[0], sizeof(mmDCI_MEM_PWR_STATUS2)/sizeof(mmDCI_MEM_PWR_STATUS2[0]), 0, 0 },
	{ "mmDCI_CLK_CNTL", REG_MMIO, 0x00e7, 2, &mmDCI_CLK_CNTL[0], sizeof(mmDCI_CLK_CNTL)/sizeof(mmDCI_CLK_CNTL[0]), 0, 0 },
	{ "mmDCI_CLK_CNTL2", REG_MMIO, 0x00e8, 2, &mmDCI_CLK_CNTL2[0], sizeof(mmDCI_CLK_CNTL2)/sizeof(mmDCI_CLK_CNTL2[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL", REG_MMIO, 0x00e9, 2, &mmDCI_MEM_PWR_CNTL[0], sizeof(mmDCI_MEM_PWR_CNTL)/sizeof(mmDCI_MEM_PWR_CNTL[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL2", REG_MMIO, 0x00ea, 2, &mmDCI_MEM_PWR_CNTL2[0], sizeof(mmDCI_MEM_PWR_CNTL2)/sizeof(mmDCI_MEM_PWR_CNTL2[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL3", REG_MMIO, 0x00eb, 2, &mmDCI_MEM_PWR_CNTL3[0], sizeof(mmDCI_MEM_PWR_CNTL3)/sizeof(mmDCI_MEM_PWR_CNTL3[0]), 0, 0 },
	{ "mmPIPE0_DMIF_BUFFER_CONTROL", REG_MMIO, 0x00ef, 2, &mmPIPE0_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE0_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE0_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE1_DMIF_BUFFER_CONTROL", REG_MMIO, 0x00f0, 2, &mmPIPE1_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE1_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE1_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE2_DMIF_BUFFER_CONTROL", REG_MMIO, 0x00f1, 2, &mmPIPE2_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE2_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE2_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE3_DMIF_BUFFER_CONTROL", REG_MMIO, 0x00f2, 2, &mmPIPE3_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE3_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE3_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE4_DMIF_BUFFER_CONTROL", REG_MMIO, 0x00f3, 2, &mmPIPE4_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE4_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE4_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE5_DMIF_BUFFER_CONTROL", REG_MMIO, 0x00f4, 2, &mmPIPE5_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE5_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE5_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmRBBMIF_STATUS_FLAG", REG_MMIO, 0x00f5, 2, &mmRBBMIF_STATUS_FLAG[0], sizeof(mmRBBMIF_STATUS_FLAG)/sizeof(mmRBBMIF_STATUS_FLAG[0]), 0, 0 },
	{ "mmDCI_SOFT_RESET", REG_MMIO, 0x00f6, 2, &mmDCI_SOFT_RESET[0], sizeof(mmDCI_SOFT_RESET)/sizeof(mmDCI_SOFT_RESET[0]), 0, 0 },
	{ "mmDMIF_URG_OVERRIDE", REG_MMIO, 0x00f7, 2, &mmDMIF_URG_OVERRIDE[0], sizeof(mmDMIF_URG_OVERRIDE)/sizeof(mmDMIF_URG_OVERRIDE[0]), 0, 0 },
	{ "mmPIPE6_ARBITRATION_CONTROL3", REG_MMIO, 0x00f8, 2, &mmPIPE6_ARBITRATION_CONTROL3[0], sizeof(mmPIPE6_ARBITRATION_CONTROL3)/sizeof(mmPIPE6_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE7_ARBITRATION_CONTROL3", REG_MMIO, 0x00f9, 2, &mmPIPE7_ARBITRATION_CONTROL3[0], sizeof(mmPIPE7_ARBITRATION_CONTROL3)/sizeof(mmPIPE7_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE6_MAX_REQUESTS", REG_MMIO, 0x00fa, 2, &mmPIPE6_MAX_REQUESTS[0], sizeof(mmPIPE6_MAX_REQUESTS)/sizeof(mmPIPE6_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE7_MAX_REQUESTS", REG_MMIO, 0x00fb, 2, &mmPIPE7_MAX_REQUESTS[0], sizeof(mmPIPE7_MAX_REQUESTS)/sizeof(mmPIPE7_MAX_REQUESTS[0]), 0, 0 },
	{ "mmDVMM_REG_RD_STATUS", REG_MMIO, 0x00fc, 2, &mmDVMM_REG_RD_STATUS[0], sizeof(mmDVMM_REG_RD_STATUS)/sizeof(mmDVMM_REG_RD_STATUS[0]), 0, 0 },
	{ "mmDVMM_REG_RD_DATA", REG_MMIO, 0x00fd, 2, &mmDVMM_REG_RD_DATA[0], sizeof(mmDVMM_REG_RD_DATA)/sizeof(mmDVMM_REG_RD_DATA[0]), 0, 0 },
	{ "mmDVMM_PTE_REQ", REG_MMIO, 0x00fe, 2, &mmDVMM_PTE_REQ[0], sizeof(mmDVMM_PTE_REQ)/sizeof(mmDVMM_PTE_REQ[0]), 0, 0 },
	{ "mmDVMM_CNTL", REG_MMIO, 0x00ff, 2, &mmDVMM_CNTL[0], sizeof(mmDVMM_CNTL)/sizeof(mmDVMM_CNTL[0]), 0, 0 },
	{ "mmDVMM_FAULT_STATUS", REG_MMIO, 0x0100, 2, &mmDVMM_FAULT_STATUS[0], sizeof(mmDVMM_FAULT_STATUS)/sizeof(mmDVMM_FAULT_STATUS[0]), 0, 0 },
	{ "mmDVMM_FAULT_ADDR", REG_MMIO, 0x0101, 2, &mmDVMM_FAULT_ADDR[0], sizeof(mmDVMM_FAULT_ADDR)/sizeof(mmDVMM_FAULT_ADDR[0]), 0, 0 },
	{ "mmFMON_CTRL", REG_MMIO, 0x0102, 2, &mmFMON_CTRL[0], sizeof(mmFMON_CTRL)/sizeof(mmFMON_CTRL[0]), 0, 0 },
	{ "mmDVMM_PTE_PGMEM_CONTROL", REG_MMIO, 0x0103, 2, &mmDVMM_PTE_PGMEM_CONTROL[0], sizeof(mmDVMM_PTE_PGMEM_CONTROL)/sizeof(mmDVMM_PTE_PGMEM_CONTROL[0]), 0, 0 },
	{ "mmDVMM_PTE_PGMEM_STATE", REG_MMIO, 0x0104, 2, &mmDVMM_PTE_PGMEM_STATE[0], sizeof(mmDVMM_PTE_PGMEM_STATE)/sizeof(mmDVMM_PTE_PGMEM_STATE[0]), 0, 0 },
	{ "mmMCIF_PHASE1_OUTSTANDING_COUNTER", REG_MMIO, 0x0105, 2, &mmMCIF_PHASE1_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_PHASE1_OUTSTANDING_COUNTER)/sizeof(mmMCIF_PHASE1_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmMCIF_PHASE2_OUTSTANDING_COUNTER", REG_MMIO, 0x0106, 2, &mmMCIF_PHASE2_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_PHASE2_OUTSTANDING_COUNTER)/sizeof(mmMCIF_PHASE2_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER", REG_MMIO, 0x0107, 2, &mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER)/sizeof(mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER", REG_MMIO, 0x0108, 2, &mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER)/sizeof(mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL4", REG_MMIO, 0x0109, 2, &mmDCI_MEM_PWR_CNTL4[0], sizeof(mmDCI_MEM_PWR_CNTL4)/sizeof(mmDCI_MEM_PWR_CNTL4[0]), 0, 0 },
	{ "mmMCIF_WB_MISC_CTRL", REG_MMIO, 0x010a, 2, &mmMCIF_WB_MISC_CTRL[0], sizeof(mmMCIF_WB_MISC_CTRL)/sizeof(mmMCIF_WB_MISC_CTRL[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATUS3", REG_MMIO, 0x010b, 2, &mmDCI_MEM_PWR_STATUS3[0], sizeof(mmDCI_MEM_PWR_STATUS3)/sizeof(mmDCI_MEM_PWR_STATUS3[0]), 0, 0 },
	{ "mmDMIF_CURSOR_CONTROL", REG_MMIO, 0x010c, 2, &mmDMIF_CURSOR_CONTROL[0], sizeof(mmDMIF_CURSOR_CONTROL)/sizeof(mmDMIF_CURSOR_CONTROL[0]), 0, 0 },
	{ "mmDMIF_CURSOR_MEM_CONTROL", REG_MMIO, 0x010d, 2, &mmDMIF_CURSOR_MEM_CONTROL[0], sizeof(mmDMIF_CURSOR_MEM_CONTROL)/sizeof(mmDMIF_CURSOR_MEM_CONTROL[0]), 0, 0 },
	{ "mmDCHUB_FB_LOCATION", REG_MMIO, 0x0126, 2, &mmDCHUB_FB_LOCATION[0], sizeof(mmDCHUB_FB_LOCATION)/sizeof(mmDCHUB_FB_LOCATION[0]), 0, 0 },
	{ "mmDCHUB_FB_OFFSET", REG_MMIO, 0x0127, 2, &mmDCHUB_FB_OFFSET[0], sizeof(mmDCHUB_FB_OFFSET)/sizeof(mmDCHUB_FB_OFFSET[0]), 0, 0 },
	{ "mmDCHUB_AGP_BASE", REG_MMIO, 0x0128, 2, &mmDCHUB_AGP_BASE[0], sizeof(mmDCHUB_AGP_BASE)/sizeof(mmDCHUB_AGP_BASE[0]), 0, 0 },
	{ "mmDCHUB_AGP_BOT", REG_MMIO, 0x0129, 2, &mmDCHUB_AGP_BOT[0], sizeof(mmDCHUB_AGP_BOT)/sizeof(mmDCHUB_AGP_BOT[0]), 0, 0 },
	{ "mmDCHUB_AGP_TOP", REG_MMIO, 0x012a, 2, &mmDCHUB_AGP_TOP[0], sizeof(mmDCHUB_AGP_TOP)/sizeof(mmDCHUB_AGP_TOP[0]), 0, 0 },
	{ "mmDCHUB_DRAM_APER_BASE", REG_MMIO, 0x012b, 2, &mmDCHUB_DRAM_APER_BASE[0], sizeof(mmDCHUB_DRAM_APER_BASE)/sizeof(mmDCHUB_DRAM_APER_BASE[0]), 0, 0 },
	{ "mmDCHUB_DRAM_APER_DEF", REG_MMIO, 0x012c, 2, &mmDCHUB_DRAM_APER_DEF[0], sizeof(mmDCHUB_DRAM_APER_DEF)/sizeof(mmDCHUB_DRAM_APER_DEF[0]), 0, 0 },
	{ "mmDCHUB_DRAM_APER_TOP", REG_MMIO, 0x012d, 2, &mmDCHUB_DRAM_APER_TOP[0], sizeof(mmDCHUB_DRAM_APER_TOP)/sizeof(mmDCHUB_DRAM_APER_TOP[0]), 0, 0 },
	{ "mmDCHUB_CONTROL_STATUS", REG_MMIO, 0x012e, 2, &mmDCHUB_CONTROL_STATUS[0], sizeof(mmDCHUB_CONTROL_STATUS)/sizeof(mmDCHUB_CONTROL_STATUS[0]), 0, 0 },
	{ "mmWB_ENABLE", REG_MMIO, 0x0212, 2, &mmWB_ENABLE[0], sizeof(mmWB_ENABLE)/sizeof(mmWB_ENABLE[0]), 0, 0 },
	{ "mmWB_EC_CONFIG", REG_MMIO, 0x0213, 2, &mmWB_EC_CONFIG[0], sizeof(mmWB_EC_CONFIG)/sizeof(mmWB_EC_CONFIG[0]), 0, 0 },
	{ "mmCNV_MODE", REG_MMIO, 0x0214, 2, &mmCNV_MODE[0], sizeof(mmCNV_MODE)/sizeof(mmCNV_MODE[0]), 0, 0 },
	{ "mmCNV_WINDOW_START", REG_MMIO, 0x0215, 2, &mmCNV_WINDOW_START[0], sizeof(mmCNV_WINDOW_START)/sizeof(mmCNV_WINDOW_START[0]), 0, 0 },
	{ "mmCNV_WINDOW_SIZE", REG_MMIO, 0x0216, 2, &mmCNV_WINDOW_SIZE[0], sizeof(mmCNV_WINDOW_SIZE)/sizeof(mmCNV_WINDOW_SIZE[0]), 0, 0 },
	{ "mmCNV_UPDATE", REG_MMIO, 0x0217, 2, &mmCNV_UPDATE[0], sizeof(mmCNV_UPDATE)/sizeof(mmCNV_UPDATE[0]), 0, 0 },
	{ "mmCNV_SOURCE_SIZE", REG_MMIO, 0x0218, 2, &mmCNV_SOURCE_SIZE[0], sizeof(mmCNV_SOURCE_SIZE)/sizeof(mmCNV_SOURCE_SIZE[0]), 0, 0 },
	{ "mmCNV_CSC_CONTROL", REG_MMIO, 0x0219, 2, &mmCNV_CSC_CONTROL[0], sizeof(mmCNV_CSC_CONTROL)/sizeof(mmCNV_CSC_CONTROL[0]), 0, 0 },
	{ "mmCNV_CSC_C11_C12", REG_MMIO, 0x021a, 2, &mmCNV_CSC_C11_C12[0], sizeof(mmCNV_CSC_C11_C12)/sizeof(mmCNV_CSC_C11_C12[0]), 0, 0 },
	{ "mmCNV_CSC_C13_C14", REG_MMIO, 0x021b, 2, &mmCNV_CSC_C13_C14[0], sizeof(mmCNV_CSC_C13_C14)/sizeof(mmCNV_CSC_C13_C14[0]), 0, 0 },
	{ "mmCNV_CSC_C21_C22", REG_MMIO, 0x021c, 2, &mmCNV_CSC_C21_C22[0], sizeof(mmCNV_CSC_C21_C22)/sizeof(mmCNV_CSC_C21_C22[0]), 0, 0 },
	{ "mmCNV_CSC_C23_C24", REG_MMIO, 0x021d, 2, &mmCNV_CSC_C23_C24[0], sizeof(mmCNV_CSC_C23_C24)/sizeof(mmCNV_CSC_C23_C24[0]), 0, 0 },
	{ "mmCNV_CSC_C31_C32", REG_MMIO, 0x021e, 2, &mmCNV_CSC_C31_C32[0], sizeof(mmCNV_CSC_C31_C32)/sizeof(mmCNV_CSC_C31_C32[0]), 0, 0 },
	{ "mmCNV_CSC_C33_C34", REG_MMIO, 0x021f, 2, &mmCNV_CSC_C33_C34[0], sizeof(mmCNV_CSC_C33_C34)/sizeof(mmCNV_CSC_C33_C34[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_R", REG_MMIO, 0x0220, 2, &mmCNV_CSC_ROUND_OFFSET_R[0], sizeof(mmCNV_CSC_ROUND_OFFSET_R)/sizeof(mmCNV_CSC_ROUND_OFFSET_R[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_G", REG_MMIO, 0x0221, 2, &mmCNV_CSC_ROUND_OFFSET_G[0], sizeof(mmCNV_CSC_ROUND_OFFSET_G)/sizeof(mmCNV_CSC_ROUND_OFFSET_G[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_B", REG_MMIO, 0x0222, 2, &mmCNV_CSC_ROUND_OFFSET_B[0], sizeof(mmCNV_CSC_ROUND_OFFSET_B)/sizeof(mmCNV_CSC_ROUND_OFFSET_B[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_R", REG_MMIO, 0x0223, 2, &mmCNV_CSC_CLAMP_R[0], sizeof(mmCNV_CSC_CLAMP_R)/sizeof(mmCNV_CSC_CLAMP_R[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_G", REG_MMIO, 0x0224, 2, &mmCNV_CSC_CLAMP_G[0], sizeof(mmCNV_CSC_CLAMP_G)/sizeof(mmCNV_CSC_CLAMP_G[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_B", REG_MMIO, 0x0225, 2, &mmCNV_CSC_CLAMP_B[0], sizeof(mmCNV_CSC_CLAMP_B)/sizeof(mmCNV_CSC_CLAMP_B[0]), 0, 0 },
	{ "mmCNV_TEST_CNTL", REG_MMIO, 0x0226, 2, &mmCNV_TEST_CNTL[0], sizeof(mmCNV_TEST_CNTL)/sizeof(mmCNV_TEST_CNTL[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_RED", REG_MMIO, 0x0227, 2, &mmCNV_TEST_CRC_RED[0], sizeof(mmCNV_TEST_CRC_RED)/sizeof(mmCNV_TEST_CRC_RED[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_GREEN", REG_MMIO, 0x0228, 2, &mmCNV_TEST_CRC_GREEN[0], sizeof(mmCNV_TEST_CRC_GREEN)/sizeof(mmCNV_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_BLUE", REG_MMIO, 0x0229, 2, &mmCNV_TEST_CRC_BLUE[0], sizeof(mmCNV_TEST_CRC_BLUE)/sizeof(mmCNV_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmCNV_INPUT_SELECT", REG_MMIO, 0x022d, 2, &mmCNV_INPUT_SELECT[0], sizeof(mmCNV_INPUT_SELECT)/sizeof(mmCNV_INPUT_SELECT[0]), 0, 0 },
	{ "mmWB_SOFT_RESET", REG_MMIO, 0x0230, 2, &mmWB_SOFT_RESET[0], sizeof(mmWB_SOFT_RESET)/sizeof(mmWB_SOFT_RESET[0]), 0, 0 },
	{ "mmWB_WARM_UP_MODE_CTL1", REG_MMIO, 0x0231, 2, &mmWB_WARM_UP_MODE_CTL1[0], sizeof(mmWB_WARM_UP_MODE_CTL1)/sizeof(mmWB_WARM_UP_MODE_CTL1[0]), 0, 0 },
	{ "mmWB_WARM_UP_MODE_CTL2", REG_MMIO, 0x0232, 2, &mmWB_WARM_UP_MODE_CTL2[0], sizeof(mmWB_WARM_UP_MODE_CTL2)/sizeof(mmWB_WARM_UP_MODE_CTL2[0]), 0, 0 },
	{ "mmWBSCL_COEF_RAM_SELECT", REG_MMIO, 0x0242, 2, &mmWBSCL_COEF_RAM_SELECT[0], sizeof(mmWBSCL_COEF_RAM_SELECT)/sizeof(mmWBSCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmWBSCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0243, 2, &mmWBSCL_COEF_RAM_TAP_DATA[0], sizeof(mmWBSCL_COEF_RAM_TAP_DATA)/sizeof(mmWBSCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmWBSCL_MODE", REG_MMIO, 0x0244, 2, &mmWBSCL_MODE[0], sizeof(mmWBSCL_MODE)/sizeof(mmWBSCL_MODE[0]), 0, 0 },
	{ "mmWBSCL_TAP_CONTROL", REG_MMIO, 0x0245, 2, &mmWBSCL_TAP_CONTROL[0], sizeof(mmWBSCL_TAP_CONTROL)/sizeof(mmWBSCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmWBSCL_DEST_SIZE", REG_MMIO, 0x0246, 2, &mmWBSCL_DEST_SIZE[0], sizeof(mmWBSCL_DEST_SIZE)/sizeof(mmWBSCL_DEST_SIZE[0]), 0, 0 },
	{ "mmWBSCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0247, 2, &mmWBSCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmWBSCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmWBSCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmWBSCL_HORZ_FILTER_INIT_Y_RGB", REG_MMIO, 0x0248, 2, &mmWBSCL_HORZ_FILTER_INIT_Y_RGB[0], sizeof(mmWBSCL_HORZ_FILTER_INIT_Y_RGB)/sizeof(mmWBSCL_HORZ_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmWBSCL_HORZ_FILTER_INIT_CBCR", REG_MMIO, 0x0249, 2, &mmWBSCL_HORZ_FILTER_INIT_CBCR[0], sizeof(mmWBSCL_HORZ_FILTER_INIT_CBCR)/sizeof(mmWBSCL_HORZ_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmWBSCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x024a, 2, &mmWBSCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmWBSCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmWBSCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmWBSCL_VERT_FILTER_INIT_Y_RGB", REG_MMIO, 0x024b, 2, &mmWBSCL_VERT_FILTER_INIT_Y_RGB[0], sizeof(mmWBSCL_VERT_FILTER_INIT_Y_RGB)/sizeof(mmWBSCL_VERT_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmWBSCL_VERT_FILTER_INIT_CBCR", REG_MMIO, 0x024c, 2, &mmWBSCL_VERT_FILTER_INIT_CBCR[0], sizeof(mmWBSCL_VERT_FILTER_INIT_CBCR)/sizeof(mmWBSCL_VERT_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmWBSCL_ROUND_OFFSET", REG_MMIO, 0x024d, 2, &mmWBSCL_ROUND_OFFSET[0], sizeof(mmWBSCL_ROUND_OFFSET)/sizeof(mmWBSCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmWBSCL_CLAMP", REG_MMIO, 0x024e, 2, &mmWBSCL_CLAMP[0], sizeof(mmWBSCL_CLAMP)/sizeof(mmWBSCL_CLAMP[0]), 0, 0 },
	{ "mmWBSCL_OVERFLOW_STATUS", REG_MMIO, 0x024f, 2, &mmWBSCL_OVERFLOW_STATUS[0], sizeof(mmWBSCL_OVERFLOW_STATUS)/sizeof(mmWBSCL_OVERFLOW_STATUS[0]), 0, 0 },
	{ "mmWBSCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x0250, 2, &mmWBSCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmWBSCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmWBSCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmWBSCL_OUTSIDE_PIX_STRATEGY", REG_MMIO, 0x0251, 2, &mmWBSCL_OUTSIDE_PIX_STRATEGY[0], sizeof(mmWBSCL_OUTSIDE_PIX_STRATEGY)/sizeof(mmWBSCL_OUTSIDE_PIX_STRATEGY[0]), 0, 0 },
	{ "mmWBSCL_TEST_CNTL", REG_MMIO, 0x0252, 2, &mmWBSCL_TEST_CNTL[0], sizeof(mmWBSCL_TEST_CNTL)/sizeof(mmWBSCL_TEST_CNTL[0]), 0, 0 },
	{ "mmWBSCL_TEST_CRC_RED", REG_MMIO, 0x0253, 2, &mmWBSCL_TEST_CRC_RED[0], sizeof(mmWBSCL_TEST_CRC_RED)/sizeof(mmWBSCL_TEST_CRC_RED[0]), 0, 0 },
	{ "mmWBSCL_TEST_CRC_GREEN", REG_MMIO, 0x0254, 2, &mmWBSCL_TEST_CRC_GREEN[0], sizeof(mmWBSCL_TEST_CRC_GREEN)/sizeof(mmWBSCL_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmWBSCL_TEST_CRC_BLUE", REG_MMIO, 0x0255, 2, &mmWBSCL_TEST_CRC_BLUE[0], sizeof(mmWBSCL_TEST_CRC_BLUE)/sizeof(mmWBSCL_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmWBSCL_BACKPRESSURE_CNT_EN", REG_MMIO, 0x0256, 2, &mmWBSCL_BACKPRESSURE_CNT_EN[0], sizeof(mmWBSCL_BACKPRESSURE_CNT_EN)/sizeof(mmWBSCL_BACKPRESSURE_CNT_EN[0]), 0, 0 },
	{ "mmWB_MCIF_BACKPRESSURE_CNT", REG_MMIO, 0x0257, 2, &mmWB_MCIF_BACKPRESSURE_CNT[0], sizeof(mmWB_MCIF_BACKPRESSURE_CNT)/sizeof(mmWB_MCIF_BACKPRESSURE_CNT[0]), 0, 0 },
	{ "mmWBSCL_RAM_SHUTDOWN", REG_MMIO, 0x025a, 2, &mmWBSCL_RAM_SHUTDOWN[0], sizeof(mmWBSCL_RAM_SHUTDOWN)/sizeof(mmWBSCL_RAM_SHUTDOWN[0]), 0, 0 },
	{ "mmDMCU_CTRL", REG_MMIO, 0x03b6, 2, &mmDMCU_CTRL[0], sizeof(mmDMCU_CTRL)/sizeof(mmDMCU_CTRL[0]), 0, 0 },
	{ "mmDMCU_STATUS", REG_MMIO, 0x03b7, 2, &mmDMCU_STATUS[0], sizeof(mmDMCU_STATUS)/sizeof(mmDMCU_STATUS[0]), 0, 0 },
	{ "mmDMCU_PC_START_ADDR", REG_MMIO, 0x03b8, 2, &mmDMCU_PC_START_ADDR[0], sizeof(mmDMCU_PC_START_ADDR)/sizeof(mmDMCU_PC_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_START_ADDR", REG_MMIO, 0x03b9, 2, &mmDMCU_FW_START_ADDR[0], sizeof(mmDMCU_FW_START_ADDR)/sizeof(mmDMCU_FW_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_END_ADDR", REG_MMIO, 0x03ba, 2, &mmDMCU_FW_END_ADDR[0], sizeof(mmDMCU_FW_END_ADDR)/sizeof(mmDMCU_FW_END_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_ISR_START_ADDR", REG_MMIO, 0x03bb, 2, &mmDMCU_FW_ISR_START_ADDR[0], sizeof(mmDMCU_FW_ISR_START_ADDR)/sizeof(mmDMCU_FW_ISR_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_CS_HI", REG_MMIO, 0x03bc, 2, &mmDMCU_FW_CS_HI[0], sizeof(mmDMCU_FW_CS_HI)/sizeof(mmDMCU_FW_CS_HI[0]), 0, 0 },
	{ "mmDMCU_FW_CS_LO", REG_MMIO, 0x03bd, 2, &mmDMCU_FW_CS_LO[0], sizeof(mmDMCU_FW_CS_LO)/sizeof(mmDMCU_FW_CS_LO[0]), 0, 0 },
	{ "mmDMCU_RAM_ACCESS_CTRL", REG_MMIO, 0x03be, 2, &mmDMCU_RAM_ACCESS_CTRL[0], sizeof(mmDMCU_RAM_ACCESS_CTRL)/sizeof(mmDMCU_RAM_ACCESS_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_CTRL", REG_MMIO, 0x03bf, 2, &mmDMCU_ERAM_WR_CTRL[0], sizeof(mmDMCU_ERAM_WR_CTRL)/sizeof(mmDMCU_ERAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_DATA", REG_MMIO, 0x03c0, 2, &mmDMCU_ERAM_WR_DATA[0], sizeof(mmDMCU_ERAM_WR_DATA)/sizeof(mmDMCU_ERAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_CTRL", REG_MMIO, 0x03c1, 2, &mmDMCU_ERAM_RD_CTRL[0], sizeof(mmDMCU_ERAM_RD_CTRL)/sizeof(mmDMCU_ERAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_DATA", REG_MMIO, 0x03c2, 2, &mmDMCU_ERAM_RD_DATA[0], sizeof(mmDMCU_ERAM_RD_DATA)/sizeof(mmDMCU_ERAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_CTRL", REG_MMIO, 0x03c3, 2, &mmDMCU_IRAM_WR_CTRL[0], sizeof(mmDMCU_IRAM_WR_CTRL)/sizeof(mmDMCU_IRAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_DATA", REG_MMIO, 0x03c4, 2, &mmDMCU_IRAM_WR_DATA[0], sizeof(mmDMCU_IRAM_WR_DATA)/sizeof(mmDMCU_IRAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_CTRL", REG_MMIO, 0x03c5, 2, &mmDMCU_IRAM_RD_CTRL[0], sizeof(mmDMCU_IRAM_RD_CTRL)/sizeof(mmDMCU_IRAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_DATA", REG_MMIO, 0x03c6, 2, &mmDMCU_IRAM_RD_DATA[0], sizeof(mmDMCU_IRAM_RD_DATA)/sizeof(mmDMCU_IRAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_EVENT_TRIGGER", REG_MMIO, 0x03c7, 2, &mmDMCU_EVENT_TRIGGER[0], sizeof(mmDMCU_EVENT_TRIGGER)/sizeof(mmDMCU_EVENT_TRIGGER[0]), 0, 0 },
	{ "mmDMCU_UC_INTERNAL_INT_STATUS", REG_MMIO, 0x03c8, 2, &mmDMCU_UC_INTERNAL_INT_STATUS[0], sizeof(mmDMCU_UC_INTERNAL_INT_STATUS)/sizeof(mmDMCU_UC_INTERNAL_INT_STATUS[0]), 0, 0 },
	{ "mmDMCU_SS_INTERRUPT_CNTL_STATUS", REG_MMIO, 0x03c9, 2, &mmDMCU_SS_INTERRUPT_CNTL_STATUS[0], sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS)/sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS", REG_MMIO, 0x03ca, 2, &mmDMCU_INTERRUPT_STATUS[0], sizeof(mmDMCU_INTERRUPT_STATUS)/sizeof(mmDMCU_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_HOST_EN_MASK", REG_MMIO, 0x03cb, 2, &mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK", REG_MMIO, 0x03cc, 2, &mmDMCU_INTERRUPT_TO_UC_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL", REG_MMIO, 0x03cd, 2, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0]), 0, 0 },
	{ "mmDC_DMCU_SCRATCH", REG_MMIO, 0x03ce, 2, &mmDC_DMCU_SCRATCH[0], sizeof(mmDC_DMCU_SCRATCH)/sizeof(mmDC_DMCU_SCRATCH[0]), 0, 0 },
	{ "mmDMCU_INT_CNT", REG_MMIO, 0x03cf, 2, &mmDMCU_INT_CNT[0], sizeof(mmDMCU_INT_CNT)/sizeof(mmDMCU_INT_CNT[0]), 0, 0 },
	{ "mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS", REG_MMIO, 0x03d0, 2, &mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0], sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS)/sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0]), 0, 0 },
	{ "mmDMCU_UC_CLK_GATING_CNTL", REG_MMIO, 0x03d1, 2, &mmDMCU_UC_CLK_GATING_CNTL[0], sizeof(mmDMCU_UC_CLK_GATING_CNTL)/sizeof(mmDMCU_UC_CLK_GATING_CNTL[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG1", REG_MMIO, 0x03d2, 2, &mmMASTER_COMM_DATA_REG1[0], sizeof(mmMASTER_COMM_DATA_REG1)/sizeof(mmMASTER_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG2", REG_MMIO, 0x03d3, 2, &mmMASTER_COMM_DATA_REG2[0], sizeof(mmMASTER_COMM_DATA_REG2)/sizeof(mmMASTER_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG3", REG_MMIO, 0x03d4, 2, &mmMASTER_COMM_DATA_REG3[0], sizeof(mmMASTER_COMM_DATA_REG3)/sizeof(mmMASTER_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmMASTER_COMM_CMD_REG", REG_MMIO, 0x03d5, 2, &mmMASTER_COMM_CMD_REG[0], sizeof(mmMASTER_COMM_CMD_REG)/sizeof(mmMASTER_COMM_CMD_REG[0]), 0, 0 },
	{ "mmMASTER_COMM_CNTL_REG", REG_MMIO, 0x03d6, 2, &mmMASTER_COMM_CNTL_REG[0], sizeof(mmMASTER_COMM_CNTL_REG)/sizeof(mmMASTER_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG1", REG_MMIO, 0x03d7, 2, &mmSLAVE_COMM_DATA_REG1[0], sizeof(mmSLAVE_COMM_DATA_REG1)/sizeof(mmSLAVE_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG2", REG_MMIO, 0x03d8, 2, &mmSLAVE_COMM_DATA_REG2[0], sizeof(mmSLAVE_COMM_DATA_REG2)/sizeof(mmSLAVE_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG3", REG_MMIO, 0x03d9, 2, &mmSLAVE_COMM_DATA_REG3[0], sizeof(mmSLAVE_COMM_DATA_REG3)/sizeof(mmSLAVE_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmSLAVE_COMM_CMD_REG", REG_MMIO, 0x03da, 2, &mmSLAVE_COMM_CMD_REG[0], sizeof(mmSLAVE_COMM_CMD_REG)/sizeof(mmSLAVE_COMM_CMD_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_CNTL_REG", REG_MMIO, 0x03db, 2, &mmSLAVE_COMM_CNTL_REG[0], sizeof(mmSLAVE_COMM_CNTL_REG)/sizeof(mmSLAVE_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmBL1_PWM_AMBIENT_LIGHT_LEVEL", REG_MMIO, 0x03de, 2, &mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0], sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL)/sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_USER_LEVEL", REG_MMIO, 0x03df, 2, &mmBL1_PWM_USER_LEVEL[0], sizeof(mmBL1_PWM_USER_LEVEL)/sizeof(mmBL1_PWM_USER_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_TARGET_ABM_LEVEL", REG_MMIO, 0x03e0, 2, &mmBL1_PWM_TARGET_ABM_LEVEL[0], sizeof(mmBL1_PWM_TARGET_ABM_LEVEL)/sizeof(mmBL1_PWM_TARGET_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_CURRENT_ABM_LEVEL", REG_MMIO, 0x03e1, 2, &mmBL1_PWM_CURRENT_ABM_LEVEL[0], sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL)/sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_FINAL_DUTY_CYCLE", REG_MMIO, 0x03e2, 2, &mmBL1_PWM_FINAL_DUTY_CYCLE[0], sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE)/sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_MINIMUM_DUTY_CYCLE", REG_MMIO, 0x03e3, 2, &mmBL1_PWM_MINIMUM_DUTY_CYCLE[0], sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE)/sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_ABM_CNTL", REG_MMIO, 0x03e4, 2, &mmBL1_PWM_ABM_CNTL[0], sizeof(mmBL1_PWM_ABM_CNTL)/sizeof(mmBL1_PWM_ABM_CNTL[0]), 0, 0 },
	{ "mmBL1_PWM_BL_UPDATE_SAMPLE_RATE", REG_MMIO, 0x03e5, 2, &mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0], sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE)/sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0]), 0, 0 },
	{ "mmBL1_PWM_GRP2_REG_LOCK", REG_MMIO, 0x03e6, 2, &mmBL1_PWM_GRP2_REG_LOCK[0], sizeof(mmBL1_PWM_GRP2_REG_LOCK)/sizeof(mmBL1_PWM_GRP2_REG_LOCK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK_1", REG_MMIO, 0x03e7, 2, &mmDMCU_INTERRUPT_TO_UC_EN_MASK_1[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_1)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_1[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1", REG_MMIO, 0x03e8, 2, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS_1", REG_MMIO, 0x03e9, 2, &mmDMCU_INTERRUPT_STATUS_1[0], sizeof(mmDMCU_INTERRUPT_STATUS_1)/sizeof(mmDMCU_INTERRUPT_STATUS_1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_STATUS1", REG_MMIO, 0x03ea, 2, &mmDMCU_DPRX_INTERRUPT_STATUS1[0], sizeof(mmDMCU_DPRX_INTERRUPT_STATUS1)/sizeof(mmDMCU_DPRX_INTERRUPT_STATUS1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1", REG_MMIO, 0x03eb, 2, &mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1[0], sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1)/sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1", REG_MMIO, 0x03ec, 2, &mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0], sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1)/sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0]), 0, 0 },
	{ "mmDC_ABM1_CNTL", REG_MMIO, 0x03ee, 2, &mmDC_ABM1_CNTL[0], sizeof(mmDC_ABM1_CNTL)/sizeof(mmDC_ABM1_CNTL[0]), 0, 0 },
	{ "mmDC_ABM1_IPCSC_COEFF_SEL", REG_MMIO, 0x03ef, 2, &mmDC_ABM1_IPCSC_COEFF_SEL[0], sizeof(mmDC_ABM1_IPCSC_COEFF_SEL)/sizeof(mmDC_ABM1_IPCSC_COEFF_SEL[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_0", REG_MMIO, 0x03f0, 2, &mmDC_ABM1_ACE_OFFSET_SLOPE_0[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_1", REG_MMIO, 0x03f1, 2, &mmDC_ABM1_ACE_OFFSET_SLOPE_1[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_2", REG_MMIO, 0x03f2, 2, &mmDC_ABM1_ACE_OFFSET_SLOPE_2[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_3", REG_MMIO, 0x03f3, 2, &mmDC_ABM1_ACE_OFFSET_SLOPE_3[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_4", REG_MMIO, 0x03f4, 2, &mmDC_ABM1_ACE_OFFSET_SLOPE_4[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_12", REG_MMIO, 0x03f5, 2, &mmDC_ABM1_ACE_THRES_12[0], sizeof(mmDC_ABM1_ACE_THRES_12)/sizeof(mmDC_ABM1_ACE_THRES_12[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_34", REG_MMIO, 0x03f6, 2, &mmDC_ABM1_ACE_THRES_34[0], sizeof(mmDC_ABM1_ACE_THRES_34)/sizeof(mmDC_ABM1_ACE_THRES_34[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_CNTL_MISC", REG_MMIO, 0x03f7, 2, &mmDC_ABM1_ACE_CNTL_MISC[0], sizeof(mmDC_ABM1_ACE_CNTL_MISC)/sizeof(mmDC_ABM1_ACE_CNTL_MISC[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS5", REG_MMIO, 0x03f8, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS5)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5", REG_MMIO, 0x03f9, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS1", REG_MMIO, 0x03fa, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS2", REG_MMIO, 0x03fb, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS3", REG_MMIO, 0x03fc, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS4", REG_MMIO, 0x03fd, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4[0]), 0, 0 },
	{ "mmDC_ABM1_HGLS_REG_READ_PROGRESS", REG_MMIO, 0x0400, 2, &mmDC_ABM1_HGLS_REG_READ_PROGRESS[0], sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS)/sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS[0]), 0, 0 },
	{ "mmDC_ABM1_HG_MISC_CTRL", REG_MMIO, 0x0401, 2, &mmDC_ABM1_HG_MISC_CTRL[0], sizeof(mmDC_ABM1_HG_MISC_CTRL)/sizeof(mmDC_ABM1_HG_MISC_CTRL[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SUM_OF_LUMA", REG_MMIO, 0x0402, 2, &mmDC_ABM1_LS_SUM_OF_LUMA[0], sizeof(mmDC_ABM1_LS_SUM_OF_LUMA)/sizeof(mmDC_ABM1_LS_SUM_OF_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_LUMA", REG_MMIO, 0x0403, 2, &mmDC_ABM1_LS_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA", REG_MMIO, 0x0404, 2, &mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_PIXEL_COUNT", REG_MMIO, 0x0405, 2, &mmDC_ABM1_LS_PIXEL_COUNT[0], sizeof(mmDC_ABM1_LS_PIXEL_COUNT)/sizeof(mmDC_ABM1_LS_PIXEL_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_LS_OVR_SCAN_BIN", REG_MMIO, 0x0406, 2, &mmDC_ABM1_LS_OVR_SCAN_BIN[0], sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN)/sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES", REG_MMIO, 0x0407, 2, &mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0], sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES)/sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT", REG_MMIO, 0x0408, 2, &mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT", REG_MMIO, 0x0409, 2, &mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_HG_SAMPLE_RATE", REG_MMIO, 0x040a, 2, &mmDC_ABM1_HG_SAMPLE_RATE[0], sizeof(mmDC_ABM1_HG_SAMPLE_RATE)/sizeof(mmDC_ABM1_HG_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SAMPLE_RATE", REG_MMIO, 0x040b, 2, &mmDC_ABM1_LS_SAMPLE_RATE[0], sizeof(mmDC_ABM1_LS_SAMPLE_RATE)/sizeof(mmDC_ABM1_LS_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG", REG_MMIO, 0x040c, 2, &mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0], sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG)/sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX", REG_MMIO, 0x040d, 2, &mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX", REG_MMIO, 0x040e, 2, &mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX", REG_MMIO, 0x040f, 2, &mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX", REG_MMIO, 0x0410, 2, &mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_1", REG_MMIO, 0x0411, 2, &mmDC_ABM1_HG_RESULT_1[0], sizeof(mmDC_ABM1_HG_RESULT_1)/sizeof(mmDC_ABM1_HG_RESULT_1[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_2", REG_MMIO, 0x0412, 2, &mmDC_ABM1_HG_RESULT_2[0], sizeof(mmDC_ABM1_HG_RESULT_2)/sizeof(mmDC_ABM1_HG_RESULT_2[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_3", REG_MMIO, 0x0413, 2, &mmDC_ABM1_HG_RESULT_3[0], sizeof(mmDC_ABM1_HG_RESULT_3)/sizeof(mmDC_ABM1_HG_RESULT_3[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_4", REG_MMIO, 0x0414, 2, &mmDC_ABM1_HG_RESULT_4[0], sizeof(mmDC_ABM1_HG_RESULT_4)/sizeof(mmDC_ABM1_HG_RESULT_4[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_5", REG_MMIO, 0x0415, 2, &mmDC_ABM1_HG_RESULT_5[0], sizeof(mmDC_ABM1_HG_RESULT_5)/sizeof(mmDC_ABM1_HG_RESULT_5[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_6", REG_MMIO, 0x0416, 2, &mmDC_ABM1_HG_RESULT_6[0], sizeof(mmDC_ABM1_HG_RESULT_6)/sizeof(mmDC_ABM1_HG_RESULT_6[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_7", REG_MMIO, 0x0417, 2, &mmDC_ABM1_HG_RESULT_7[0], sizeof(mmDC_ABM1_HG_RESULT_7)/sizeof(mmDC_ABM1_HG_RESULT_7[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_8", REG_MMIO, 0x0418, 2, &mmDC_ABM1_HG_RESULT_8[0], sizeof(mmDC_ABM1_HG_RESULT_8)/sizeof(mmDC_ABM1_HG_RESULT_8[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_9", REG_MMIO, 0x0419, 2, &mmDC_ABM1_HG_RESULT_9[0], sizeof(mmDC_ABM1_HG_RESULT_9)/sizeof(mmDC_ABM1_HG_RESULT_9[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_10", REG_MMIO, 0x041a, 2, &mmDC_ABM1_HG_RESULT_10[0], sizeof(mmDC_ABM1_HG_RESULT_10)/sizeof(mmDC_ABM1_HG_RESULT_10[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_11", REG_MMIO, 0x041b, 2, &mmDC_ABM1_HG_RESULT_11[0], sizeof(mmDC_ABM1_HG_RESULT_11)/sizeof(mmDC_ABM1_HG_RESULT_11[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_12", REG_MMIO, 0x041c, 2, &mmDC_ABM1_HG_RESULT_12[0], sizeof(mmDC_ABM1_HG_RESULT_12)/sizeof(mmDC_ABM1_HG_RESULT_12[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_13", REG_MMIO, 0x041d, 2, &mmDC_ABM1_HG_RESULT_13[0], sizeof(mmDC_ABM1_HG_RESULT_13)/sizeof(mmDC_ABM1_HG_RESULT_13[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_14", REG_MMIO, 0x041e, 2, &mmDC_ABM1_HG_RESULT_14[0], sizeof(mmDC_ABM1_HG_RESULT_14)/sizeof(mmDC_ABM1_HG_RESULT_14[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_15", REG_MMIO, 0x041f, 2, &mmDC_ABM1_HG_RESULT_15[0], sizeof(mmDC_ABM1_HG_RESULT_15)/sizeof(mmDC_ABM1_HG_RESULT_15[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_16", REG_MMIO, 0x0420, 2, &mmDC_ABM1_HG_RESULT_16[0], sizeof(mmDC_ABM1_HG_RESULT_16)/sizeof(mmDC_ABM1_HG_RESULT_16[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_17", REG_MMIO, 0x0421, 2, &mmDC_ABM1_HG_RESULT_17[0], sizeof(mmDC_ABM1_HG_RESULT_17)/sizeof(mmDC_ABM1_HG_RESULT_17[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_18", REG_MMIO, 0x0422, 2, &mmDC_ABM1_HG_RESULT_18[0], sizeof(mmDC_ABM1_HG_RESULT_18)/sizeof(mmDC_ABM1_HG_RESULT_18[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_19", REG_MMIO, 0x0423, 2, &mmDC_ABM1_HG_RESULT_19[0], sizeof(mmDC_ABM1_HG_RESULT_19)/sizeof(mmDC_ABM1_HG_RESULT_19[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_20", REG_MMIO, 0x0424, 2, &mmDC_ABM1_HG_RESULT_20[0], sizeof(mmDC_ABM1_HG_RESULT_20)/sizeof(mmDC_ABM1_HG_RESULT_20[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_21", REG_MMIO, 0x0425, 2, &mmDC_ABM1_HG_RESULT_21[0], sizeof(mmDC_ABM1_HG_RESULT_21)/sizeof(mmDC_ABM1_HG_RESULT_21[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_22", REG_MMIO, 0x0426, 2, &mmDC_ABM1_HG_RESULT_22[0], sizeof(mmDC_ABM1_HG_RESULT_22)/sizeof(mmDC_ABM1_HG_RESULT_22[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_23", REG_MMIO, 0x0427, 2, &mmDC_ABM1_HG_RESULT_23[0], sizeof(mmDC_ABM1_HG_RESULT_23)/sizeof(mmDC_ABM1_HG_RESULT_23[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_24", REG_MMIO, 0x0428, 2, &mmDC_ABM1_HG_RESULT_24[0], sizeof(mmDC_ABM1_HG_RESULT_24)/sizeof(mmDC_ABM1_HG_RESULT_24[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5", REG_MMIO, 0x0429, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1", REG_MMIO, 0x042a, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2", REG_MMIO, 0x042b, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3", REG_MMIO, 0x042c, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4", REG_MMIO, 0x042d, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1", REG_MMIO, 0x042e, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2", REG_MMIO, 0x042f, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3", REG_MMIO, 0x0430, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4", REG_MMIO, 0x0431, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0]), 0, 0 },
	{ "mmDC_ABM1_OVERSCAN_PIXEL_VALUE", REG_MMIO, 0x0451, 2, &mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0], sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE)/sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0]), 0, 0 },
	{ "mmDC_ABM1_BL_MASTER_LOCK", REG_MMIO, 0x0452, 2, &mmDC_ABM1_BL_MASTER_LOCK[0], sizeof(mmDC_ABM1_BL_MASTER_LOCK)/sizeof(mmDC_ABM1_BL_MASTER_LOCK[0]), 0, 0 },
	{ "mmAZALIA_CONTROLLER_CLOCK_GATING", REG_MMIO, 0x04bc, 2, &mmAZALIA_CONTROLLER_CLOCK_GATING[0], sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING)/sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO", REG_MMIO, 0x04bd, 2, &mmAZALIA_AUDIO_DTO[0], sizeof(mmAZALIA_AUDIO_DTO)/sizeof(mmAZALIA_AUDIO_DTO[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO_CONTROL", REG_MMIO, 0x04be, 2, &mmAZALIA_AUDIO_DTO_CONTROL[0], sizeof(mmAZALIA_AUDIO_DTO_CONTROL)/sizeof(mmAZALIA_AUDIO_DTO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_SOCCLK_CONTROL", REG_MMIO, 0x04bf, 2, &mmAZALIA_SOCCLK_CONTROL[0], sizeof(mmAZALIA_SOCCLK_CONTROL)/sizeof(mmAZALIA_SOCCLK_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_UNDERFLOW_FILLER_SAMPLE", REG_MMIO, 0x04c0, 2, &mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0], sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE)/sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0]), 0, 0 },
	{ "mmAZALIA_DATA_DMA_CONTROL", REG_MMIO, 0x04c1, 2, &mmAZALIA_DATA_DMA_CONTROL[0], sizeof(mmAZALIA_DATA_DMA_CONTROL)/sizeof(mmAZALIA_DATA_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_BDL_DMA_CONTROL", REG_MMIO, 0x04c2, 2, &mmAZALIA_BDL_DMA_CONTROL[0], sizeof(mmAZALIA_BDL_DMA_CONTROL)/sizeof(mmAZALIA_BDL_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_RIRB_AND_DP_CONTROL", REG_MMIO, 0x04c3, 2, &mmAZALIA_RIRB_AND_DP_CONTROL[0], sizeof(mmAZALIA_RIRB_AND_DP_CONTROL)/sizeof(mmAZALIA_RIRB_AND_DP_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_CORB_DMA_CONTROL", REG_MMIO, 0x04c4, 2, &mmAZALIA_CORB_DMA_CONTROL[0], sizeof(mmAZALIA_CORB_DMA_CONTROL)/sizeof(mmAZALIA_CORB_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER", REG_MMIO, 0x04cb, 2, &mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0], sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER)/sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0]), 0, 0 },
	{ "mmAZALIA_CYCLIC_BUFFER_SYNC", REG_MMIO, 0x04cc, 2, &mmAZALIA_CYCLIC_BUFFER_SYNC[0], sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC)/sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC[0]), 0, 0 },
	{ "mmAZALIA_GLOBAL_CAPABILITIES", REG_MMIO, 0x04cd, 2, &mmAZALIA_GLOBAL_CAPABILITIES[0], sizeof(mmAZALIA_GLOBAL_CAPABILITIES)/sizeof(mmAZALIA_GLOBAL_CAPABILITIES[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x04ce, 2, &mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL", REG_MMIO, 0x04cf, 2, &mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0], sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL)/sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_INPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x04d0, 2, &mmAZALIA_INPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_INPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_INPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL0", REG_MMIO, 0x04d3, 2, &mmAZALIA_INPUT_CRC0_CONTROL0[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL0)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL1", REG_MMIO, 0x04d4, 2, &mmAZALIA_INPUT_CRC0_CONTROL1[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL1)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL2", REG_MMIO, 0x04d5, 2, &mmAZALIA_INPUT_CRC0_CONTROL2[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL2)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL3", REG_MMIO, 0x04d6, 2, &mmAZALIA_INPUT_CRC0_CONTROL3[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL3)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_RESULT", REG_MMIO, 0x04d7, 2, &mmAZALIA_INPUT_CRC0_RESULT[0], sizeof(mmAZALIA_INPUT_CRC0_RESULT)/sizeof(mmAZALIA_INPUT_CRC0_RESULT[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL0", REG_MMIO, 0x04d8, 2, &mmAZALIA_INPUT_CRC1_CONTROL0[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL0)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL1", REG_MMIO, 0x04d9, 2, &mmAZALIA_INPUT_CRC1_CONTROL1[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL1)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL2", REG_MMIO, 0x04da, 2, &mmAZALIA_INPUT_CRC1_CONTROL2[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL2)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL3", REG_MMIO, 0x04db, 2, &mmAZALIA_INPUT_CRC1_CONTROL3[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL3)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_RESULT", REG_MMIO, 0x04dc, 2, &mmAZALIA_INPUT_CRC1_RESULT[0], sizeof(mmAZALIA_INPUT_CRC1_RESULT)/sizeof(mmAZALIA_INPUT_CRC1_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL0", REG_MMIO, 0x04dd, 2, &mmAZALIA_CRC0_CONTROL0[0], sizeof(mmAZALIA_CRC0_CONTROL0)/sizeof(mmAZALIA_CRC0_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL1", REG_MMIO, 0x04de, 2, &mmAZALIA_CRC0_CONTROL1[0], sizeof(mmAZALIA_CRC0_CONTROL1)/sizeof(mmAZALIA_CRC0_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL2", REG_MMIO, 0x04df, 2, &mmAZALIA_CRC0_CONTROL2[0], sizeof(mmAZALIA_CRC0_CONTROL2)/sizeof(mmAZALIA_CRC0_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL3", REG_MMIO, 0x04e0, 2, &mmAZALIA_CRC0_CONTROL3[0], sizeof(mmAZALIA_CRC0_CONTROL3)/sizeof(mmAZALIA_CRC0_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC0_RESULT", REG_MMIO, 0x04e1, 2, &mmAZALIA_CRC0_RESULT[0], sizeof(mmAZALIA_CRC0_RESULT)/sizeof(mmAZALIA_CRC0_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL0", REG_MMIO, 0x04e2, 2, &mmAZALIA_CRC1_CONTROL0[0], sizeof(mmAZALIA_CRC1_CONTROL0)/sizeof(mmAZALIA_CRC1_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL1", REG_MMIO, 0x04e3, 2, &mmAZALIA_CRC1_CONTROL1[0], sizeof(mmAZALIA_CRC1_CONTROL1)/sizeof(mmAZALIA_CRC1_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL2", REG_MMIO, 0x04e4, 2, &mmAZALIA_CRC1_CONTROL2[0], sizeof(mmAZALIA_CRC1_CONTROL2)/sizeof(mmAZALIA_CRC1_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL3", REG_MMIO, 0x04e5, 2, &mmAZALIA_CRC1_CONTROL3[0], sizeof(mmAZALIA_CRC1_CONTROL3)/sizeof(mmAZALIA_CRC1_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC1_RESULT", REG_MMIO, 0x04e6, 2, &mmAZALIA_CRC1_RESULT[0], sizeof(mmAZALIA_CRC1_RESULT)/sizeof(mmAZALIA_CRC1_RESULT[0]), 0, 0 },
	{ "mmAZALIA_MEM_PWR_CTRL", REG_MMIO, 0x04e8, 2, &mmAZALIA_MEM_PWR_CTRL[0], sizeof(mmAZALIA_MEM_PWR_CTRL)/sizeof(mmAZALIA_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmAZALIA_MEM_PWR_STATUS", REG_MMIO, 0x04e9, 2, &mmAZALIA_MEM_PWR_STATUS[0], sizeof(mmAZALIA_MEM_PWR_STATUS)/sizeof(mmAZALIA_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_MMIO, 0x0500, 2, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID", REG_MMIO, 0x0501, 2, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL", REG_MMIO, 0x0502, 2, &mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL)/sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL", REG_MMIO, 0x0503, 2, &mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL)/sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_MMIO, 0x0504, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_MMIO, 0x0505, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_MMIO, 0x0506, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_MMIO, 0x0507, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_MMIO, 0x0508, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET", REG_MMIO, 0x0509, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_MMIO, 0x050a, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_MMIO, 0x050b, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY", REG_MMIO, 0x050c, 2, &mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY", REG_MMIO, 0x050d, 2, &mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET0", REG_MMIO, 0x050f, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET0[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET1", REG_MMIO, 0x0510, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET1[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET2", REG_MMIO, 0x0511, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET2[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET3", REG_MMIO, 0x0512, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET3[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET4", REG_MMIO, 0x0513, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET4[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET5", REG_MMIO, 0x0514, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET5[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET6", REG_MMIO, 0x0515, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET6[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6[0]), 0, 0 },
	{ "mmREG_DC_AUDIO_PORT_CONNECTIVITY", REG_MMIO, 0x0516, 2, &mmREG_DC_AUDIO_PORT_CONNECTIVITY[0], sizeof(mmREG_DC_AUDIO_PORT_CONNECTIVITY)/sizeof(mmREG_DC_AUDIO_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY", REG_MMIO, 0x0517, 2, &mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0], sizeof(mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY)/sizeof(mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmDAC_ENABLE", REG_MMIO, 0x155a, 2, &mmDAC_ENABLE[0], sizeof(mmDAC_ENABLE)/sizeof(mmDAC_ENABLE[0]), 0, 0 },
	{ "mmDAC_SOURCE_SELECT", REG_MMIO, 0x155b, 2, &mmDAC_SOURCE_SELECT[0], sizeof(mmDAC_SOURCE_SELECT)/sizeof(mmDAC_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDAC_CRC_EN", REG_MMIO, 0x155c, 2, &mmDAC_CRC_EN[0], sizeof(mmDAC_CRC_EN)/sizeof(mmDAC_CRC_EN[0]), 0, 0 },
	{ "mmDAC_CRC_CONTROL", REG_MMIO, 0x155d, 2, &mmDAC_CRC_CONTROL[0], sizeof(mmDAC_CRC_CONTROL)/sizeof(mmDAC_CRC_CONTROL[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB_MASK", REG_MMIO, 0x155e, 2, &mmDAC_CRC_SIG_RGB_MASK[0], sizeof(mmDAC_CRC_SIG_RGB_MASK)/sizeof(mmDAC_CRC_SIG_RGB_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL_MASK", REG_MMIO, 0x155f, 2, &mmDAC_CRC_SIG_CONTROL_MASK[0], sizeof(mmDAC_CRC_SIG_CONTROL_MASK)/sizeof(mmDAC_CRC_SIG_CONTROL_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB", REG_MMIO, 0x1560, 2, &mmDAC_CRC_SIG_RGB[0], sizeof(mmDAC_CRC_SIG_RGB)/sizeof(mmDAC_CRC_SIG_RGB[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL", REG_MMIO, 0x1561, 2, &mmDAC_CRC_SIG_CONTROL[0], sizeof(mmDAC_CRC_SIG_CONTROL)/sizeof(mmDAC_CRC_SIG_CONTROL[0]), 0, 0 },
	{ "mmDAC_SYNC_TRISTATE_CONTROL", REG_MMIO, 0x1562, 2, &mmDAC_SYNC_TRISTATE_CONTROL[0], sizeof(mmDAC_SYNC_TRISTATE_CONTROL)/sizeof(mmDAC_SYNC_TRISTATE_CONTROL[0]), 0, 0 },
	{ "mmDAC_STEREOSYNC_SELECT", REG_MMIO, 0x1563, 2, &mmDAC_STEREOSYNC_SELECT[0], sizeof(mmDAC_STEREOSYNC_SELECT)/sizeof(mmDAC_STEREOSYNC_SELECT[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL", REG_MMIO, 0x1564, 2, &mmDAC_AUTODETECT_CONTROL[0], sizeof(mmDAC_AUTODETECT_CONTROL)/sizeof(mmDAC_AUTODETECT_CONTROL[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL2", REG_MMIO, 0x1565, 2, &mmDAC_AUTODETECT_CONTROL2[0], sizeof(mmDAC_AUTODETECT_CONTROL2)/sizeof(mmDAC_AUTODETECT_CONTROL2[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL3", REG_MMIO, 0x1566, 2, &mmDAC_AUTODETECT_CONTROL3[0], sizeof(mmDAC_AUTODETECT_CONTROL3)/sizeof(mmDAC_AUTODETECT_CONTROL3[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_STATUS", REG_MMIO, 0x1567, 2, &mmDAC_AUTODETECT_STATUS[0], sizeof(mmDAC_AUTODETECT_STATUS)/sizeof(mmDAC_AUTODETECT_STATUS[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_INT_CONTROL", REG_MMIO, 0x1568, 2, &mmDAC_AUTODETECT_INT_CONTROL[0], sizeof(mmDAC_AUTODETECT_INT_CONTROL)/sizeof(mmDAC_AUTODETECT_INT_CONTROL[0]), 0, 0 },
	{ "mmDAC_FORCE_OUTPUT_CNTL", REG_MMIO, 0x1569, 2, &mmDAC_FORCE_OUTPUT_CNTL[0], sizeof(mmDAC_FORCE_OUTPUT_CNTL)/sizeof(mmDAC_FORCE_OUTPUT_CNTL[0]), 0, 0 },
	{ "mmDAC_FORCE_DATA", REG_MMIO, 0x156a, 2, &mmDAC_FORCE_DATA[0], sizeof(mmDAC_FORCE_DATA)/sizeof(mmDAC_FORCE_DATA[0]), 0, 0 },
	{ "mmDAC_POWERDOWN", REG_MMIO, 0x156b, 2, &mmDAC_POWERDOWN[0], sizeof(mmDAC_POWERDOWN)/sizeof(mmDAC_POWERDOWN[0]), 0, 0 },
	{ "mmDAC_CONTROL", REG_MMIO, 0x156c, 2, &mmDAC_CONTROL[0], sizeof(mmDAC_CONTROL)/sizeof(mmDAC_CONTROL[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_ENABLE", REG_MMIO, 0x156d, 2, &mmDAC_COMPARATOR_ENABLE[0], sizeof(mmDAC_COMPARATOR_ENABLE)/sizeof(mmDAC_COMPARATOR_ENABLE[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_OUTPUT", REG_MMIO, 0x156e, 2, &mmDAC_COMPARATOR_OUTPUT[0], sizeof(mmDAC_COMPARATOR_OUTPUT)/sizeof(mmDAC_COMPARATOR_OUTPUT[0]), 0, 0 },
	{ "mmDAC_PWR_CNTL", REG_MMIO, 0x156f, 2, &mmDAC_PWR_CNTL[0], sizeof(mmDAC_PWR_CNTL)/sizeof(mmDAC_PWR_CNTL[0]), 0, 0 },
	{ "mmDAC_DFT_CONFIG", REG_MMIO, 0x1570, 2, &mmDAC_DFT_CONFIG[0], sizeof(mmDAC_DFT_CONFIG)/sizeof(mmDAC_DFT_CONFIG[0]), 0, 0 },
	{ "mmDAC_FIFO_STATUS", REG_MMIO, 0x1571, 2, &mmDAC_FIFO_STATUS[0], sizeof(mmDAC_FIFO_STATUS)/sizeof(mmDAC_FIFO_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_CONTROL", REG_MMIO, 0x1584, 2, &mmDC_I2C_CONTROL[0], sizeof(mmDC_I2C_CONTROL)/sizeof(mmDC_I2C_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_ARBITRATION", REG_MMIO, 0x1585, 2, &mmDC_I2C_ARBITRATION[0], sizeof(mmDC_I2C_ARBITRATION)/sizeof(mmDC_I2C_ARBITRATION[0]), 0, 0 },
	{ "mmDC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x1586, 2, &mmDC_I2C_INTERRUPT_CONTROL[0], sizeof(mmDC_I2C_INTERRUPT_CONTROL)/sizeof(mmDC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_SW_STATUS", REG_MMIO, 0x1587, 2, &mmDC_I2C_SW_STATUS[0], sizeof(mmDC_I2C_SW_STATUS)/sizeof(mmDC_I2C_SW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_HW_STATUS", REG_MMIO, 0x1588, 2, &mmDC_I2C_DDC1_HW_STATUS[0], sizeof(mmDC_I2C_DDC1_HW_STATUS)/sizeof(mmDC_I2C_DDC1_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_HW_STATUS", REG_MMIO, 0x1589, 2, &mmDC_I2C_DDC2_HW_STATUS[0], sizeof(mmDC_I2C_DDC2_HW_STATUS)/sizeof(mmDC_I2C_DDC2_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_HW_STATUS", REG_MMIO, 0x158a, 2, &mmDC_I2C_DDC3_HW_STATUS[0], sizeof(mmDC_I2C_DDC3_HW_STATUS)/sizeof(mmDC_I2C_DDC3_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_HW_STATUS", REG_MMIO, 0x158b, 2, &mmDC_I2C_DDC4_HW_STATUS[0], sizeof(mmDC_I2C_DDC4_HW_STATUS)/sizeof(mmDC_I2C_DDC4_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_HW_STATUS", REG_MMIO, 0x158c, 2, &mmDC_I2C_DDC5_HW_STATUS[0], sizeof(mmDC_I2C_DDC5_HW_STATUS)/sizeof(mmDC_I2C_DDC5_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_HW_STATUS", REG_MMIO, 0x158d, 2, &mmDC_I2C_DDC6_HW_STATUS[0], sizeof(mmDC_I2C_DDC6_HW_STATUS)/sizeof(mmDC_I2C_DDC6_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SPEED", REG_MMIO, 0x158e, 2, &mmDC_I2C_DDC1_SPEED[0], sizeof(mmDC_I2C_DDC1_SPEED)/sizeof(mmDC_I2C_DDC1_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SETUP", REG_MMIO, 0x158f, 2, &mmDC_I2C_DDC1_SETUP[0], sizeof(mmDC_I2C_DDC1_SETUP)/sizeof(mmDC_I2C_DDC1_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SPEED", REG_MMIO, 0x1590, 2, &mmDC_I2C_DDC2_SPEED[0], sizeof(mmDC_I2C_DDC2_SPEED)/sizeof(mmDC_I2C_DDC2_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SETUP", REG_MMIO, 0x1591, 2, &mmDC_I2C_DDC2_SETUP[0], sizeof(mmDC_I2C_DDC2_SETUP)/sizeof(mmDC_I2C_DDC2_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SPEED", REG_MMIO, 0x1592, 2, &mmDC_I2C_DDC3_SPEED[0], sizeof(mmDC_I2C_DDC3_SPEED)/sizeof(mmDC_I2C_DDC3_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SETUP", REG_MMIO, 0x1593, 2, &mmDC_I2C_DDC3_SETUP[0], sizeof(mmDC_I2C_DDC3_SETUP)/sizeof(mmDC_I2C_DDC3_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SPEED", REG_MMIO, 0x1594, 2, &mmDC_I2C_DDC4_SPEED[0], sizeof(mmDC_I2C_DDC4_SPEED)/sizeof(mmDC_I2C_DDC4_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SETUP", REG_MMIO, 0x1595, 2, &mmDC_I2C_DDC4_SETUP[0], sizeof(mmDC_I2C_DDC4_SETUP)/sizeof(mmDC_I2C_DDC4_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SPEED", REG_MMIO, 0x1596, 2, &mmDC_I2C_DDC5_SPEED[0], sizeof(mmDC_I2C_DDC5_SPEED)/sizeof(mmDC_I2C_DDC5_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SETUP", REG_MMIO, 0x1597, 2, &mmDC_I2C_DDC5_SETUP[0], sizeof(mmDC_I2C_DDC5_SETUP)/sizeof(mmDC_I2C_DDC5_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SPEED", REG_MMIO, 0x1598, 2, &mmDC_I2C_DDC6_SPEED[0], sizeof(mmDC_I2C_DDC6_SPEED)/sizeof(mmDC_I2C_DDC6_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SETUP", REG_MMIO, 0x1599, 2, &mmDC_I2C_DDC6_SETUP[0], sizeof(mmDC_I2C_DDC6_SETUP)/sizeof(mmDC_I2C_DDC6_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION0", REG_MMIO, 0x159a, 2, &mmDC_I2C_TRANSACTION0[0], sizeof(mmDC_I2C_TRANSACTION0)/sizeof(mmDC_I2C_TRANSACTION0[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION1", REG_MMIO, 0x159b, 2, &mmDC_I2C_TRANSACTION1[0], sizeof(mmDC_I2C_TRANSACTION1)/sizeof(mmDC_I2C_TRANSACTION1[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION2", REG_MMIO, 0x159c, 2, &mmDC_I2C_TRANSACTION2[0], sizeof(mmDC_I2C_TRANSACTION2)/sizeof(mmDC_I2C_TRANSACTION2[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION3", REG_MMIO, 0x159d, 2, &mmDC_I2C_TRANSACTION3[0], sizeof(mmDC_I2C_TRANSACTION3)/sizeof(mmDC_I2C_TRANSACTION3[0]), 0, 0 },
	{ "mmDC_I2C_DATA", REG_MMIO, 0x159e, 2, &mmDC_I2C_DATA[0], sizeof(mmDC_I2C_DATA)/sizeof(mmDC_I2C_DATA[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_HW_STATUS", REG_MMIO, 0x159f, 2, &mmDC_I2C_DDCVGA_HW_STATUS[0], sizeof(mmDC_I2C_DDCVGA_HW_STATUS)/sizeof(mmDC_I2C_DDCVGA_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SPEED", REG_MMIO, 0x15a0, 2, &mmDC_I2C_DDCVGA_SPEED[0], sizeof(mmDC_I2C_DDCVGA_SPEED)/sizeof(mmDC_I2C_DDCVGA_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SETUP", REG_MMIO, 0x15a1, 2, &mmDC_I2C_DDCVGA_SETUP[0], sizeof(mmDC_I2C_DDCVGA_SETUP)/sizeof(mmDC_I2C_DDCVGA_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_EDID_DETECT_CTRL", REG_MMIO, 0x15a2, 2, &mmDC_I2C_EDID_DETECT_CTRL[0], sizeof(mmDC_I2C_EDID_DETECT_CTRL)/sizeof(mmDC_I2C_EDID_DETECT_CTRL[0]), 0, 0 },
	{ "mmDC_I2C_READ_REQUEST_INTERRUPT", REG_MMIO, 0x15a3, 2, &mmDC_I2C_READ_REQUEST_INTERRUPT[0], sizeof(mmDC_I2C_READ_REQUEST_INTERRUPT)/sizeof(mmDC_I2C_READ_REQUEST_INTERRUPT[0]), 0, 0 },
	{ "mmGENERIC_I2C_CONTROL", REG_MMIO, 0x15a4, 2, &mmGENERIC_I2C_CONTROL[0], sizeof(mmGENERIC_I2C_CONTROL)/sizeof(mmGENERIC_I2C_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x15a5, 2, &mmGENERIC_I2C_INTERRUPT_CONTROL[0], sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL)/sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_STATUS", REG_MMIO, 0x15a6, 2, &mmGENERIC_I2C_STATUS[0], sizeof(mmGENERIC_I2C_STATUS)/sizeof(mmGENERIC_I2C_STATUS[0]), 0, 0 },
	{ "mmGENERIC_I2C_SPEED", REG_MMIO, 0x15a7, 2, &mmGENERIC_I2C_SPEED[0], sizeof(mmGENERIC_I2C_SPEED)/sizeof(mmGENERIC_I2C_SPEED[0]), 0, 0 },
	{ "mmGENERIC_I2C_SETUP", REG_MMIO, 0x15a8, 2, &mmGENERIC_I2C_SETUP[0], sizeof(mmGENERIC_I2C_SETUP)/sizeof(mmGENERIC_I2C_SETUP[0]), 0, 0 },
	{ "mmGENERIC_I2C_TRANSACTION", REG_MMIO, 0x15a9, 2, &mmGENERIC_I2C_TRANSACTION[0], sizeof(mmGENERIC_I2C_TRANSACTION)/sizeof(mmGENERIC_I2C_TRANSACTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_DATA", REG_MMIO, 0x15aa, 2, &mmGENERIC_I2C_DATA[0], sizeof(mmGENERIC_I2C_DATA)/sizeof(mmGENERIC_I2C_DATA[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_SELECTION", REG_MMIO, 0x15ab, 2, &mmGENERIC_I2C_PIN_SELECTION[0], sizeof(mmGENERIC_I2C_PIN_SELECTION)/sizeof(mmGENERIC_I2C_PIN_SELECTION[0]), 0, 0 },
	{ "mmDCO_SCRATCH0", REG_MMIO, 0x15b6, 2, &mmDCO_SCRATCH0[0], sizeof(mmDCO_SCRATCH0)/sizeof(mmDCO_SCRATCH0[0]), 0, 0 },
	{ "mmDCO_SCRATCH1", REG_MMIO, 0x15b7, 2, &mmDCO_SCRATCH1[0], sizeof(mmDCO_SCRATCH1)/sizeof(mmDCO_SCRATCH1[0]), 0, 0 },
	{ "mmDCO_SCRATCH2", REG_MMIO, 0x15b8, 2, &mmDCO_SCRATCH2[0], sizeof(mmDCO_SCRATCH2)/sizeof(mmDCO_SCRATCH2[0]), 0, 0 },
	{ "mmDCO_SCRATCH3", REG_MMIO, 0x15b9, 2, &mmDCO_SCRATCH3[0], sizeof(mmDCO_SCRATCH3)/sizeof(mmDCO_SCRATCH3[0]), 0, 0 },
	{ "mmDCO_SCRATCH4", REG_MMIO, 0x15ba, 2, &mmDCO_SCRATCH4[0], sizeof(mmDCO_SCRATCH4)/sizeof(mmDCO_SCRATCH4[0]), 0, 0 },
	{ "mmDCO_SCRATCH5", REG_MMIO, 0x15bb, 2, &mmDCO_SCRATCH5[0], sizeof(mmDCO_SCRATCH5)/sizeof(mmDCO_SCRATCH5[0]), 0, 0 },
	{ "mmDCO_SCRATCH6", REG_MMIO, 0x15bc, 2, &mmDCO_SCRATCH6[0], sizeof(mmDCO_SCRATCH6)/sizeof(mmDCO_SCRATCH6[0]), 0, 0 },
	{ "mmDCO_SCRATCH7", REG_MMIO, 0x15bd, 2, &mmDCO_SCRATCH7[0], sizeof(mmDCO_SCRATCH7)/sizeof(mmDCO_SCRATCH7[0]), 0, 0 },
	{ "mmDCE_VCE_CONTROL", REG_MMIO, 0x15be, 2, &mmDCE_VCE_CONTROL[0], sizeof(mmDCE_VCE_CONTROL)/sizeof(mmDCE_VCE_CONTROL[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS", REG_MMIO, 0x15bf, 2, &mmDISP_INTERRUPT_STATUS[0], sizeof(mmDISP_INTERRUPT_STATUS)/sizeof(mmDISP_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE", REG_MMIO, 0x15c0, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE2", REG_MMIO, 0x15c1, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE2[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE3", REG_MMIO, 0x15c2, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE3[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE4", REG_MMIO, 0x15c3, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE4[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE5", REG_MMIO, 0x15c4, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE5[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE6", REG_MMIO, 0x15c5, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE6[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE7", REG_MMIO, 0x15c6, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE7[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE8", REG_MMIO, 0x15c7, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE8[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE9", REG_MMIO, 0x15c8, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE9[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_STATUS", REG_MMIO, 0x15c9, 2, &mmDCO_MEM_PWR_STATUS[0], sizeof(mmDCO_MEM_PWR_STATUS)/sizeof(mmDCO_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_CTRL", REG_MMIO, 0x15ca, 2, &mmDCO_MEM_PWR_CTRL[0], sizeof(mmDCO_MEM_PWR_CTRL)/sizeof(mmDCO_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_CTRL2", REG_MMIO, 0x15cb, 2, &mmDCO_MEM_PWR_CTRL2[0], sizeof(mmDCO_MEM_PWR_CTRL2)/sizeof(mmDCO_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL", REG_MMIO, 0x15cc, 2, &mmDCO_CLK_CNTL[0], sizeof(mmDCO_CLK_CNTL)/sizeof(mmDCO_CLK_CNTL[0]), 0, 0 },
	{ "mmDCO_POWER_MANAGEMENT_CNTL", REG_MMIO, 0x15d0, 2, &mmDCO_POWER_MANAGEMENT_CNTL[0], sizeof(mmDCO_POWER_MANAGEMENT_CNTL)/sizeof(mmDCO_POWER_MANAGEMENT_CNTL[0]), 0, 0 },
	{ "mmDIG_SOFT_RESET_2", REG_MMIO, 0x15d2, 2, &mmDIG_SOFT_RESET_2[0], sizeof(mmDIG_SOFT_RESET_2)/sizeof(mmDIG_SOFT_RESET_2[0]), 0, 0 },
	{ "mmDCO_STEREOSYNC_SEL", REG_MMIO, 0x15d6, 2, &mmDCO_STEREOSYNC_SEL[0], sizeof(mmDCO_STEREOSYNC_SEL)/sizeof(mmDCO_STEREOSYNC_SEL[0]), 0, 0 },
	{ "mmDCO_SOFT_RESET", REG_MMIO, 0x15d9, 2, &mmDCO_SOFT_RESET[0], sizeof(mmDCO_SOFT_RESET)/sizeof(mmDCO_SOFT_RESET[0]), 0, 0 },
	{ "mmDIG_SOFT_RESET", REG_MMIO, 0x15da, 2, &mmDIG_SOFT_RESET[0], sizeof(mmDIG_SOFT_RESET)/sizeof(mmDIG_SOFT_RESET[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_STATUS1", REG_MMIO, 0x15dc, 2, &mmDCO_MEM_PWR_STATUS1[0], sizeof(mmDCO_MEM_PWR_STATUS1)/sizeof(mmDCO_MEM_PWR_STATUS1[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE10", REG_MMIO, 0x15dd, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE10[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE10)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE10[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL2", REG_MMIO, 0x15de, 2, &mmDCO_CLK_CNTL2[0], sizeof(mmDCO_CLK_CNTL2)/sizeof(mmDCO_CLK_CNTL2[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL3", REG_MMIO, 0x15df, 2, &mmDCO_CLK_CNTL3[0], sizeof(mmDCO_CLK_CNTL3)/sizeof(mmDCO_CLK_CNTL3[0]), 0, 0 },
	{ "mmDCO_HDMI_RXSTATUS_TIMER_CONTROL", REG_MMIO, 0x15eb, 2, &mmDCO_HDMI_RXSTATUS_TIMER_CONTROL[0], sizeof(mmDCO_HDMI_RXSTATUS_TIMER_CONTROL)/sizeof(mmDCO_HDMI_RXSTATUS_TIMER_CONTROL[0]), 0, 0 },
	{ "mmDCO_PSP_INTERRUPT_STATUS", REG_MMIO, 0x15ec, 2, &mmDCO_PSP_INTERRUPT_STATUS[0], sizeof(mmDCO_PSP_INTERRUPT_STATUS)/sizeof(mmDCO_PSP_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCO_PSP_INTERRUPT_CLEAR", REG_MMIO, 0x15ed, 2, &mmDCO_PSP_INTERRUPT_CLEAR[0], sizeof(mmDCO_PSP_INTERRUPT_CLEAR)/sizeof(mmDCO_PSP_INTERRUPT_CLEAR[0]), 0, 0 },
	{ "mmDCO_GENERIC_INTERRUPT_MESSAGE", REG_MMIO, 0x15ee, 2, &mmDCO_GENERIC_INTERRUPT_MESSAGE[0], sizeof(mmDCO_GENERIC_INTERRUPT_MESSAGE)/sizeof(mmDCO_GENERIC_INTERRUPT_MESSAGE[0]), 0, 0 },
	{ "mmDCO_GENERIC_INTERRUPT_CLEAR", REG_MMIO, 0x15ef, 2, &mmDCO_GENERIC_INTERRUPT_CLEAR[0], sizeof(mmDCO_GENERIC_INTERRUPT_CLEAR)/sizeof(mmDCO_GENERIC_INTERRUPT_CLEAR[0]), 0, 0 },
	{ "mmFMT_MEMORY0_CONTROL", REG_MMIO, 0x15f0, 2, &mmFMT_MEMORY0_CONTROL[0], sizeof(mmFMT_MEMORY0_CONTROL)/sizeof(mmFMT_MEMORY0_CONTROL[0]), 0, 0 },
	{ "mmFMT_MEMORY1_CONTROL", REG_MMIO, 0x15f1, 2, &mmFMT_MEMORY1_CONTROL[0], sizeof(mmFMT_MEMORY1_CONTROL)/sizeof(mmFMT_MEMORY1_CONTROL[0]), 0, 0 },
	{ "mmFMT_MEMORY2_CONTROL", REG_MMIO, 0x15f2, 2, &mmFMT_MEMORY2_CONTROL[0], sizeof(mmFMT_MEMORY2_CONTROL)/sizeof(mmFMT_MEMORY2_CONTROL[0]), 0, 0 },
	{ "mmFMT_MEMORY3_CONTROL", REG_MMIO, 0x15f3, 2, &mmFMT_MEMORY3_CONTROL[0], sizeof(mmFMT_MEMORY3_CONTROL)/sizeof(mmFMT_MEMORY3_CONTROL[0]), 0, 0 },
	{ "mmFMT_MEMORY4_CONTROL", REG_MMIO, 0x15f4, 2, &mmFMT_MEMORY4_CONTROL[0], sizeof(mmFMT_MEMORY4_CONTROL)/sizeof(mmFMT_MEMORY4_CONTROL[0]), 0, 0 },
	{ "mmFMT_MEMORY5_CONTROL", REG_MMIO, 0x15f5, 2, &mmFMT_MEMORY5_CONTROL[0], sizeof(mmFMT_MEMORY5_CONTROL)/sizeof(mmFMT_MEMORY5_CONTROL[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE11", REG_MMIO, 0x15f6, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE11[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE11)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE11[0]), 0, 0 },
	{ "mmDC_GENERICA", REG_MMIO, 0x207e, 2, &mmDC_GENERICA[0], sizeof(mmDC_GENERICA)/sizeof(mmDC_GENERICA[0]), 0, 0 },
	{ "mmDC_GENERICB", REG_MMIO, 0x207f, 2, &mmDC_GENERICB[0], sizeof(mmDC_GENERICB)/sizeof(mmDC_GENERICB[0]), 0, 0 },
	{ "mmDC_PAD_EXTERN_SIG", REG_MMIO, 0x2080, 2, &mmDC_PAD_EXTERN_SIG[0], sizeof(mmDC_PAD_EXTERN_SIG)/sizeof(mmDC_PAD_EXTERN_SIG[0]), 0, 0 },
	{ "mmDC_REF_CLK_CNTL", REG_MMIO, 0x2081, 2, &mmDC_REF_CLK_CNTL[0], sizeof(mmDC_REF_CLK_CNTL)/sizeof(mmDC_REF_CLK_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_DEBUG", REG_MMIO, 0x2082, 2, &mmDC_GPIO_DEBUG[0], sizeof(mmDC_GPIO_DEBUG)/sizeof(mmDC_GPIO_DEBUG[0]), 0, 0 },
	{ "mmUNIPHYA_LINK_CNTL", REG_MMIO, 0x2083, 2, &mmUNIPHYA_LINK_CNTL[0], sizeof(mmUNIPHYA_LINK_CNTL)/sizeof(mmUNIPHYA_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYA_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2084, 2, &mmUNIPHYA_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYA_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYA_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYB_LINK_CNTL", REG_MMIO, 0x2085, 2, &mmUNIPHYB_LINK_CNTL[0], sizeof(mmUNIPHYB_LINK_CNTL)/sizeof(mmUNIPHYB_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYB_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2086, 2, &mmUNIPHYB_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYB_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYB_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYC_LINK_CNTL", REG_MMIO, 0x2087, 2, &mmUNIPHYC_LINK_CNTL[0], sizeof(mmUNIPHYC_LINK_CNTL)/sizeof(mmUNIPHYC_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYC_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2088, 2, &mmUNIPHYC_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYC_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYC_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYD_LINK_CNTL", REG_MMIO, 0x2089, 2, &mmUNIPHYD_LINK_CNTL[0], sizeof(mmUNIPHYD_LINK_CNTL)/sizeof(mmUNIPHYD_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYD_CHANNEL_XBAR_CNTL", REG_MMIO, 0x208a, 2, &mmUNIPHYD_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYD_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYD_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYE_LINK_CNTL", REG_MMIO, 0x208b, 2, &mmUNIPHYE_LINK_CNTL[0], sizeof(mmUNIPHYE_LINK_CNTL)/sizeof(mmUNIPHYE_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYE_CHANNEL_XBAR_CNTL", REG_MMIO, 0x208c, 2, &mmUNIPHYE_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYE_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYE_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYF_LINK_CNTL", REG_MMIO, 0x208d, 2, &mmUNIPHYF_LINK_CNTL[0], sizeof(mmUNIPHYF_LINK_CNTL)/sizeof(mmUNIPHYF_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYF_CHANNEL_XBAR_CNTL", REG_MMIO, 0x208e, 2, &mmUNIPHYF_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYF_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYF_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYG_LINK_CNTL", REG_MMIO, 0x208f, 2, &mmUNIPHYG_LINK_CNTL[0], sizeof(mmUNIPHYG_LINK_CNTL)/sizeof(mmUNIPHYG_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYG_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2090, 2, &mmUNIPHYG_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYG_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYG_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmDCIO_WRCMD_DELAY", REG_MMIO, 0x2094, 2, &mmDCIO_WRCMD_DELAY[0], sizeof(mmDCIO_WRCMD_DELAY)/sizeof(mmDCIO_WRCMD_DELAY[0]), 0, 0 },
	{ "mmDC_PINSTRAPS", REG_MMIO, 0x2096, 2, &mmDC_PINSTRAPS[0], sizeof(mmDC_PINSTRAPS)/sizeof(mmDC_PINSTRAPS[0]), 0, 0 },
	{ "mmCC_DC_MISC_STRAPS", REG_MMIO, 0x2097, 2, &mmCC_DC_MISC_STRAPS[0], sizeof(mmCC_DC_MISC_STRAPS)/sizeof(mmCC_DC_MISC_STRAPS[0]), 0, 0 },
	{ "mmDC_DVODATA_CONFIG", REG_MMIO, 0x2098, 2, &mmDC_DVODATA_CONFIG[0], sizeof(mmDC_DVODATA_CONFIG)/sizeof(mmDC_DVODATA_CONFIG[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_CNTL", REG_MMIO, 0x2099, 2, &mmLVTMA_PWRSEQ_CNTL[0], sizeof(mmLVTMA_PWRSEQ_CNTL)/sizeof(mmLVTMA_PWRSEQ_CNTL[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_STATE", REG_MMIO, 0x209a, 2, &mmLVTMA_PWRSEQ_STATE[0], sizeof(mmLVTMA_PWRSEQ_STATE)/sizeof(mmLVTMA_PWRSEQ_STATE[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_REF_DIV", REG_MMIO, 0x209b, 2, &mmLVTMA_PWRSEQ_REF_DIV[0], sizeof(mmLVTMA_PWRSEQ_REF_DIV)/sizeof(mmLVTMA_PWRSEQ_REF_DIV[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY1", REG_MMIO, 0x209c, 2, &mmLVTMA_PWRSEQ_DELAY1[0], sizeof(mmLVTMA_PWRSEQ_DELAY1)/sizeof(mmLVTMA_PWRSEQ_DELAY1[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY2", REG_MMIO, 0x209d, 2, &mmLVTMA_PWRSEQ_DELAY2[0], sizeof(mmLVTMA_PWRSEQ_DELAY2)/sizeof(mmLVTMA_PWRSEQ_DELAY2[0]), 0, 0 },
	{ "mmBL_PWM_CNTL", REG_MMIO, 0x209e, 2, &mmBL_PWM_CNTL[0], sizeof(mmBL_PWM_CNTL)/sizeof(mmBL_PWM_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_CNTL2", REG_MMIO, 0x209f, 2, &mmBL_PWM_CNTL2[0], sizeof(mmBL_PWM_CNTL2)/sizeof(mmBL_PWM_CNTL2[0]), 0, 0 },
	{ "mmBL_PWM_PERIOD_CNTL", REG_MMIO, 0x20a0, 2, &mmBL_PWM_PERIOD_CNTL[0], sizeof(mmBL_PWM_PERIOD_CNTL)/sizeof(mmBL_PWM_PERIOD_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_GRP1_REG_LOCK", REG_MMIO, 0x20a1, 2, &mmBL_PWM_GRP1_REG_LOCK[0], sizeof(mmBL_PWM_GRP1_REG_LOCK)/sizeof(mmBL_PWM_GRP1_REG_LOCK[0]), 0, 0 },
	{ "mmDCIO_GSL_GENLK_PAD_CNTL", REG_MMIO, 0x20a2, 2, &mmDCIO_GSL_GENLK_PAD_CNTL[0], sizeof(mmDCIO_GSL_GENLK_PAD_CNTL)/sizeof(mmDCIO_GSL_GENLK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL_SWAPLOCK_PAD_CNTL", REG_MMIO, 0x20a3, 2, &mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0], sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL)/sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL0_CNTL", REG_MMIO, 0x20a4, 2, &mmDCIO_GSL0_CNTL[0], sizeof(mmDCIO_GSL0_CNTL)/sizeof(mmDCIO_GSL0_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL1_CNTL", REG_MMIO, 0x20a5, 2, &mmDCIO_GSL1_CNTL[0], sizeof(mmDCIO_GSL1_CNTL)/sizeof(mmDCIO_GSL1_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL2_CNTL", REG_MMIO, 0x20a6, 2, &mmDCIO_GSL2_CNTL[0], sizeof(mmDCIO_GSL2_CNTL)/sizeof(mmDCIO_GSL2_CNTL[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_V_UPDATE", REG_MMIO, 0x20a7, 2, &mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0], sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE)/sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_P_FLIP", REG_MMIO, 0x20a8, 2, &mmDC_GPU_TIMER_START_POSITION_P_FLIP[0], sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP)/sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ", REG_MMIO, 0x20a9, 2, &mmDC_GPU_TIMER_READ[0], sizeof(mmDC_GPU_TIMER_READ)/sizeof(mmDC_GPU_TIMER_READ[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ_CNTL", REG_MMIO, 0x20aa, 2, &mmDC_GPU_TIMER_READ_CNTL[0], sizeof(mmDC_GPU_TIMER_READ_CNTL)/sizeof(mmDC_GPU_TIMER_READ_CNTL[0]), 0, 0 },
	{ "mmDCIO_CLOCK_CNTL", REG_MMIO, 0x20ab, 2, &mmDCIO_CLOCK_CNTL[0], sizeof(mmDCIO_CLOCK_CNTL)/sizeof(mmDCIO_CLOCK_CNTL[0]), 0, 0 },
	{ "mmDCO_DCFE_EXT_VSYNC_CNTL", REG_MMIO, 0x20ae, 2, &mmDCO_DCFE_EXT_VSYNC_CNTL[0], sizeof(mmDCO_DCFE_EXT_VSYNC_CNTL)/sizeof(mmDCO_DCFE_EXT_VSYNC_CNTL[0]), 0, 0 },
	{ "mmDCIO_SOFT_RESET", REG_MMIO, 0x20b4, 2, &mmDCIO_SOFT_RESET[0], sizeof(mmDCIO_SOFT_RESET)/sizeof(mmDCIO_SOFT_RESET[0]), 0, 0 },
	{ "mmDCIO_DPHY_SEL", REG_MMIO, 0x20b5, 2, &mmDCIO_DPHY_SEL[0], sizeof(mmDCIO_DPHY_SEL)/sizeof(mmDCIO_DPHY_SEL[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKA", REG_MMIO, 0x20b6, 2, &mmUNIPHY_IMPCAL_LINKA[0], sizeof(mmUNIPHY_IMPCAL_LINKA)/sizeof(mmUNIPHY_IMPCAL_LINKA[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKB", REG_MMIO, 0x20b7, 2, &mmUNIPHY_IMPCAL_LINKB[0], sizeof(mmUNIPHY_IMPCAL_LINKB)/sizeof(mmUNIPHY_IMPCAL_LINKB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PERIOD", REG_MMIO, 0x20b8, 2, &mmUNIPHY_IMPCAL_PERIOD[0], sizeof(mmUNIPHY_IMPCAL_PERIOD)/sizeof(mmUNIPHY_IMPCAL_PERIOD[0]), 0, 0 },
	{ "mmAUXP_IMPCAL", REG_MMIO, 0x20b9, 2, &mmAUXP_IMPCAL[0], sizeof(mmAUXP_IMPCAL)/sizeof(mmAUXP_IMPCAL[0]), 0, 0 },
	{ "mmAUXN_IMPCAL", REG_MMIO, 0x20ba, 2, &mmAUXN_IMPCAL[0], sizeof(mmAUXN_IMPCAL)/sizeof(mmAUXN_IMPCAL[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL", REG_MMIO, 0x20bb, 2, &mmDCIO_IMPCAL_CNTL[0], sizeof(mmDCIO_IMPCAL_CNTL)/sizeof(mmDCIO_IMPCAL_CNTL[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_AB", REG_MMIO, 0x20bc, 2, &mmUNIPHY_IMPCAL_PSW_AB[0], sizeof(mmUNIPHY_IMPCAL_PSW_AB)/sizeof(mmUNIPHY_IMPCAL_PSW_AB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKC", REG_MMIO, 0x20bd, 2, &mmUNIPHY_IMPCAL_LINKC[0], sizeof(mmUNIPHY_IMPCAL_LINKC)/sizeof(mmUNIPHY_IMPCAL_LINKC[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKD", REG_MMIO, 0x20be, 2, &mmUNIPHY_IMPCAL_LINKD[0], sizeof(mmUNIPHY_IMPCAL_LINKD)/sizeof(mmUNIPHY_IMPCAL_LINKD[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_CD", REG_MMIO, 0x20bf, 2, &mmDCIO_IMPCAL_CNTL_CD[0], sizeof(mmDCIO_IMPCAL_CNTL_CD)/sizeof(mmDCIO_IMPCAL_CNTL_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_CD", REG_MMIO, 0x20c0, 2, &mmUNIPHY_IMPCAL_PSW_CD[0], sizeof(mmUNIPHY_IMPCAL_PSW_CD)/sizeof(mmUNIPHY_IMPCAL_PSW_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKE", REG_MMIO, 0x20c1, 2, &mmUNIPHY_IMPCAL_LINKE[0], sizeof(mmUNIPHY_IMPCAL_LINKE)/sizeof(mmUNIPHY_IMPCAL_LINKE[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKF", REG_MMIO, 0x20c2, 2, &mmUNIPHY_IMPCAL_LINKF[0], sizeof(mmUNIPHY_IMPCAL_LINKF)/sizeof(mmUNIPHY_IMPCAL_LINKF[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_EF", REG_MMIO, 0x20c3, 2, &mmDCIO_IMPCAL_CNTL_EF[0], sizeof(mmDCIO_IMPCAL_CNTL_EF)/sizeof(mmDCIO_IMPCAL_CNTL_EF[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_EF", REG_MMIO, 0x20c4, 2, &mmUNIPHY_IMPCAL_PSW_EF[0], sizeof(mmUNIPHY_IMPCAL_PSW_EF)/sizeof(mmUNIPHY_IMPCAL_PSW_EF[0]), 0, 0 },
	{ "mmUNIPHYLPA_LINK_CNTL", REG_MMIO, 0x20c5, 2, &mmUNIPHYLPA_LINK_CNTL[0], sizeof(mmUNIPHYLPA_LINK_CNTL)/sizeof(mmUNIPHYLPA_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYLPB_LINK_CNTL", REG_MMIO, 0x20c6, 2, &mmUNIPHYLPB_LINK_CNTL[0], sizeof(mmUNIPHYLPB_LINK_CNTL)/sizeof(mmUNIPHYLPB_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYLPA_CHANNEL_XBAR_CNTL", REG_MMIO, 0x20c7, 2, &mmUNIPHYLPA_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYLPA_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYLPA_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYLPB_CHANNEL_XBAR_CNTL", REG_MMIO, 0x20c8, 2, &mmUNIPHYLPB_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYLPB_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYLPB_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmDCIO_DPCS_TX_INTERRUPT", REG_MMIO, 0x20c9, 2, &mmDCIO_DPCS_TX_INTERRUPT[0], sizeof(mmDCIO_DPCS_TX_INTERRUPT)/sizeof(mmDCIO_DPCS_TX_INTERRUPT[0]), 0, 0 },
	{ "mmDCIO_DPCS_RX_INTERRUPT", REG_MMIO, 0x20ca, 2, &mmDCIO_DPCS_RX_INTERRUPT[0], sizeof(mmDCIO_DPCS_RX_INTERRUPT)/sizeof(mmDCIO_DPCS_RX_INTERRUPT[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE0", REG_MMIO, 0x20cb, 2, &mmDCIO_SEMAPHORE0[0], sizeof(mmDCIO_SEMAPHORE0)/sizeof(mmDCIO_SEMAPHORE0[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE1", REG_MMIO, 0x20cc, 2, &mmDCIO_SEMAPHORE1[0], sizeof(mmDCIO_SEMAPHORE1)/sizeof(mmDCIO_SEMAPHORE1[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE2", REG_MMIO, 0x20cd, 2, &mmDCIO_SEMAPHORE2[0], sizeof(mmDCIO_SEMAPHORE2)/sizeof(mmDCIO_SEMAPHORE2[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE3", REG_MMIO, 0x20ce, 2, &mmDCIO_SEMAPHORE3[0], sizeof(mmDCIO_SEMAPHORE3)/sizeof(mmDCIO_SEMAPHORE3[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE4", REG_MMIO, 0x20cf, 2, &mmDCIO_SEMAPHORE4[0], sizeof(mmDCIO_SEMAPHORE4)/sizeof(mmDCIO_SEMAPHORE4[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE5", REG_MMIO, 0x20d0, 2, &mmDCIO_SEMAPHORE5[0], sizeof(mmDCIO_SEMAPHORE5)/sizeof(mmDCIO_SEMAPHORE5[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE6", REG_MMIO, 0x20d1, 2, &mmDCIO_SEMAPHORE6[0], sizeof(mmDCIO_SEMAPHORE6)/sizeof(mmDCIO_SEMAPHORE6[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE7", REG_MMIO, 0x20d2, 2, &mmDCIO_SEMAPHORE7[0], sizeof(mmDCIO_SEMAPHORE7)/sizeof(mmDCIO_SEMAPHORE7[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_MASK", REG_MMIO, 0x20de, 2, &mmDC_GPIO_GENERIC_MASK[0], sizeof(mmDC_GPIO_GENERIC_MASK)/sizeof(mmDC_GPIO_GENERIC_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_A", REG_MMIO, 0x20df, 2, &mmDC_GPIO_GENERIC_A[0], sizeof(mmDC_GPIO_GENERIC_A)/sizeof(mmDC_GPIO_GENERIC_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_EN", REG_MMIO, 0x20e0, 2, &mmDC_GPIO_GENERIC_EN[0], sizeof(mmDC_GPIO_GENERIC_EN)/sizeof(mmDC_GPIO_GENERIC_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_Y", REG_MMIO, 0x20e1, 2, &mmDC_GPIO_GENERIC_Y[0], sizeof(mmDC_GPIO_GENERIC_Y)/sizeof(mmDC_GPIO_GENERIC_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_MASK", REG_MMIO, 0x20e2, 2, &mmDC_GPIO_DVODATA_MASK[0], sizeof(mmDC_GPIO_DVODATA_MASK)/sizeof(mmDC_GPIO_DVODATA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_A", REG_MMIO, 0x20e3, 2, &mmDC_GPIO_DVODATA_A[0], sizeof(mmDC_GPIO_DVODATA_A)/sizeof(mmDC_GPIO_DVODATA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_EN", REG_MMIO, 0x20e4, 2, &mmDC_GPIO_DVODATA_EN[0], sizeof(mmDC_GPIO_DVODATA_EN)/sizeof(mmDC_GPIO_DVODATA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_Y", REG_MMIO, 0x20e5, 2, &mmDC_GPIO_DVODATA_Y[0], sizeof(mmDC_GPIO_DVODATA_Y)/sizeof(mmDC_GPIO_DVODATA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_MASK", REG_MMIO, 0x20e6, 2, &mmDC_GPIO_DDC1_MASK[0], sizeof(mmDC_GPIO_DDC1_MASK)/sizeof(mmDC_GPIO_DDC1_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_A", REG_MMIO, 0x20e7, 2, &mmDC_GPIO_DDC1_A[0], sizeof(mmDC_GPIO_DDC1_A)/sizeof(mmDC_GPIO_DDC1_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_EN", REG_MMIO, 0x20e8, 2, &mmDC_GPIO_DDC1_EN[0], sizeof(mmDC_GPIO_DDC1_EN)/sizeof(mmDC_GPIO_DDC1_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_Y", REG_MMIO, 0x20e9, 2, &mmDC_GPIO_DDC1_Y[0], sizeof(mmDC_GPIO_DDC1_Y)/sizeof(mmDC_GPIO_DDC1_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_MASK", REG_MMIO, 0x20ea, 2, &mmDC_GPIO_DDC2_MASK[0], sizeof(mmDC_GPIO_DDC2_MASK)/sizeof(mmDC_GPIO_DDC2_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_A", REG_MMIO, 0x20eb, 2, &mmDC_GPIO_DDC2_A[0], sizeof(mmDC_GPIO_DDC2_A)/sizeof(mmDC_GPIO_DDC2_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_EN", REG_MMIO, 0x20ec, 2, &mmDC_GPIO_DDC2_EN[0], sizeof(mmDC_GPIO_DDC2_EN)/sizeof(mmDC_GPIO_DDC2_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_Y", REG_MMIO, 0x20ed, 2, &mmDC_GPIO_DDC2_Y[0], sizeof(mmDC_GPIO_DDC2_Y)/sizeof(mmDC_GPIO_DDC2_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_MASK", REG_MMIO, 0x20ee, 2, &mmDC_GPIO_DDC3_MASK[0], sizeof(mmDC_GPIO_DDC3_MASK)/sizeof(mmDC_GPIO_DDC3_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_A", REG_MMIO, 0x20ef, 2, &mmDC_GPIO_DDC3_A[0], sizeof(mmDC_GPIO_DDC3_A)/sizeof(mmDC_GPIO_DDC3_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_EN", REG_MMIO, 0x20f0, 2, &mmDC_GPIO_DDC3_EN[0], sizeof(mmDC_GPIO_DDC3_EN)/sizeof(mmDC_GPIO_DDC3_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_Y", REG_MMIO, 0x20f1, 2, &mmDC_GPIO_DDC3_Y[0], sizeof(mmDC_GPIO_DDC3_Y)/sizeof(mmDC_GPIO_DDC3_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_MASK", REG_MMIO, 0x20f2, 2, &mmDC_GPIO_DDC4_MASK[0], sizeof(mmDC_GPIO_DDC4_MASK)/sizeof(mmDC_GPIO_DDC4_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_A", REG_MMIO, 0x20f3, 2, &mmDC_GPIO_DDC4_A[0], sizeof(mmDC_GPIO_DDC4_A)/sizeof(mmDC_GPIO_DDC4_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_EN", REG_MMIO, 0x20f4, 2, &mmDC_GPIO_DDC4_EN[0], sizeof(mmDC_GPIO_DDC4_EN)/sizeof(mmDC_GPIO_DDC4_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_Y", REG_MMIO, 0x20f5, 2, &mmDC_GPIO_DDC4_Y[0], sizeof(mmDC_GPIO_DDC4_Y)/sizeof(mmDC_GPIO_DDC4_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_MASK", REG_MMIO, 0x20f6, 2, &mmDC_GPIO_DDC5_MASK[0], sizeof(mmDC_GPIO_DDC5_MASK)/sizeof(mmDC_GPIO_DDC5_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_A", REG_MMIO, 0x20f7, 2, &mmDC_GPIO_DDC5_A[0], sizeof(mmDC_GPIO_DDC5_A)/sizeof(mmDC_GPIO_DDC5_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_EN", REG_MMIO, 0x20f8, 2, &mmDC_GPIO_DDC5_EN[0], sizeof(mmDC_GPIO_DDC5_EN)/sizeof(mmDC_GPIO_DDC5_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_Y", REG_MMIO, 0x20f9, 2, &mmDC_GPIO_DDC5_Y[0], sizeof(mmDC_GPIO_DDC5_Y)/sizeof(mmDC_GPIO_DDC5_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_MASK", REG_MMIO, 0x20fa, 2, &mmDC_GPIO_DDC6_MASK[0], sizeof(mmDC_GPIO_DDC6_MASK)/sizeof(mmDC_GPIO_DDC6_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_A", REG_MMIO, 0x20fb, 2, &mmDC_GPIO_DDC6_A[0], sizeof(mmDC_GPIO_DDC6_A)/sizeof(mmDC_GPIO_DDC6_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_EN", REG_MMIO, 0x20fc, 2, &mmDC_GPIO_DDC6_EN[0], sizeof(mmDC_GPIO_DDC6_EN)/sizeof(mmDC_GPIO_DDC6_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_Y", REG_MMIO, 0x20fd, 2, &mmDC_GPIO_DDC6_Y[0], sizeof(mmDC_GPIO_DDC6_Y)/sizeof(mmDC_GPIO_DDC6_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_MASK", REG_MMIO, 0x20fe, 2, &mmDC_GPIO_DDCVGA_MASK[0], sizeof(mmDC_GPIO_DDCVGA_MASK)/sizeof(mmDC_GPIO_DDCVGA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_A", REG_MMIO, 0x20ff, 2, &mmDC_GPIO_DDCVGA_A[0], sizeof(mmDC_GPIO_DDCVGA_A)/sizeof(mmDC_GPIO_DDCVGA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_EN", REG_MMIO, 0x2100, 2, &mmDC_GPIO_DDCVGA_EN[0], sizeof(mmDC_GPIO_DDCVGA_EN)/sizeof(mmDC_GPIO_DDCVGA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_Y", REG_MMIO, 0x2101, 2, &mmDC_GPIO_DDCVGA_Y[0], sizeof(mmDC_GPIO_DDCVGA_Y)/sizeof(mmDC_GPIO_DDCVGA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_MASK", REG_MMIO, 0x2102, 2, &mmDC_GPIO_SYNCA_MASK[0], sizeof(mmDC_GPIO_SYNCA_MASK)/sizeof(mmDC_GPIO_SYNCA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_A", REG_MMIO, 0x2103, 2, &mmDC_GPIO_SYNCA_A[0], sizeof(mmDC_GPIO_SYNCA_A)/sizeof(mmDC_GPIO_SYNCA_A[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_EN", REG_MMIO, 0x2104, 2, &mmDC_GPIO_SYNCA_EN[0], sizeof(mmDC_GPIO_SYNCA_EN)/sizeof(mmDC_GPIO_SYNCA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_Y", REG_MMIO, 0x2105, 2, &mmDC_GPIO_SYNCA_Y[0], sizeof(mmDC_GPIO_SYNCA_Y)/sizeof(mmDC_GPIO_SYNCA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_MASK", REG_MMIO, 0x2106, 2, &mmDC_GPIO_GENLK_MASK[0], sizeof(mmDC_GPIO_GENLK_MASK)/sizeof(mmDC_GPIO_GENLK_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_A", REG_MMIO, 0x2107, 2, &mmDC_GPIO_GENLK_A[0], sizeof(mmDC_GPIO_GENLK_A)/sizeof(mmDC_GPIO_GENLK_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_EN", REG_MMIO, 0x2108, 2, &mmDC_GPIO_GENLK_EN[0], sizeof(mmDC_GPIO_GENLK_EN)/sizeof(mmDC_GPIO_GENLK_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_Y", REG_MMIO, 0x2109, 2, &mmDC_GPIO_GENLK_Y[0], sizeof(mmDC_GPIO_GENLK_Y)/sizeof(mmDC_GPIO_GENLK_Y[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_MASK", REG_MMIO, 0x210a, 2, &mmDC_GPIO_HPD_MASK[0], sizeof(mmDC_GPIO_HPD_MASK)/sizeof(mmDC_GPIO_HPD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_A", REG_MMIO, 0x210b, 2, &mmDC_GPIO_HPD_A[0], sizeof(mmDC_GPIO_HPD_A)/sizeof(mmDC_GPIO_HPD_A[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_EN", REG_MMIO, 0x210c, 2, &mmDC_GPIO_HPD_EN[0], sizeof(mmDC_GPIO_HPD_EN)/sizeof(mmDC_GPIO_HPD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_Y", REG_MMIO, 0x210d, 2, &mmDC_GPIO_HPD_Y[0], sizeof(mmDC_GPIO_HPD_Y)/sizeof(mmDC_GPIO_HPD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_MASK", REG_MMIO, 0x210e, 2, &mmDC_GPIO_PWRSEQ_MASK[0], sizeof(mmDC_GPIO_PWRSEQ_MASK)/sizeof(mmDC_GPIO_PWRSEQ_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_A", REG_MMIO, 0x210f, 2, &mmDC_GPIO_PWRSEQ_A[0], sizeof(mmDC_GPIO_PWRSEQ_A)/sizeof(mmDC_GPIO_PWRSEQ_A[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_EN", REG_MMIO, 0x2110, 2, &mmDC_GPIO_PWRSEQ_EN[0], sizeof(mmDC_GPIO_PWRSEQ_EN)/sizeof(mmDC_GPIO_PWRSEQ_EN[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_Y", REG_MMIO, 0x2111, 2, &mmDC_GPIO_PWRSEQ_Y[0], sizeof(mmDC_GPIO_PWRSEQ_Y)/sizeof(mmDC_GPIO_PWRSEQ_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_1", REG_MMIO, 0x2112, 2, &mmDC_GPIO_PAD_STRENGTH_1[0], sizeof(mmDC_GPIO_PAD_STRENGTH_1)/sizeof(mmDC_GPIO_PAD_STRENGTH_1[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_2", REG_MMIO, 0x2113, 2, &mmDC_GPIO_PAD_STRENGTH_2[0], sizeof(mmDC_GPIO_PAD_STRENGTH_2)/sizeof(mmDC_GPIO_PAD_STRENGTH_2[0]), 0, 0 },
	{ "mmPHY_AUX_CNTL", REG_MMIO, 0x2115, 2, &mmPHY_AUX_CNTL[0], sizeof(mmPHY_AUX_CNTL)/sizeof(mmPHY_AUX_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_MASK", REG_MMIO, 0x2116, 2, &mmDC_GPIO_I2CPAD_MASK[0], sizeof(mmDC_GPIO_I2CPAD_MASK)/sizeof(mmDC_GPIO_I2CPAD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_A", REG_MMIO, 0x2117, 2, &mmDC_GPIO_I2CPAD_A[0], sizeof(mmDC_GPIO_I2CPAD_A)/sizeof(mmDC_GPIO_I2CPAD_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_EN", REG_MMIO, 0x2118, 2, &mmDC_GPIO_I2CPAD_EN[0], sizeof(mmDC_GPIO_I2CPAD_EN)/sizeof(mmDC_GPIO_I2CPAD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_Y", REG_MMIO, 0x2119, 2, &mmDC_GPIO_I2CPAD_Y[0], sizeof(mmDC_GPIO_I2CPAD_Y)/sizeof(mmDC_GPIO_I2CPAD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_STRENGTH", REG_MMIO, 0x211a, 2, &mmDC_GPIO_I2CPAD_STRENGTH[0], sizeof(mmDC_GPIO_I2CPAD_STRENGTH)/sizeof(mmDC_GPIO_I2CPAD_STRENGTH[0]), 0, 0 },
	{ "mmDVO_STRENGTH_CONTROL", REG_MMIO, 0x211b, 2, &mmDVO_STRENGTH_CONTROL[0], sizeof(mmDVO_STRENGTH_CONTROL)/sizeof(mmDVO_STRENGTH_CONTROL[0]), 0, 0 },
	{ "mmDVO_VREF_CONTROL", REG_MMIO, 0x211c, 2, &mmDVO_VREF_CONTROL[0], sizeof(mmDVO_VREF_CONTROL)/sizeof(mmDVO_VREF_CONTROL[0]), 0, 0 },
	{ "mmDVO_SKEW_ADJUST", REG_MMIO, 0x211d, 2, &mmDVO_SKEW_ADJUST[0], sizeof(mmDVO_SKEW_ADJUST)/sizeof(mmDVO_SKEW_ADJUST[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_MASK", REG_MMIO, 0x2126, 2, &mmDC_GPIO_I2S_SPDIF_MASK[0], sizeof(mmDC_GPIO_I2S_SPDIF_MASK)/sizeof(mmDC_GPIO_I2S_SPDIF_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_A", REG_MMIO, 0x2127, 2, &mmDC_GPIO_I2S_SPDIF_A[0], sizeof(mmDC_GPIO_I2S_SPDIF_A)/sizeof(mmDC_GPIO_I2S_SPDIF_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_EN", REG_MMIO, 0x2128, 2, &mmDC_GPIO_I2S_SPDIF_EN[0], sizeof(mmDC_GPIO_I2S_SPDIF_EN)/sizeof(mmDC_GPIO_I2S_SPDIF_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_Y", REG_MMIO, 0x2129, 2, &mmDC_GPIO_I2S_SPDIF_Y[0], sizeof(mmDC_GPIO_I2S_SPDIF_Y)/sizeof(mmDC_GPIO_I2S_SPDIF_Y[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_STRENGTH", REG_MMIO, 0x212a, 2, &mmDC_GPIO_I2S_SPDIF_STRENGTH[0], sizeof(mmDC_GPIO_I2S_SPDIF_STRENGTH)/sizeof(mmDC_GPIO_I2S_SPDIF_STRENGTH[0]), 0, 0 },
	{ "mmDC_GPIO_TX12_EN", REG_MMIO, 0x212b, 2, &mmDC_GPIO_TX12_EN[0], sizeof(mmDC_GPIO_TX12_EN)/sizeof(mmDC_GPIO_TX12_EN[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_0", REG_MMIO, 0x212c, 2, &mmDC_GPIO_AUX_CTRL_0[0], sizeof(mmDC_GPIO_AUX_CTRL_0)/sizeof(mmDC_GPIO_AUX_CTRL_0[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_1", REG_MMIO, 0x212d, 2, &mmDC_GPIO_AUX_CTRL_1[0], sizeof(mmDC_GPIO_AUX_CTRL_1)/sizeof(mmDC_GPIO_AUX_CTRL_1[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_2", REG_MMIO, 0x212e, 2, &mmDC_GPIO_AUX_CTRL_2[0], sizeof(mmDC_GPIO_AUX_CTRL_2)/sizeof(mmDC_GPIO_AUX_CTRL_2[0]), 0, 0 },
	{ "mmDC_GPIO_RXEN", REG_MMIO, 0x212f, 2, &mmDC_GPIO_RXEN[0], sizeof(mmDC_GPIO_RXEN)/sizeof(mmDC_GPIO_RXEN[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_3", REG_MMIO, 0x2130, 2, &mmDC_GPIO_AUX_CTRL_3[0], sizeof(mmDC_GPIO_AUX_CTRL_3)/sizeof(mmDC_GPIO_AUX_CTRL_3[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_4", REG_MMIO, 0x2131, 2, &mmDC_GPIO_AUX_CTRL_4[0], sizeof(mmDC_GPIO_AUX_CTRL_4)/sizeof(mmDC_GPIO_AUX_CTRL_4[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_5", REG_MMIO, 0x2132, 2, &mmDC_GPIO_AUX_CTRL_5[0], sizeof(mmDC_GPIO_AUX_CTRL_5)/sizeof(mmDC_GPIO_AUX_CTRL_5[0]), 0, 0 },
	{ "mmAUXI2C_PAD_ALL_PWR_OK", REG_MMIO, 0x2133, 2, &mmAUXI2C_PAD_ALL_PWR_OK[0], sizeof(mmAUXI2C_PAD_ALL_PWR_OK)/sizeof(mmAUXI2C_PAD_ALL_PWR_OK[0]), 0, 0 },
	{ "mmDC_GPIO_PULLUPEN", REG_MMIO, 0x2134, 2, &mmDC_GPIO_PULLUPEN[0], sizeof(mmDC_GPIO_PULLUPEN)/sizeof(mmDC_GPIO_PULLUPEN[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_6", REG_MMIO, 0x2135, 2, &mmDC_GPIO_AUX_CTRL_6[0], sizeof(mmDC_GPIO_AUX_CTRL_6)/sizeof(mmDC_GPIO_AUX_CTRL_6[0]), 0, 0 },
	{ "mmBPHYC_DAC_MACRO_CNTL", REG_MMIO, 0x2136, 2, &mmBPHYC_DAC_MACRO_CNTL[0], sizeof(mmBPHYC_DAC_MACRO_CNTL)/sizeof(mmBPHYC_DAC_MACRO_CNTL[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2136, 2, &mmDAC_MACRO_CNTL_RESERVED0[0], sizeof(mmDAC_MACRO_CNTL_RESERVED0)/sizeof(mmDAC_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmBPHYC_DAC_AUTO_CALIB_CONTROL", REG_MMIO, 0x2137, 2, &mmBPHYC_DAC_AUTO_CALIB_CONTROL[0], sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL)/sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2137, 2, &mmDAC_MACRO_CNTL_RESERVED1[0], sizeof(mmDAC_MACRO_CNTL_RESERVED1)/sizeof(mmDAC_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2138, 2, &mmDAC_MACRO_CNTL_RESERVED2[0], sizeof(mmDAC_MACRO_CNTL_RESERVED2)/sizeof(mmDAC_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2139, 2, &mmDAC_MACRO_CNTL_RESERVED3[0], sizeof(mmDAC_MACRO_CNTL_RESERVED3)/sizeof(mmDAC_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDISP_DSI_DUAL_CTRL", REG_MMIO, 0x277e, 2, &mmDISP_DSI_DUAL_CTRL[0], sizeof(mmDISP_DSI_DUAL_CTRL)/sizeof(mmDISP_DSI_DUAL_CTRL[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x283e, 2, &mmDPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x283f, 2, &mmDPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2840, 2, &mmDPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2841, 2, &mmDPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2842, 2, &mmDPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x2843, 2, &mmDPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x2844, 2, &mmDPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x2845, 2, &mmDPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2846, 2, &mmDPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2847, 2, &mmDPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2848, 2, &mmDPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2849, 2, &mmDPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x284a, 2, &mmDPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x284b, 2, &mmDPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x284c, 2, &mmDPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x284d, 2, &mmDPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x284e, 2, &mmDPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x284f, 2, &mmDPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2850, 2, &mmDPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2851, 2, &mmDPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2852, 2, &mmDPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2853, 2, &mmDPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2854, 2, &mmDPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2855, 2, &mmDPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2856, 2, &mmDPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2857, 2, &mmDPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2858, 2, &mmDPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2859, 2, &mmDPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x285a, 2, &mmDPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x285b, 2, &mmDPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x285c, 2, &mmDPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x285d, 2, &mmDPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x285e, 2, &mmDPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x285f, 2, &mmDPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2860, 2, &mmDPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2861, 2, &mmDPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2862, 2, &mmDPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2863, 2, &mmDPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2864, 2, &mmDPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2865, 2, &mmDPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2866, 2, &mmDPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2867, 2, &mmDPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2868, 2, &mmDPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2869, 2, &mmDPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x286a, 2, &mmDPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x286b, 2, &mmDPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x286c, 2, &mmDPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x286d, 2, &mmDPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x286e, 2, &mmDPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x286f, 2, &mmDPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2870, 2, &mmDPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2871, 2, &mmDPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2872, 2, &mmDPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2873, 2, &mmDPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2874, 2, &mmDPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2875, 2, &mmDPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2876, 2, &mmDPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2877, 2, &mmDPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2878, 2, &mmDPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2879, 2, &mmDPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x287a, 2, &mmDPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x287b, 2, &mmDPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x287c, 2, &mmDPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x287d, 2, &mmDPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDPRX_AUX_REFERENCE_PULSE_DIV", REG_MMIO, 0x2a7e, 2, &mmDPRX_AUX_REFERENCE_PULSE_DIV[0], sizeof(mmDPRX_AUX_REFERENCE_PULSE_DIV)/sizeof(mmDPRX_AUX_REFERENCE_PULSE_DIV[0]), 0, 0 },
	{ "mmDPRX_AUX_CONTROL", REG_MMIO, 0x2a7f, 2, &mmDPRX_AUX_CONTROL[0], sizeof(mmDPRX_AUX_CONTROL)/sizeof(mmDPRX_AUX_CONTROL[0]), 0, 0 },
	{ "mmDPRX_AUX_HPD_CONTROL1", REG_MMIO, 0x2a80, 2, &mmDPRX_AUX_HPD_CONTROL1[0], sizeof(mmDPRX_AUX_HPD_CONTROL1)/sizeof(mmDPRX_AUX_HPD_CONTROL1[0]), 0, 0 },
	{ "mmDPRX_AUX_HPD_CONTROL2", REG_MMIO, 0x2a81, 2, &mmDPRX_AUX_HPD_CONTROL2[0], sizeof(mmDPRX_AUX_HPD_CONTROL2)/sizeof(mmDPRX_AUX_HPD_CONTROL2[0]), 0, 0 },
	{ "mmDPRX_AUX_RX_STATUS", REG_MMIO, 0x2a82, 2, &mmDPRX_AUX_RX_STATUS[0], sizeof(mmDPRX_AUX_RX_STATUS)/sizeof(mmDPRX_AUX_RX_STATUS[0]), 0, 0 },
	{ "mmDPRX_AUX_RX_ERROR_MASK", REG_MMIO, 0x2a83, 2, &mmDPRX_AUX_RX_ERROR_MASK[0], sizeof(mmDPRX_AUX_RX_ERROR_MASK)/sizeof(mmDPRX_AUX_RX_ERROR_MASK[0]), 0, 0 },
	{ "mmDPRX_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x2a84, 2, &mmDPRX_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDPRX_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDPRX_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDPRX_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x2a85, 2, &mmDPRX_AUX_DPHY_TX_CONTROL[0], sizeof(mmDPRX_AUX_DPHY_TX_CONTROL)/sizeof(mmDPRX_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDPRX_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x2a86, 2, &mmDPRX_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDPRX_AUX_DPHY_RX_CONTROL0)/sizeof(mmDPRX_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDPRX_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x2a87, 2, &mmDPRX_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDPRX_AUX_DPHY_RX_CONTROL1)/sizeof(mmDPRX_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDPRX_AUX_DPHY_TX_STATUS", REG_MMIO, 0x2a88, 2, &mmDPRX_AUX_DPHY_TX_STATUS[0], sizeof(mmDPRX_AUX_DPHY_TX_STATUS)/sizeof(mmDPRX_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDPRX_AUX_DPHY_RX_STATUS", REG_MMIO, 0x2a89, 2, &mmDPRX_AUX_DPHY_RX_STATUS[0], sizeof(mmDPRX_AUX_DPHY_RX_STATUS)/sizeof(mmDPRX_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDPRX_AUX_DMCU_HW_INT_STATUS", REG_MMIO, 0x2a8a, 2, &mmDPRX_AUX_DMCU_HW_INT_STATUS[0], sizeof(mmDPRX_AUX_DMCU_HW_INT_STATUS)/sizeof(mmDPRX_AUX_DMCU_HW_INT_STATUS[0]), 0, 0 },
	{ "mmDPRX_AUX_DMCU_HW_INT_ACK", REG_MMIO, 0x2a8b, 2, &mmDPRX_AUX_DMCU_HW_INT_ACK[0], sizeof(mmDPRX_AUX_DMCU_HW_INT_ACK)/sizeof(mmDPRX_AUX_DMCU_HW_INT_ACK[0]), 0, 0 },
	{ "mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1", REG_MMIO, 0x2a8c, 2, &mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1[0], sizeof(mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1)/sizeof(mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1[0]), 0, 0 },
	{ "mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2", REG_MMIO, 0x2a8d, 2, &mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2[0], sizeof(mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2)/sizeof(mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2[0]), 0, 0 },
	{ "mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1", REG_MMIO, 0x2a8e, 2, &mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1[0], sizeof(mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1)/sizeof(mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1[0]), 0, 0 },
	{ "mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2", REG_MMIO, 0x2a8f, 2, &mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2[0], sizeof(mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2)/sizeof(mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2[0]), 0, 0 },
	{ "mmDPRX_AUX_AUX_BUF_INDEX", REG_MMIO, 0x2a90, 2, &mmDPRX_AUX_AUX_BUF_INDEX[0], sizeof(mmDPRX_AUX_AUX_BUF_INDEX)/sizeof(mmDPRX_AUX_AUX_BUF_INDEX[0]), 0, 0 },
	{ "mmDPRX_AUX_AUX_BUF_DATA", REG_MMIO, 0x2a91, 2, &mmDPRX_AUX_AUX_BUF_DATA[0], sizeof(mmDPRX_AUX_AUX_BUF_DATA)/sizeof(mmDPRX_AUX_AUX_BUF_DATA[0]), 0, 0 },
	{ "mmDPRX_AUX_EDID_INDEX", REG_MMIO, 0x2a92, 2, &mmDPRX_AUX_EDID_INDEX[0], sizeof(mmDPRX_AUX_EDID_INDEX)/sizeof(mmDPRX_AUX_EDID_INDEX[0]), 0, 0 },
	{ "mmDPRX_AUX_EDID_DATA", REG_MMIO, 0x2a93, 2, &mmDPRX_AUX_EDID_DATA[0], sizeof(mmDPRX_AUX_EDID_DATA)/sizeof(mmDPRX_AUX_EDID_DATA[0]), 0, 0 },
	{ "mmDPRX_AUX_DPCD_INDEX1", REG_MMIO, 0x2a94, 2, &mmDPRX_AUX_DPCD_INDEX1[0], sizeof(mmDPRX_AUX_DPCD_INDEX1)/sizeof(mmDPRX_AUX_DPCD_INDEX1[0]), 0, 0 },
	{ "mmDPRX_AUX_DPCD_DATA1", REG_MMIO, 0x2a95, 2, &mmDPRX_AUX_DPCD_DATA1[0], sizeof(mmDPRX_AUX_DPCD_DATA1)/sizeof(mmDPRX_AUX_DPCD_DATA1[0]), 0, 0 },
	{ "mmDPRX_AUX_DPCD_INDEX2", REG_MMIO, 0x2a96, 2, &mmDPRX_AUX_DPCD_INDEX2[0], sizeof(mmDPRX_AUX_DPCD_INDEX2)/sizeof(mmDPRX_AUX_DPCD_INDEX2[0]), 0, 0 },
	{ "mmDPRX_AUX_DPCD_DATA2", REG_MMIO, 0x2a97, 2, &mmDPRX_AUX_DPCD_DATA2[0], sizeof(mmDPRX_AUX_DPCD_DATA2)/sizeof(mmDPRX_AUX_DPCD_DATA2[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG_INDEX1", REG_MMIO, 0x2a98, 2, &mmDPRX_AUX_MSG_INDEX1[0], sizeof(mmDPRX_AUX_MSG_INDEX1)/sizeof(mmDPRX_AUX_MSG_INDEX1[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG_DATA1", REG_MMIO, 0x2a99, 2, &mmDPRX_AUX_MSG_DATA1[0], sizeof(mmDPRX_AUX_MSG_DATA1)/sizeof(mmDPRX_AUX_MSG_DATA1[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG_INDEX2", REG_MMIO, 0x2a9a, 2, &mmDPRX_AUX_MSG_INDEX2[0], sizeof(mmDPRX_AUX_MSG_INDEX2)/sizeof(mmDPRX_AUX_MSG_INDEX2[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG_DATA2", REG_MMIO, 0x2a9b, 2, &mmDPRX_AUX_MSG_DATA2[0], sizeof(mmDPRX_AUX_MSG_DATA2)/sizeof(mmDPRX_AUX_MSG_DATA2[0]), 0, 0 },
	{ "mmDPRX_AUX_KSV_INDEX1", REG_MMIO, 0x2a9c, 2, &mmDPRX_AUX_KSV_INDEX1[0], sizeof(mmDPRX_AUX_KSV_INDEX1)/sizeof(mmDPRX_AUX_KSV_INDEX1[0]), 0, 0 },
	{ "mmDPRX_AUX_KSV_DATA1", REG_MMIO, 0x2a9d, 2, &mmDPRX_AUX_KSV_DATA1[0], sizeof(mmDPRX_AUX_KSV_DATA1)/sizeof(mmDPRX_AUX_KSV_DATA1[0]), 0, 0 },
	{ "mmDPRX_AUX_KSV_INDEX2", REG_MMIO, 0x2a9e, 2, &mmDPRX_AUX_KSV_INDEX2[0], sizeof(mmDPRX_AUX_KSV_INDEX2)/sizeof(mmDPRX_AUX_KSV_INDEX2[0]), 0, 0 },
	{ "mmDPRX_AUX_KSV_DATA2", REG_MMIO, 0x2a9f, 2, &mmDPRX_AUX_KSV_DATA2[0], sizeof(mmDPRX_AUX_KSV_DATA2)/sizeof(mmDPRX_AUX_KSV_DATA2[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG_TIMEOUT_CONTROL", REG_MMIO, 0x2aa0, 2, &mmDPRX_AUX_MSG_TIMEOUT_CONTROL[0], sizeof(mmDPRX_AUX_MSG_TIMEOUT_CONTROL)/sizeof(mmDPRX_AUX_MSG_TIMEOUT_CONTROL[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG_BUF_CONTROL1", REG_MMIO, 0x2aa1, 2, &mmDPRX_AUX_MSG_BUF_CONTROL1[0], sizeof(mmDPRX_AUX_MSG_BUF_CONTROL1)/sizeof(mmDPRX_AUX_MSG_BUF_CONTROL1[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG_BUF_CONTROL2", REG_MMIO, 0x2aa2, 2, &mmDPRX_AUX_MSG_BUF_CONTROL2[0], sizeof(mmDPRX_AUX_MSG_BUF_CONTROL2)/sizeof(mmDPRX_AUX_MSG_BUF_CONTROL2[0]), 0, 0 },
	{ "mmDPRX_AUX_SCRATCH1", REG_MMIO, 0x2aa3, 2, &mmDPRX_AUX_SCRATCH1[0], sizeof(mmDPRX_AUX_SCRATCH1)/sizeof(mmDPRX_AUX_SCRATCH1[0]), 0, 0 },
	{ "mmDPRX_AUX_SCRATCH2", REG_MMIO, 0x2aa4, 2, &mmDPRX_AUX_SCRATCH2[0], sizeof(mmDPRX_AUX_SCRATCH2)/sizeof(mmDPRX_AUX_SCRATCH2[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG1_PENDING", REG_MMIO, 0x2aa5, 2, &mmDPRX_AUX_MSG1_PENDING[0], sizeof(mmDPRX_AUX_MSG1_PENDING)/sizeof(mmDPRX_AUX_MSG1_PENDING[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG2_PENDING", REG_MMIO, 0x2aa6, 2, &mmDPRX_AUX_MSG2_PENDING[0], sizeof(mmDPRX_AUX_MSG2_PENDING)/sizeof(mmDPRX_AUX_MSG2_PENDING[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG3_PENDING", REG_MMIO, 0x2aa7, 2, &mmDPRX_AUX_MSG3_PENDING[0], sizeof(mmDPRX_AUX_MSG3_PENDING)/sizeof(mmDPRX_AUX_MSG3_PENDING[0]), 0, 0 },
	{ "mmDPRX_AUX_MSG4_PENDING", REG_MMIO, 0x2aa8, 2, &mmDPRX_AUX_MSG4_PENDING[0], sizeof(mmDPRX_AUX_MSG4_PENDING)/sizeof(mmDPRX_AUX_MSG4_PENDING[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LANE_COUNT_SET", REG_MMIO, 0x2afe, 2, &mmDPRX_DPHY_DPCD_LANE_COUNT_SET[0], sizeof(mmDPRX_DPHY_DPCD_LANE_COUNT_SET)/sizeof(mmDPRX_DPHY_DPCD_LANE_COUNT_SET[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET", REG_MMIO, 0x2aff, 2, &mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET[0], sizeof(mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET)/sizeof(mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_MSTM_CTRL", REG_MMIO, 0x2b00, 2, &mmDPRX_DPHY_DPCD_MSTM_CTRL[0], sizeof(mmDPRX_DPHY_DPCD_MSTM_CTRL)/sizeof(mmDPRX_DPHY_DPCD_MSTM_CTRL[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET", REG_MMIO, 0x2b01, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS", REG_MMIO, 0x2b02, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET", REG_MMIO, 0x2b03, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS", REG_MMIO, 0x2b04, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET", REG_MMIO, 0x2b05, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS", REG_MMIO, 0x2b06, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET", REG_MMIO, 0x2b07, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET[0]), 0, 0 },
	{ "mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS", REG_MMIO, 0x2b08, 2, &mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS[0], sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS)/sizeof(mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_READY", REG_MMIO, 0x2b09, 2, &mmDPRX_DPHY_READY[0], sizeof(mmDPRX_DPHY_READY)/sizeof(mmDPRX_DPHY_READY[0]), 0, 0 },
	{ "mmDPRX_DPHY_COMMA_STATUS", REG_MMIO, 0x2b0b, 2, &mmDPRX_DPHY_COMMA_STATUS[0], sizeof(mmDPRX_DPHY_COMMA_STATUS)/sizeof(mmDPRX_DPHY_COMMA_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED", REG_MMIO, 0x2b0c, 2, &mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED[0], sizeof(mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED)/sizeof(mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED[0]), 0, 0 },
	{ "mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED", REG_MMIO, 0x2b0d, 2, &mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED[0], sizeof(mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED)/sizeof(mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_THRESH_A_LANE0", REG_MMIO, 0x2b0f, 2, &mmDPRX_DPHY_ERROR_THRESH_A_LANE0[0], sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE0)/sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE0[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_A_LANE0", REG_MMIO, 0x2b11, 2, &mmDPRX_DPHY_ERROR_COUNT_A_LANE0[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE0)/sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE0[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_B_LANE0", REG_MMIO, 0x2b12, 2, &mmDPRX_DPHY_ERROR_COUNT_B_LANE0[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE0)/sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE0[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_C_LANE0", REG_MMIO, 0x2b13, 2, &mmDPRX_DPHY_ERROR_COUNT_C_LANE0[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE0)/sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE0[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_THRESH_A_LANE1", REG_MMIO, 0x2b14, 2, &mmDPRX_DPHY_ERROR_THRESH_A_LANE1[0], sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE1)/sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE1[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_A_LANE1", REG_MMIO, 0x2b16, 2, &mmDPRX_DPHY_ERROR_COUNT_A_LANE1[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE1)/sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE1[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_B_LANE1", REG_MMIO, 0x2b17, 2, &mmDPRX_DPHY_ERROR_COUNT_B_LANE1[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE1)/sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE1[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_C_LANE1", REG_MMIO, 0x2b18, 2, &mmDPRX_DPHY_ERROR_COUNT_C_LANE1[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE1)/sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE1[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_THRESH_A_LANE2", REG_MMIO, 0x2b19, 2, &mmDPRX_DPHY_ERROR_THRESH_A_LANE2[0], sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE2)/sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE2[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_A_LANE2", REG_MMIO, 0x2b1b, 2, &mmDPRX_DPHY_ERROR_COUNT_A_LANE2[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE2)/sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE2[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_B_LANE2", REG_MMIO, 0x2b1c, 2, &mmDPRX_DPHY_ERROR_COUNT_B_LANE2[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE2)/sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE2[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_C_LANE2", REG_MMIO, 0x2b1d, 2, &mmDPRX_DPHY_ERROR_COUNT_C_LANE2[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE2)/sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE2[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_THRESH_A_LANE3", REG_MMIO, 0x2b1e, 2, &mmDPRX_DPHY_ERROR_THRESH_A_LANE3[0], sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE3)/sizeof(mmDPRX_DPHY_ERROR_THRESH_A_LANE3[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_A_LANE3", REG_MMIO, 0x2b20, 2, &mmDPRX_DPHY_ERROR_COUNT_A_LANE3[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE3)/sizeof(mmDPRX_DPHY_ERROR_COUNT_A_LANE3[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_B_LANE3", REG_MMIO, 0x2b21, 2, &mmDPRX_DPHY_ERROR_COUNT_B_LANE3[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE3)/sizeof(mmDPRX_DPHY_ERROR_COUNT_B_LANE3[0]), 0, 0 },
	{ "mmDPRX_DPHY_ERROR_COUNT_C_LANE3", REG_MMIO, 0x2b22, 2, &mmDPRX_DPHY_ERROR_COUNT_C_LANE3[0], sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE3)/sizeof(mmDPRX_DPHY_ERROR_COUNT_C_LANE3[0]), 0, 0 },
	{ "mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL", REG_MMIO, 0x2b24, 2, &mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL[0], sizeof(mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL)/sizeof(mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL[0]), 0, 0 },
	{ "mmDPRX_DPHY_SR_ERROR_COUNT_A", REG_MMIO, 0x2b25, 2, &mmDPRX_DPHY_SR_ERROR_COUNT_A[0], sizeof(mmDPRX_DPHY_SR_ERROR_COUNT_A)/sizeof(mmDPRX_DPHY_SR_ERROR_COUNT_A[0]), 0, 0 },
	{ "mmDPRX_DPHY_BS_ERROR_COUNT_A", REG_MMIO, 0x2b27, 2, &mmDPRX_DPHY_BS_ERROR_COUNT_A[0], sizeof(mmDPRX_DPHY_BS_ERROR_COUNT_A)/sizeof(mmDPRX_DPHY_BS_ERROR_COUNT_A[0]), 0, 0 },
	{ "mmDPRX_DPHY_BS_ERROR_COUNT_B", REG_MMIO, 0x2b28, 2, &mmDPRX_DPHY_BS_ERROR_COUNT_B[0], sizeof(mmDPRX_DPHY_BS_ERROR_COUNT_B)/sizeof(mmDPRX_DPHY_BS_ERROR_COUNT_B[0]), 0, 0 },
	{ "mmDPRX_DPHY_LANESETUP0", REG_MMIO, 0x2b2d, 2, &mmDPRX_DPHY_LANESETUP0[0], sizeof(mmDPRX_DPHY_LANESETUP0)/sizeof(mmDPRX_DPHY_LANESETUP0[0]), 0, 0 },
	{ "mmDPRX_DPHY_LANESETUP1", REG_MMIO, 0x2b2e, 2, &mmDPRX_DPHY_LANESETUP1[0], sizeof(mmDPRX_DPHY_LANESETUP1)/sizeof(mmDPRX_DPHY_LANESETUP1[0]), 0, 0 },
	{ "mmDPRX_DPHY_LFSRADV", REG_MMIO, 0x2b31, 2, &mmDPRX_DPHY_LFSRADV[0], sizeof(mmDPRX_DPHY_LFSRADV)/sizeof(mmDPRX_DPHY_LFSRADV[0]), 0, 0 },
	{ "mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT", REG_MMIO, 0x2b32, 2, &mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT[0], sizeof(mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT)/sizeof(mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT[0]), 0, 0 },
	{ "mmDPRX_DPHY_SET_ENABLE", REG_MMIO, 0x2b33, 2, &mmDPRX_DPHY_SET_ENABLE[0], sizeof(mmDPRX_DPHY_SET_ENABLE)/sizeof(mmDPRX_DPHY_SET_ENABLE[0]), 0, 0 },
	{ "mmDPRX_DPHY_ECF_LSB", REG_MMIO, 0x2b34, 2, &mmDPRX_DPHY_ECF_LSB[0], sizeof(mmDPRX_DPHY_ECF_LSB)/sizeof(mmDPRX_DPHY_ECF_LSB[0]), 0, 0 },
	{ "mmDPRX_DPHY_ECF_MSB", REG_MMIO, 0x2b35, 2, &mmDPRX_DPHY_ECF_MSB[0], sizeof(mmDPRX_DPHY_ECF_MSB)/sizeof(mmDPRX_DPHY_ECF_MSB[0]), 0, 0 },
	{ "mmDPRX_DPHY_ENHANCED_FRAME_EN", REG_MMIO, 0x2b36, 2, &mmDPRX_DPHY_ENHANCED_FRAME_EN[0], sizeof(mmDPRX_DPHY_ENHANCED_FRAME_EN)/sizeof(mmDPRX_DPHY_ENHANCED_FRAME_EN[0]), 0, 0 },
	{ "mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE", REG_MMIO, 0x2b3c, 2, &mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE[0], sizeof(mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE)/sizeof(mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE[0]), 0, 0 },
	{ "mmDPRX_DPHY_DYNAMIC_DESKEW_DATA", REG_MMIO, 0x2b3d, 2, &mmDPRX_DPHY_DYNAMIC_DESKEW_DATA[0], sizeof(mmDPRX_DPHY_DYNAMIC_DESKEW_DATA)/sizeof(mmDPRX_DPHY_DYNAMIC_DESKEW_DATA[0]), 0, 0 },
	{ "mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL", REG_MMIO, 0x2b3e, 2, &mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL[0], sizeof(mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL)/sizeof(mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL[0]), 0, 0 },
	{ "mmDPRX_DPHY_BYPASS", REG_MMIO, 0x2b3f, 2, &mmDPRX_DPHY_BYPASS[0], sizeof(mmDPRX_DPHY_BYPASS)/sizeof(mmDPRX_DPHY_BYPASS[0]), 0, 0 },
	{ "mmDPRX_DPHY_INT_RESET", REG_MMIO, 0x2b40, 2, &mmDPRX_DPHY_INT_RESET[0], sizeof(mmDPRX_DPHY_INT_RESET)/sizeof(mmDPRX_DPHY_INT_RESET[0]), 0, 0 },
	{ "mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS", REG_MMIO, 0x2b41, 2, &mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS[0], sizeof(mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS)/sizeof(mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS", REG_MMIO, 0x2b43, 2, &mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS[0], sizeof(mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS)/sizeof(mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS", REG_MMIO, 0x2b44, 2, &mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS[0], sizeof(mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS)/sizeof(mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS", REG_MMIO, 0x2b46, 2, &mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS[0], sizeof(mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS)/sizeof(mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_DETECT_SR_LOCK_STATUS", REG_MMIO, 0x2b48, 2, &mmDPRX_DPHY_DETECT_SR_LOCK_STATUS[0], sizeof(mmDPRX_DPHY_DETECT_SR_LOCK_STATUS)/sizeof(mmDPRX_DPHY_DETECT_SR_LOCK_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS", REG_MMIO, 0x2b49, 2, &mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS[0], sizeof(mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS)/sizeof(mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS", REG_MMIO, 0x2b4a, 2, &mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS[0], sizeof(mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS)/sizeof(mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS", REG_MMIO, 0x2b4b, 2, &mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS[0], sizeof(mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS)/sizeof(mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS", REG_MMIO, 0x2b4c, 2, &mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS[0], sizeof(mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS)/sizeof(mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS[0]), 0, 0 },
	{ "mmDPRX_DPHY_SPARE", REG_MMIO, 0x2b4d, 2, &mmDPRX_DPHY_SPARE[0], sizeof(mmDPRX_DPHY_SPARE)/sizeof(mmDPRX_DPHY_SPARE[0]), 0, 0 },
	{ "mmDCRX_GATE_DISABLE_CNTL", REG_MMIO, 0x2b6e, 2, &mmDCRX_GATE_DISABLE_CNTL[0], sizeof(mmDCRX_GATE_DISABLE_CNTL)/sizeof(mmDCRX_GATE_DISABLE_CNTL[0]), 0, 0 },
	{ "mmDCRX_SOFT_RESET", REG_MMIO, 0x2b6f, 2, &mmDCRX_SOFT_RESET[0], sizeof(mmDCRX_SOFT_RESET)/sizeof(mmDCRX_SOFT_RESET[0]), 0, 0 },
	{ "mmDCRX_LIGHT_SLEEP_CNTL", REG_MMIO, 0x2b70, 2, &mmDCRX_LIGHT_SLEEP_CNTL[0], sizeof(mmDCRX_LIGHT_SLEEP_CNTL)/sizeof(mmDCRX_LIGHT_SLEEP_CNTL[0]), 0, 0 },
	{ "mmDCRX_DISPCLK_GATE_CNTL", REG_MMIO, 0x2b73, 2, &mmDCRX_DISPCLK_GATE_CNTL[0], sizeof(mmDCRX_DISPCLK_GATE_CNTL)/sizeof(mmDCRX_DISPCLK_GATE_CNTL[0]), 0, 0 },
	{ "mmDCRX_CLK_CNTL", REG_MMIO, 0x2b74, 2, &mmDCRX_CLK_CNTL[0], sizeof(mmDCRX_CLK_CNTL)/sizeof(mmDCRX_CLK_CNTL[0]), 0, 0 },
	{ "mmDCRX_TEST_CLK_CNTL", REG_MMIO, 0x2b75, 2, &mmDCRX_TEST_CLK_CNTL[0], sizeof(mmDCRX_TEST_CLK_CNTL)/sizeof(mmDCRX_TEST_CLK_CNTL[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2c06, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2c07, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2c08, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2c09, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2c0a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x2c0b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x2c0c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x2c0d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2c0e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2c0f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2c10, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2c11, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x2c12, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x2c13, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x2c14, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x2c15, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x2c16, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x2c17, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2c18, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2c19, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2c1a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2c1b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2c1c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2c1d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2c1e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2c1f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2c20, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2c21, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x2c22, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x2c23, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x2c24, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x2c25, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x2c26, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x2c27, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2c28, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2c29, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2c2a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2c2b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2c2c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2c2d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2c2e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2c2f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2c30, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2c31, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x2c32, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x2c33, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x2c34, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x2c35, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x2c36, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x2c37, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2c38, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2c39, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2c3a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2c3b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2c3c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2c3d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2c3e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2c3f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2c40, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2c41, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x2c42, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x2c43, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x2c44, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x2c45, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x2c46, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x2c47, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2c48, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2c49, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x2c4a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x2c4b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x2c4c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x2c4d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2c4e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2c4f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2c50, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2c51, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2c52, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2c53, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2c54, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2c55, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2c56, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2c57, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2c58, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2c59, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x2c5a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x2c5b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x2c5c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x2c5d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2c5e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2c5f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2c60, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2c61, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2c62, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2c63, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2c64, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2c65, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2c66, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2c67, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2c68, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2c69, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x2c6a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x2c6b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x2c6c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x2c6d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x2c6e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x2c6f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2c70, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2c71, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2c72, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2c73, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2c74, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2c75, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2c76, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2c77, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2c78, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2c79, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x2c7a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x2c7b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x2c7c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x2c7d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x2c7e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x2c7f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2c80, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2c81, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x2c82, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x2c83, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x2c84, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x2c85, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x2c86, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x2c87, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2c88, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2c89, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x2c8a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x2c8b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x2c8c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x2c8d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x2c8e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x2c8f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2c90, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2c91, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x2c92, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x2c93, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x2c94, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x2c95, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x2c96, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x2c97, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2c98, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2c99, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x2c9a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x2c9b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x2c9c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x2c9d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x2c9e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x2c9f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2ca0, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2ca1, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x2ca2, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x2ca3, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x2ca4, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x2ca5, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED160", REG_MMIO, 0x2ca6, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED160[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED160)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED160[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED161", REG_MMIO, 0x2ca7, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED161[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED161)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED161[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED162", REG_MMIO, 0x2ca8, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED162[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED162)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED162[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED163", REG_MMIO, 0x2ca9, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED163[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED163)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED163[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED164", REG_MMIO, 0x2caa, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED164[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED164)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED164[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED165", REG_MMIO, 0x2cab, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED165[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED165)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED165[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED166", REG_MMIO, 0x2cac, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED166[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED166)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED166[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED167", REG_MMIO, 0x2cad, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED167[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED167)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED167[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED168", REG_MMIO, 0x2cae, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED168[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED168)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED168[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED169", REG_MMIO, 0x2caf, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED169[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED169)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED169[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED170", REG_MMIO, 0x2cb0, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED170[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED170)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED170[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED171", REG_MMIO, 0x2cb1, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED171[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED171)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED171[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED172", REG_MMIO, 0x2cb2, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED172[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED172)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED172[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED173", REG_MMIO, 0x2cb3, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED173[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED173)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED173[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED174", REG_MMIO, 0x2cb4, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED174[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED174)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED174[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED175", REG_MMIO, 0x2cb5, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED175[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED175)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED175[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED176", REG_MMIO, 0x2cb6, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED176[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED176)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED176[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED177", REG_MMIO, 0x2cb7, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED177[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED177)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED177[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED178", REG_MMIO, 0x2cb8, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED178[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED178)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED178[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED179", REG_MMIO, 0x2cb9, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED179[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED179)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED179[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED180", REG_MMIO, 0x2cba, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED180[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED180)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED180[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED181", REG_MMIO, 0x2cbb, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED181[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED181)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED181[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED182", REG_MMIO, 0x2cbc, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED182[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED182)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED182[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED183", REG_MMIO, 0x2cbd, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED183[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED183)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED183[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED184", REG_MMIO, 0x2cbe, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED184[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED184)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED184[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED185", REG_MMIO, 0x2cbf, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED185[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED185)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED185[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED186", REG_MMIO, 0x2cc0, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED186[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED186)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED186[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED187", REG_MMIO, 0x2cc1, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED187[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED187)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED187[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED188", REG_MMIO, 0x2cc2, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED188[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED188)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED188[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED189", REG_MMIO, 0x2cc3, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED189[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED189)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED189[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED190", REG_MMIO, 0x2cc4, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED190[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED190)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED190[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED191", REG_MMIO, 0x2cc5, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED191[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED191)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED191[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED192", REG_MMIO, 0x2cc6, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED192[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED192)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED192[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED193", REG_MMIO, 0x2cc7, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED193[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED193)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED193[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED194", REG_MMIO, 0x2cc8, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED194[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED194)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED194[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED195", REG_MMIO, 0x2cc9, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED195[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED195)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED195[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED196", REG_MMIO, 0x2cca, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED196[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED196)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED196[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED197", REG_MMIO, 0x2ccb, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED197[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED197)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED197[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED198", REG_MMIO, 0x2ccc, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED198[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED198)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED198[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED199", REG_MMIO, 0x2ccd, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED199[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED199)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED199[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED200", REG_MMIO, 0x2cce, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED200[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED200)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED200[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED201", REG_MMIO, 0x2ccf, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED201[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED201)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED201[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED202", REG_MMIO, 0x2cd0, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED202[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED202)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED202[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED203", REG_MMIO, 0x2cd1, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED203[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED203)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED203[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED204", REG_MMIO, 0x2cd2, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED204[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED204)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED204[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED205", REG_MMIO, 0x2cd3, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED205[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED205)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED205[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED206", REG_MMIO, 0x2cd4, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED206[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED206)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED206[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED207", REG_MMIO, 0x2cd5, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED207[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED207)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED207[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED208", REG_MMIO, 0x2cd6, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED208[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED208)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED208[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED209", REG_MMIO, 0x2cd7, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED209[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED209)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED209[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED210", REG_MMIO, 0x2cd8, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED210[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED210)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED210[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED211", REG_MMIO, 0x2cd9, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED211[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED211)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED211[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED212", REG_MMIO, 0x2cda, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED212[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED212)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED212[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED213", REG_MMIO, 0x2cdb, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED213[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED213)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED213[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED214", REG_MMIO, 0x2cdc, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED214[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED214)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED214[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED215", REG_MMIO, 0x2cdd, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED215[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED215)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED215[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED216", REG_MMIO, 0x2cde, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED216[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED216)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED216[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED217", REG_MMIO, 0x2cdf, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED217[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED217)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED217[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED218", REG_MMIO, 0x2ce0, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED218[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED218)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED218[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED219", REG_MMIO, 0x2ce1, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED219[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED219)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED219[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED220", REG_MMIO, 0x2ce2, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED220[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED220)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED220[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED221", REG_MMIO, 0x2ce3, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED221[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED221)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED221[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED222", REG_MMIO, 0x2ce4, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED222[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED222)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED222[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED223", REG_MMIO, 0x2ce5, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED223[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED223)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED223[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED224", REG_MMIO, 0x2ce6, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED224[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED224)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED224[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED225", REG_MMIO, 0x2ce7, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED225[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED225)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED225[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED226", REG_MMIO, 0x2ce8, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED226[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED226)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED226[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED227", REG_MMIO, 0x2ce9, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED227[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED227)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED227[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED228", REG_MMIO, 0x2cea, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED228[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED228)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED228[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED229", REG_MMIO, 0x2ceb, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED229[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED229)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED229[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED230", REG_MMIO, 0x2cec, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED230[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED230)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED230[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED231", REG_MMIO, 0x2ced, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED231[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED231)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED231[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED232", REG_MMIO, 0x2cee, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED232[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED232)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED232[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED233", REG_MMIO, 0x2cef, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED233[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED233)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED233[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED234", REG_MMIO, 0x2cf0, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED234[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED234)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED234[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED235", REG_MMIO, 0x2cf1, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED235[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED235)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED235[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED236", REG_MMIO, 0x2cf2, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED236[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED236)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED236[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED237", REG_MMIO, 0x2cf3, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED237[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED237)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED237[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED238", REG_MMIO, 0x2cf4, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED238[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED238)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED238[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED239", REG_MMIO, 0x2cf5, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED239[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED239)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED239[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED240", REG_MMIO, 0x2cf6, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED240[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED240)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED240[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED241", REG_MMIO, 0x2cf7, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED241[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED241)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED241[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED242", REG_MMIO, 0x2cf8, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED242[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED242)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED242[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED243", REG_MMIO, 0x2cf9, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED243[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED243)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED243[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED244", REG_MMIO, 0x2cfa, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED244[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED244)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED244[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED245", REG_MMIO, 0x2cfb, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED245[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED245)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED245[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED246", REG_MMIO, 0x2cfc, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED246[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED246)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED246[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED247", REG_MMIO, 0x2cfd, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED247[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED247)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED247[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED248", REG_MMIO, 0x2cfe, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED248[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED248)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED248[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED249", REG_MMIO, 0x2cff, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED249[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED249)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED249[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED250", REG_MMIO, 0x2d00, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED250[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED250)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED250[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED251", REG_MMIO, 0x2d01, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED251[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED251)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED251[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED252", REG_MMIO, 0x2d02, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED252[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED252)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED252[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED253", REG_MMIO, 0x2d03, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED253[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED253)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED253[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED254", REG_MMIO, 0x2d04, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED254[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED254)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED254[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED255", REG_MMIO, 0x2d05, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED255[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED255)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED255[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED256", REG_MMIO, 0x2d06, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED256[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED256)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED256[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED257", REG_MMIO, 0x2d07, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED257[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED257)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED257[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED258", REG_MMIO, 0x2d08, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED258[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED258)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED258[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED259", REG_MMIO, 0x2d09, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED259[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED259)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED259[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED260", REG_MMIO, 0x2d0a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED260[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED260)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED260[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED261", REG_MMIO, 0x2d0b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED261[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED261)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED261[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED262", REG_MMIO, 0x2d0c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED262[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED262)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED262[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED263", REG_MMIO, 0x2d0d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED263[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED263)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED263[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED264", REG_MMIO, 0x2d0e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED264[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED264)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED264[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED265", REG_MMIO, 0x2d0f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED265[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED265)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED265[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED266", REG_MMIO, 0x2d10, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED266[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED266)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED266[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED267", REG_MMIO, 0x2d11, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED267[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED267)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED267[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED268", REG_MMIO, 0x2d12, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED268[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED268)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED268[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED269", REG_MMIO, 0x2d13, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED269[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED269)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED269[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED270", REG_MMIO, 0x2d14, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED270[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED270)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED270[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED271", REG_MMIO, 0x2d15, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED271[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED271)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED271[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED272", REG_MMIO, 0x2d16, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED272[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED272)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED272[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED273", REG_MMIO, 0x2d17, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED273[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED273)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED273[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED274", REG_MMIO, 0x2d18, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED274[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED274)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED274[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED275", REG_MMIO, 0x2d19, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED275[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED275)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED275[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED276", REG_MMIO, 0x2d1a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED276[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED276)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED276[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED277", REG_MMIO, 0x2d1b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED277[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED277)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED277[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED278", REG_MMIO, 0x2d1c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED278[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED278)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED278[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED279", REG_MMIO, 0x2d1d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED279[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED279)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED279[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED280", REG_MMIO, 0x2d1e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED280[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED280)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED280[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED281", REG_MMIO, 0x2d1f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED281[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED281)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED281[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED282", REG_MMIO, 0x2d20, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED282[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED282)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED282[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED283", REG_MMIO, 0x2d21, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED283[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED283)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED283[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED284", REG_MMIO, 0x2d22, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED284[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED284)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED284[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED285", REG_MMIO, 0x2d23, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED285[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED285)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED285[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED286", REG_MMIO, 0x2d24, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED286[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED286)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED286[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED287", REG_MMIO, 0x2d25, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED287[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED287)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED287[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED288", REG_MMIO, 0x2d26, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED288[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED288)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED288[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED289", REG_MMIO, 0x2d27, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED289[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED289)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED289[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED290", REG_MMIO, 0x2d28, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED290[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED290)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED290[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED291", REG_MMIO, 0x2d29, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED291[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED291)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED291[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED292", REG_MMIO, 0x2d2a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED292[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED292)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED292[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED293", REG_MMIO, 0x2d2b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED293[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED293)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED293[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED294", REG_MMIO, 0x2d2c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED294[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED294)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED294[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED295", REG_MMIO, 0x2d2d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED295[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED295)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED295[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED296", REG_MMIO, 0x2d2e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED296[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED296)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED296[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED297", REG_MMIO, 0x2d2f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED297[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED297)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED297[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED298", REG_MMIO, 0x2d30, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED298[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED298)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED298[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED299", REG_MMIO, 0x2d31, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED299[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED299)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED299[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED300", REG_MMIO, 0x2d32, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED300[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED300)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED300[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED301", REG_MMIO, 0x2d33, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED301[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED301)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED301[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED302", REG_MMIO, 0x2d34, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED302[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED302)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED302[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED303", REG_MMIO, 0x2d35, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED303[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED303)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED303[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED304", REG_MMIO, 0x2d36, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED304[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED304)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED304[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED305", REG_MMIO, 0x2d37, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED305[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED305)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED305[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED306", REG_MMIO, 0x2d38, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED306[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED306)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED306[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED307", REG_MMIO, 0x2d39, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED307[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED307)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED307[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED308", REG_MMIO, 0x2d3a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED308[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED308)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED308[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED309", REG_MMIO, 0x2d3b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED309[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED309)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED309[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED310", REG_MMIO, 0x2d3c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED310[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED310)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED310[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED311", REG_MMIO, 0x2d3d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED311[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED311)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED311[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED312", REG_MMIO, 0x2d3e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED312[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED312)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED312[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED313", REG_MMIO, 0x2d3f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED313[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED313)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED313[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED314", REG_MMIO, 0x2d40, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED314[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED314)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED314[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED315", REG_MMIO, 0x2d41, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED315[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED315)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED315[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED316", REG_MMIO, 0x2d42, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED316[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED316)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED316[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED317", REG_MMIO, 0x2d43, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED317[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED317)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED317[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED318", REG_MMIO, 0x2d44, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED318[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED318)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED318[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED319", REG_MMIO, 0x2d45, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED319[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED319)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED319[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED320", REG_MMIO, 0x2d46, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED320[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED320)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED320[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED321", REG_MMIO, 0x2d47, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED321[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED321)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED321[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED322", REG_MMIO, 0x2d48, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED322[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED322)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED322[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED323", REG_MMIO, 0x2d49, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED323[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED323)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED323[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED324", REG_MMIO, 0x2d4a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED324[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED324)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED324[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED325", REG_MMIO, 0x2d4b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED325[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED325)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED325[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED326", REG_MMIO, 0x2d4c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED326[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED326)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED326[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED327", REG_MMIO, 0x2d4d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED327[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED327)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED327[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED328", REG_MMIO, 0x2d4e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED328[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED328)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED328[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED329", REG_MMIO, 0x2d4f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED329[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED329)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED329[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED330", REG_MMIO, 0x2d50, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED330[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED330)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED330[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED331", REG_MMIO, 0x2d51, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED331[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED331)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED331[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED332", REG_MMIO, 0x2d52, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED332[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED332)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED332[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED333", REG_MMIO, 0x2d53, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED333[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED333)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED333[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED334", REG_MMIO, 0x2d54, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED334[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED334)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED334[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED335", REG_MMIO, 0x2d55, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED335[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED335)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED335[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED336", REG_MMIO, 0x2d56, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED336[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED336)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED336[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED337", REG_MMIO, 0x2d57, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED337[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED337)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED337[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED338", REG_MMIO, 0x2d58, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED338[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED338)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED338[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED339", REG_MMIO, 0x2d59, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED339[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED339)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED339[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED340", REG_MMIO, 0x2d5a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED340[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED340)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED340[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED341", REG_MMIO, 0x2d5b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED341[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED341)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED341[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED342", REG_MMIO, 0x2d5c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED342[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED342)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED342[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED343", REG_MMIO, 0x2d5d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED343[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED343)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED343[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED344", REG_MMIO, 0x2d5e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED344[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED344)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED344[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED345", REG_MMIO, 0x2d5f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED345[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED345)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED345[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED346", REG_MMIO, 0x2d60, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED346[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED346)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED346[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED347", REG_MMIO, 0x2d61, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED347[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED347)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED347[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED348", REG_MMIO, 0x2d62, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED348[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED348)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED348[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED349", REG_MMIO, 0x2d63, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED349[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED349)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED349[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED350", REG_MMIO, 0x2d64, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED350[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED350)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED350[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED351", REG_MMIO, 0x2d65, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED351[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED351)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED351[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED352", REG_MMIO, 0x2d66, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED352[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED352)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED352[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED353", REG_MMIO, 0x2d67, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED353[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED353)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED353[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED354", REG_MMIO, 0x2d68, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED354[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED354)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED354[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED355", REG_MMIO, 0x2d69, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED355[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED355)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED355[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED356", REG_MMIO, 0x2d6a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED356[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED356)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED356[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED357", REG_MMIO, 0x2d6b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED357[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED357)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED357[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED358", REG_MMIO, 0x2d6c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED358[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED358)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED358[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED359", REG_MMIO, 0x2d6d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED359[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED359)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED359[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED360", REG_MMIO, 0x2d6e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED360[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED360)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED360[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED361", REG_MMIO, 0x2d6f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED361[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED361)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED361[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED362", REG_MMIO, 0x2d70, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED362[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED362)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED362[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED363", REG_MMIO, 0x2d71, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED363[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED363)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED363[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED364", REG_MMIO, 0x2d72, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED364[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED364)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED364[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED365", REG_MMIO, 0x2d73, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED365[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED365)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED365[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED366", REG_MMIO, 0x2d74, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED366[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED366)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED366[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED367", REG_MMIO, 0x2d75, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED367[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED367)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED367[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED368", REG_MMIO, 0x2d76, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED368[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED368)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED368[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED369", REG_MMIO, 0x2d77, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED369[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED369)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED369[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED370", REG_MMIO, 0x2d78, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED370[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED370)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED370[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED371", REG_MMIO, 0x2d79, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED371[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED371)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED371[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED372", REG_MMIO, 0x2d7a, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED372[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED372)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED372[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED373", REG_MMIO, 0x2d7b, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED373[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED373)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED373[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED374", REG_MMIO, 0x2d7c, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED374[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED374)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED374[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED375", REG_MMIO, 0x2d7d, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED375[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED375)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED375[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED376", REG_MMIO, 0x2d7e, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED376[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED376)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED376[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED377", REG_MMIO, 0x2d7f, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED377[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED377)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED377[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED378", REG_MMIO, 0x2d80, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED378[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED378)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED378[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED379", REG_MMIO, 0x2d81, 2, &mmDCRX_PHY_MACRO_CNTL_RESERVED379[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED379)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED379[0]), 0, 0 },
	{ "mmI2S0_CNTL", REG_MMIO, 0x2d82, 2, &mmI2S0_CNTL[0], sizeof(mmI2S0_CNTL)/sizeof(mmI2S0_CNTL[0]), 0, 0 },
	{ "mmSPDIF0_CNTL", REG_MMIO, 0x2d83, 2, &mmSPDIF0_CNTL[0], sizeof(mmSPDIF0_CNTL)/sizeof(mmSPDIF0_CNTL[0]), 0, 0 },
	{ "mmI2S1_CNTL", REG_MMIO, 0x2d84, 2, &mmI2S1_CNTL[0], sizeof(mmI2S1_CNTL)/sizeof(mmI2S1_CNTL[0]), 0, 0 },
	{ "mmSPDIF1_CNTL", REG_MMIO, 0x2d85, 2, &mmSPDIF1_CNTL[0], sizeof(mmSPDIF1_CNTL)/sizeof(mmSPDIF1_CNTL[0]), 0, 0 },
	{ "mmI2S0_STATUS", REG_MMIO, 0x2d86, 2, &mmI2S0_STATUS[0], sizeof(mmI2S0_STATUS)/sizeof(mmI2S0_STATUS[0]), 0, 0 },
	{ "mmI2S1_STATUS", REG_MMIO, 0x2d87, 2, &mmI2S1_STATUS[0], sizeof(mmI2S1_STATUS)/sizeof(mmI2S1_STATUS[0]), 0, 0 },
	{ "mmI2S0_CRC_TEST_CNTL", REG_MMIO, 0x2d8a, 2, &mmI2S0_CRC_TEST_CNTL[0], sizeof(mmI2S0_CRC_TEST_CNTL)/sizeof(mmI2S0_CRC_TEST_CNTL[0]), 0, 0 },
	{ "mmI2S0_CRC_TEST_DATA_01", REG_MMIO, 0x2d8b, 2, &mmI2S0_CRC_TEST_DATA_01[0], sizeof(mmI2S0_CRC_TEST_DATA_01)/sizeof(mmI2S0_CRC_TEST_DATA_01[0]), 0, 0 },
	{ "mmI2S0_CRC_TEST_DATA_23", REG_MMIO, 0x2d8c, 2, &mmI2S0_CRC_TEST_DATA_23[0], sizeof(mmI2S0_CRC_TEST_DATA_23)/sizeof(mmI2S0_CRC_TEST_DATA_23[0]), 0, 0 },
	{ "mmI2S1_CRC_TEST_CNTL", REG_MMIO, 0x2d8d, 2, &mmI2S1_CRC_TEST_CNTL[0], sizeof(mmI2S1_CRC_TEST_CNTL)/sizeof(mmI2S1_CRC_TEST_CNTL[0]), 0, 0 },
	{ "mmI2S1_CRC_TEST_DATA_0", REG_MMIO, 0x2d8e, 2, &mmI2S1_CRC_TEST_DATA_0[0], sizeof(mmI2S1_CRC_TEST_DATA_0)/sizeof(mmI2S1_CRC_TEST_DATA_0[0]), 0, 0 },
	{ "mmSPDIF0_CRC_TEST_CNTL", REG_MMIO, 0x2d8f, 2, &mmSPDIF0_CRC_TEST_CNTL[0], sizeof(mmSPDIF0_CRC_TEST_CNTL)/sizeof(mmSPDIF0_CRC_TEST_CNTL[0]), 0, 0 },
	{ "mmSPDIF0_CRC_TEST_DATA_0", REG_MMIO, 0x2d90, 2, &mmSPDIF0_CRC_TEST_DATA_0[0], sizeof(mmSPDIF0_CRC_TEST_DATA_0)/sizeof(mmSPDIF0_CRC_TEST_DATA_0[0]), 0, 0 },
	{ "mmSPDIF1_CRC_TEST_CNTL", REG_MMIO, 0x2d91, 2, &mmSPDIF1_CRC_TEST_CNTL[0], sizeof(mmSPDIF1_CRC_TEST_CNTL)/sizeof(mmSPDIF1_CRC_TEST_CNTL[0]), 0, 0 },
	{ "mmSPDIF1_CRC_TEST_DATA", REG_MMIO, 0x2d92, 2, &mmSPDIF1_CRC_TEST_DATA[0], sizeof(mmSPDIF1_CRC_TEST_DATA)/sizeof(mmSPDIF1_CRC_TEST_DATA[0]), 0, 0 },
	{ "mmCRC_I2S_CONT_REPEAT_NUM", REG_MMIO, 0x2d93, 2, &mmCRC_I2S_CONT_REPEAT_NUM[0], sizeof(mmCRC_I2S_CONT_REPEAT_NUM)/sizeof(mmCRC_I2S_CONT_REPEAT_NUM[0]), 0, 0 },
	{ "mmCRC_SPDIF_CONT_REPEAT_NUM", REG_MMIO, 0x2d94, 2, &mmCRC_SPDIF_CONT_REPEAT_NUM[0], sizeof(mmCRC_SPDIF_CONT_REPEAT_NUM)/sizeof(mmCRC_SPDIF_CONT_REPEAT_NUM[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2d96, 2, &mmZCAL_MACRO_CNTL_RESERVED0[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED0)/sizeof(mmZCAL_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2d97, 2, &mmZCAL_MACRO_CNTL_RESERVED1[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED1)/sizeof(mmZCAL_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2d98, 2, &mmZCAL_MACRO_CNTL_RESERVED2[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED2)/sizeof(mmZCAL_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2d99, 2, &mmZCAL_MACRO_CNTL_RESERVED3[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED3)/sizeof(mmZCAL_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2d9a, 2, &mmZCAL_MACRO_CNTL_RESERVED4[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED4)/sizeof(mmZCAL_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_INDEX", REG_MMIO, 0x0458, 2, &mmAZF0STREAM0_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM0_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM0_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_DATA", REG_MMIO, 0x0459, 2, &mmAZF0STREAM0_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM0_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM0_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_INDEX", REG_MMIO, 0x045a, 2, &mmAZF0STREAM1_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM1_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM1_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_DATA", REG_MMIO, 0x045b, 2, &mmAZF0STREAM1_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM1_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM1_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_INDEX", REG_MMIO, 0x045c, 2, &mmAZF0STREAM2_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM2_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM2_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_DATA", REG_MMIO, 0x045d, 2, &mmAZF0STREAM2_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM2_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM2_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_INDEX", REG_MMIO, 0x045e, 2, &mmAZF0STREAM3_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM3_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM3_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_DATA", REG_MMIO, 0x045f, 2, &mmAZF0STREAM3_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM3_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM3_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_INDEX", REG_MMIO, 0x0460, 2, &mmAZF0STREAM4_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM4_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM4_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_DATA", REG_MMIO, 0x0461, 2, &mmAZF0STREAM4_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM4_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM4_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_INDEX", REG_MMIO, 0x0462, 2, &mmAZF0STREAM5_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM5_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM5_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_DATA", REG_MMIO, 0x0463, 2, &mmAZF0STREAM5_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM5_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM5_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM6_AZALIA_STREAM_INDEX", REG_MMIO, 0x0464, 2, &mmAZF0STREAM6_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM6_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM6_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM6_AZALIA_STREAM_DATA", REG_MMIO, 0x0465, 2, &mmAZF0STREAM6_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM6_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM6_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM7_AZALIA_STREAM_INDEX", REG_MMIO, 0x0466, 2, &mmAZF0STREAM7_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM7_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM7_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM7_AZALIA_STREAM_DATA", REG_MMIO, 0x0467, 2, &mmAZF0STREAM7_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM7_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM7_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x0480, 2, &mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x0481, 2, &mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x0486, 2, &mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x0487, 2, &mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x048c, 2, &mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x048d, 2, &mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x0492, 2, &mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x0493, 2, &mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x0498, 2, &mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x0499, 2, &mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x049e, 2, &mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x049f, 2, &mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x04a4, 2, &mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x04a5, 2, &mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x04aa, 2, &mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x04ab, 2, &mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM8_AZALIA_STREAM_INDEX", REG_MMIO, 0x0520, 2, &mmAZF0STREAM8_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM8_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM8_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM8_AZALIA_STREAM_DATA", REG_MMIO, 0x0521, 2, &mmAZF0STREAM8_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM8_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM8_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM9_AZALIA_STREAM_INDEX", REG_MMIO, 0x0522, 2, &mmAZF0STREAM9_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM9_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM9_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM9_AZALIA_STREAM_DATA", REG_MMIO, 0x0523, 2, &mmAZF0STREAM9_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM9_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM9_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM10_AZALIA_STREAM_INDEX", REG_MMIO, 0x0524, 2, &mmAZF0STREAM10_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM10_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM10_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM10_AZALIA_STREAM_DATA", REG_MMIO, 0x0525, 2, &mmAZF0STREAM10_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM10_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM10_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM11_AZALIA_STREAM_INDEX", REG_MMIO, 0x0526, 2, &mmAZF0STREAM11_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM11_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM11_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM11_AZALIA_STREAM_DATA", REG_MMIO, 0x0527, 2, &mmAZF0STREAM11_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM11_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM11_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM12_AZALIA_STREAM_INDEX", REG_MMIO, 0x0528, 2, &mmAZF0STREAM12_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM12_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM12_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM12_AZALIA_STREAM_DATA", REG_MMIO, 0x0529, 2, &mmAZF0STREAM12_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM12_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM12_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM13_AZALIA_STREAM_INDEX", REG_MMIO, 0x052a, 2, &mmAZF0STREAM13_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM13_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM13_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM13_AZALIA_STREAM_DATA", REG_MMIO, 0x052b, 2, &mmAZF0STREAM13_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM13_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM13_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM14_AZALIA_STREAM_INDEX", REG_MMIO, 0x052c, 2, &mmAZF0STREAM14_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM14_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM14_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM14_AZALIA_STREAM_DATA", REG_MMIO, 0x052d, 2, &mmAZF0STREAM14_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM14_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM14_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM15_AZALIA_STREAM_INDEX", REG_MMIO, 0x052e, 2, &mmAZF0STREAM15_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM15_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM15_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM15_AZALIA_STREAM_DATA", REG_MMIO, 0x052f, 2, &mmAZF0STREAM15_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM15_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM15_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0534, 2, &mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0535, 2, &mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0538, 2, &mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0539, 2, &mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x053c, 2, &mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x053d, 2, &mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0540, 2, &mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0541, 2, &mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0544, 2, &mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0545, 2, &mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0548, 2, &mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0549, 2, &mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x054c, 2, &mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x054d, 2, &mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0550, 2, &mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0551, 2, &mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmDCP0_GRPH_ENABLE", REG_MMIO, 0x055a, 2, &mmDCP0_GRPH_ENABLE[0], sizeof(mmDCP0_GRPH_ENABLE)/sizeof(mmDCP0_GRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP0_GRPH_CONTROL", REG_MMIO, 0x055b, 2, &mmDCP0_GRPH_CONTROL[0], sizeof(mmDCP0_GRPH_CONTROL)/sizeof(mmDCP0_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x055c, 2, &mmDCP0_GRPH_LUT_10BIT_BYPASS[0], sizeof(mmDCP0_GRPH_LUT_10BIT_BYPASS)/sizeof(mmDCP0_GRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP0_GRPH_SWAP_CNTL", REG_MMIO, 0x055d, 2, &mmDCP0_GRPH_SWAP_CNTL[0], sizeof(mmDCP0_GRPH_SWAP_CNTL)/sizeof(mmDCP0_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x055e, 2, &mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x055f, 2, &mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_PITCH", REG_MMIO, 0x0560, 2, &mmDCP0_GRPH_PITCH[0], sizeof(mmDCP0_GRPH_PITCH)/sizeof(mmDCP0_GRPH_PITCH[0]), 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0561, 2, &mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0562, 2, &mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x0563, 2, &mmDCP0_GRPH_SURFACE_OFFSET_X[0], sizeof(mmDCP0_GRPH_SURFACE_OFFSET_X)/sizeof(mmDCP0_GRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x0564, 2, &mmDCP0_GRPH_SURFACE_OFFSET_Y[0], sizeof(mmDCP0_GRPH_SURFACE_OFFSET_Y)/sizeof(mmDCP0_GRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP0_GRPH_X_START", REG_MMIO, 0x0565, 2, &mmDCP0_GRPH_X_START[0], sizeof(mmDCP0_GRPH_X_START)/sizeof(mmDCP0_GRPH_X_START[0]), 0, 0 },
	{ "mmDCP0_GRPH_Y_START", REG_MMIO, 0x0566, 2, &mmDCP0_GRPH_Y_START[0], sizeof(mmDCP0_GRPH_Y_START)/sizeof(mmDCP0_GRPH_Y_START[0]), 0, 0 },
	{ "mmDCP0_GRPH_X_END", REG_MMIO, 0x0567, 2, &mmDCP0_GRPH_X_END[0], sizeof(mmDCP0_GRPH_X_END)/sizeof(mmDCP0_GRPH_X_END[0]), 0, 0 },
	{ "mmDCP0_GRPH_Y_END", REG_MMIO, 0x0568, 2, &mmDCP0_GRPH_Y_END[0], sizeof(mmDCP0_GRPH_Y_END)/sizeof(mmDCP0_GRPH_Y_END[0]), 0, 0 },
	{ "mmDCP0_INPUT_GAMMA_CONTROL", REG_MMIO, 0x0569, 2, &mmDCP0_INPUT_GAMMA_CONTROL[0], sizeof(mmDCP0_INPUT_GAMMA_CONTROL)/sizeof(mmDCP0_INPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_UPDATE", REG_MMIO, 0x056a, 2, &mmDCP0_GRPH_UPDATE[0], sizeof(mmDCP0_GRPH_UPDATE)/sizeof(mmDCP0_GRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP0_GRPH_FLIP_CONTROL", REG_MMIO, 0x056b, 2, &mmDCP0_GRPH_FLIP_CONTROL[0], sizeof(mmDCP0_GRPH_FLIP_CONTROL)/sizeof(mmDCP0_GRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x056c, 2, &mmDCP0_GRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmDCP0_GRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmDCP0_GRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP0_GRPH_DFQ_CONTROL", REG_MMIO, 0x056d, 2, &mmDCP0_GRPH_DFQ_CONTROL[0], sizeof(mmDCP0_GRPH_DFQ_CONTROL)/sizeof(mmDCP0_GRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_DFQ_STATUS", REG_MMIO, 0x056e, 2, &mmDCP0_GRPH_DFQ_STATUS[0], sizeof(mmDCP0_GRPH_DFQ_STATUS)/sizeof(mmDCP0_GRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x056f, 2, &mmDCP0_GRPH_INTERRUPT_STATUS[0], sizeof(mmDCP0_GRPH_INTERRUPT_STATUS)/sizeof(mmDCP0_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x0570, 2, &mmDCP0_GRPH_INTERRUPT_CONTROL[0], sizeof(mmDCP0_GRPH_INTERRUPT_CONTROL)/sizeof(mmDCP0_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x0571, 2, &mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x0572, 2, &mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_PITCH", REG_MMIO, 0x0573, 2, &mmDCP0_GRPH_COMPRESS_PITCH[0], sizeof(mmDCP0_GRPH_COMPRESS_PITCH)/sizeof(mmDCP0_GRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0574, 2, &mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x0575, 2, &mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x0576, 2, &mmDCP0_PRESCALE_GRPH_CONTROL[0], sizeof(mmDCP0_PRESCALE_GRPH_CONTROL)/sizeof(mmDCP0_PRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x0577, 2, &mmDCP0_PRESCALE_VALUES_GRPH_R[0], sizeof(mmDCP0_PRESCALE_VALUES_GRPH_R)/sizeof(mmDCP0_PRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x0578, 2, &mmDCP0_PRESCALE_VALUES_GRPH_G[0], sizeof(mmDCP0_PRESCALE_VALUES_GRPH_G)/sizeof(mmDCP0_PRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x0579, 2, &mmDCP0_PRESCALE_VALUES_GRPH_B[0], sizeof(mmDCP0_PRESCALE_VALUES_GRPH_B)/sizeof(mmDCP0_PRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_CONTROL", REG_MMIO, 0x057a, 2, &mmDCP0_INPUT_CSC_CONTROL[0], sizeof(mmDCP0_INPUT_CSC_CONTROL)/sizeof(mmDCP0_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C11_C12", REG_MMIO, 0x057b, 2, &mmDCP0_INPUT_CSC_C11_C12[0], sizeof(mmDCP0_INPUT_CSC_C11_C12)/sizeof(mmDCP0_INPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C13_C14", REG_MMIO, 0x057c, 2, &mmDCP0_INPUT_CSC_C13_C14[0], sizeof(mmDCP0_INPUT_CSC_C13_C14)/sizeof(mmDCP0_INPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C21_C22", REG_MMIO, 0x057d, 2, &mmDCP0_INPUT_CSC_C21_C22[0], sizeof(mmDCP0_INPUT_CSC_C21_C22)/sizeof(mmDCP0_INPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C23_C24", REG_MMIO, 0x057e, 2, &mmDCP0_INPUT_CSC_C23_C24[0], sizeof(mmDCP0_INPUT_CSC_C23_C24)/sizeof(mmDCP0_INPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C31_C32", REG_MMIO, 0x057f, 2, &mmDCP0_INPUT_CSC_C31_C32[0], sizeof(mmDCP0_INPUT_CSC_C31_C32)/sizeof(mmDCP0_INPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C33_C34", REG_MMIO, 0x0580, 2, &mmDCP0_INPUT_CSC_C33_C34[0], sizeof(mmDCP0_INPUT_CSC_C33_C34)/sizeof(mmDCP0_INPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_CONTROL", REG_MMIO, 0x0581, 2, &mmDCP0_OUTPUT_CSC_CONTROL[0], sizeof(mmDCP0_OUTPUT_CSC_CONTROL)/sizeof(mmDCP0_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C11_C12", REG_MMIO, 0x0582, 2, &mmDCP0_OUTPUT_CSC_C11_C12[0], sizeof(mmDCP0_OUTPUT_CSC_C11_C12)/sizeof(mmDCP0_OUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C13_C14", REG_MMIO, 0x0583, 2, &mmDCP0_OUTPUT_CSC_C13_C14[0], sizeof(mmDCP0_OUTPUT_CSC_C13_C14)/sizeof(mmDCP0_OUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C21_C22", REG_MMIO, 0x0584, 2, &mmDCP0_OUTPUT_CSC_C21_C22[0], sizeof(mmDCP0_OUTPUT_CSC_C21_C22)/sizeof(mmDCP0_OUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C23_C24", REG_MMIO, 0x0585, 2, &mmDCP0_OUTPUT_CSC_C23_C24[0], sizeof(mmDCP0_OUTPUT_CSC_C23_C24)/sizeof(mmDCP0_OUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C31_C32", REG_MMIO, 0x0586, 2, &mmDCP0_OUTPUT_CSC_C31_C32[0], sizeof(mmDCP0_OUTPUT_CSC_C31_C32)/sizeof(mmDCP0_OUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C33_C34", REG_MMIO, 0x0587, 2, &mmDCP0_OUTPUT_CSC_C33_C34[0], sizeof(mmDCP0_OUTPUT_CSC_C33_C34)/sizeof(mmDCP0_OUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x0588, 2, &mmDCP0_COMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmDCP0_COMM_MATRIXA_TRANS_C11_C12)/sizeof(mmDCP0_COMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x0589, 2, &mmDCP0_COMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmDCP0_COMM_MATRIXA_TRANS_C13_C14)/sizeof(mmDCP0_COMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x058a, 2, &mmDCP0_COMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmDCP0_COMM_MATRIXA_TRANS_C21_C22)/sizeof(mmDCP0_COMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x058b, 2, &mmDCP0_COMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmDCP0_COMM_MATRIXA_TRANS_C23_C24)/sizeof(mmDCP0_COMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x058c, 2, &mmDCP0_COMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmDCP0_COMM_MATRIXA_TRANS_C31_C32)/sizeof(mmDCP0_COMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x058d, 2, &mmDCP0_COMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmDCP0_COMM_MATRIXA_TRANS_C33_C34)/sizeof(mmDCP0_COMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x058e, 2, &mmDCP0_COMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmDCP0_COMM_MATRIXB_TRANS_C11_C12)/sizeof(mmDCP0_COMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x058f, 2, &mmDCP0_COMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmDCP0_COMM_MATRIXB_TRANS_C13_C14)/sizeof(mmDCP0_COMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x0590, 2, &mmDCP0_COMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmDCP0_COMM_MATRIXB_TRANS_C21_C22)/sizeof(mmDCP0_COMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x0591, 2, &mmDCP0_COMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmDCP0_COMM_MATRIXB_TRANS_C23_C24)/sizeof(mmDCP0_COMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x0592, 2, &mmDCP0_COMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmDCP0_COMM_MATRIXB_TRANS_C31_C32)/sizeof(mmDCP0_COMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x0593, 2, &mmDCP0_COMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmDCP0_COMM_MATRIXB_TRANS_C33_C34)/sizeof(mmDCP0_COMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP0_DENORM_CONTROL", REG_MMIO, 0x0594, 2, &mmDCP0_DENORM_CONTROL[0], sizeof(mmDCP0_DENORM_CONTROL)/sizeof(mmDCP0_DENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUT_ROUND_CONTROL", REG_MMIO, 0x0595, 2, &mmDCP0_OUT_ROUND_CONTROL[0], sizeof(mmDCP0_OUT_ROUND_CONTROL)/sizeof(mmDCP0_OUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x0596, 2, &mmDCP0_OUT_CLAMP_CONTROL_R_CR[0], sizeof(mmDCP0_OUT_CLAMP_CONTROL_R_CR)/sizeof(mmDCP0_OUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x0597, 2, &mmDCP0_OUT_CLAMP_CONTROL_G_Y[0], sizeof(mmDCP0_OUT_CLAMP_CONTROL_G_Y)/sizeof(mmDCP0_OUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x0598, 2, &mmDCP0_OUT_CLAMP_CONTROL_B_CB[0], sizeof(mmDCP0_OUT_CLAMP_CONTROL_B_CB)/sizeof(mmDCP0_OUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP0_KEY_CONTROL", REG_MMIO, 0x0599, 2, &mmDCP0_KEY_CONTROL[0], sizeof(mmDCP0_KEY_CONTROL)/sizeof(mmDCP0_KEY_CONTROL[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_ALPHA", REG_MMIO, 0x059a, 2, &mmDCP0_KEY_RANGE_ALPHA[0], sizeof(mmDCP0_KEY_RANGE_ALPHA)/sizeof(mmDCP0_KEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_RED", REG_MMIO, 0x059b, 2, &mmDCP0_KEY_RANGE_RED[0], sizeof(mmDCP0_KEY_RANGE_RED)/sizeof(mmDCP0_KEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_GREEN", REG_MMIO, 0x059c, 2, &mmDCP0_KEY_RANGE_GREEN[0], sizeof(mmDCP0_KEY_RANGE_GREEN)/sizeof(mmDCP0_KEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_BLUE", REG_MMIO, 0x059d, 2, &mmDCP0_KEY_RANGE_BLUE[0], sizeof(mmDCP0_KEY_RANGE_BLUE)/sizeof(mmDCP0_KEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP0_DEGAMMA_CONTROL", REG_MMIO, 0x059e, 2, &mmDCP0_DEGAMMA_CONTROL[0], sizeof(mmDCP0_DEGAMMA_CONTROL)/sizeof(mmDCP0_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_CONTROL", REG_MMIO, 0x059f, 2, &mmDCP0_GAMUT_REMAP_CONTROL[0], sizeof(mmDCP0_GAMUT_REMAP_CONTROL)/sizeof(mmDCP0_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C11_C12", REG_MMIO, 0x05a0, 2, &mmDCP0_GAMUT_REMAP_C11_C12[0], sizeof(mmDCP0_GAMUT_REMAP_C11_C12)/sizeof(mmDCP0_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C13_C14", REG_MMIO, 0x05a1, 2, &mmDCP0_GAMUT_REMAP_C13_C14[0], sizeof(mmDCP0_GAMUT_REMAP_C13_C14)/sizeof(mmDCP0_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C21_C22", REG_MMIO, 0x05a2, 2, &mmDCP0_GAMUT_REMAP_C21_C22[0], sizeof(mmDCP0_GAMUT_REMAP_C21_C22)/sizeof(mmDCP0_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C23_C24", REG_MMIO, 0x05a3, 2, &mmDCP0_GAMUT_REMAP_C23_C24[0], sizeof(mmDCP0_GAMUT_REMAP_C23_C24)/sizeof(mmDCP0_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C31_C32", REG_MMIO, 0x05a4, 2, &mmDCP0_GAMUT_REMAP_C31_C32[0], sizeof(mmDCP0_GAMUT_REMAP_C31_C32)/sizeof(mmDCP0_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C33_C34", REG_MMIO, 0x05a5, 2, &mmDCP0_GAMUT_REMAP_C33_C34[0], sizeof(mmDCP0_GAMUT_REMAP_C33_C34)/sizeof(mmDCP0_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP0_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x05a6, 2, &mmDCP0_DCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP0_DCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP0_DCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP0_DCP_RANDOM_SEEDS", REG_MMIO, 0x05a7, 2, &mmDCP0_DCP_RANDOM_SEEDS[0], sizeof(mmDCP0_DCP_RANDOM_SEEDS)/sizeof(mmDCP0_DCP_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmDCP0_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x05a8, 2, &mmDCP0_DCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP0_DCP_FP_CONVERTED_FIELD)/sizeof(mmDCP0_DCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP0_CUR_CONTROL", REG_MMIO, 0x05a9, 2, &mmDCP0_CUR_CONTROL[0], sizeof(mmDCP0_CUR_CONTROL)/sizeof(mmDCP0_CUR_CONTROL[0]), 0, 0 },
	{ "mmDCP0_CUR_SURFACE_ADDRESS", REG_MMIO, 0x05aa, 2, &mmDCP0_CUR_SURFACE_ADDRESS[0], sizeof(mmDCP0_CUR_SURFACE_ADDRESS)/sizeof(mmDCP0_CUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_CUR_SIZE", REG_MMIO, 0x05ab, 2, &mmDCP0_CUR_SIZE[0], sizeof(mmDCP0_CUR_SIZE)/sizeof(mmDCP0_CUR_SIZE[0]), 0, 0 },
	{ "mmDCP0_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x05ac, 2, &mmDCP0_CUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP0_CUR_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP0_CUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_CUR_POSITION", REG_MMIO, 0x05ad, 2, &mmDCP0_CUR_POSITION[0], sizeof(mmDCP0_CUR_POSITION)/sizeof(mmDCP0_CUR_POSITION[0]), 0, 0 },
	{ "mmDCP0_CUR_HOT_SPOT", REG_MMIO, 0x05ae, 2, &mmDCP0_CUR_HOT_SPOT[0], sizeof(mmDCP0_CUR_HOT_SPOT)/sizeof(mmDCP0_CUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP0_CUR_COLOR1", REG_MMIO, 0x05af, 2, &mmDCP0_CUR_COLOR1[0], sizeof(mmDCP0_CUR_COLOR1)/sizeof(mmDCP0_CUR_COLOR1[0]), 0, 0 },
	{ "mmDCP0_CUR_COLOR2", REG_MMIO, 0x05b0, 2, &mmDCP0_CUR_COLOR2[0], sizeof(mmDCP0_CUR_COLOR2)/sizeof(mmDCP0_CUR_COLOR2[0]), 0, 0 },
	{ "mmDCP0_CUR_UPDATE", REG_MMIO, 0x05b1, 2, &mmDCP0_CUR_UPDATE[0], sizeof(mmDCP0_CUR_UPDATE)/sizeof(mmDCP0_CUR_UPDATE[0]), 0, 0 },
	{ "mmDCP0_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x05bb, 2, &mmDCP0_CUR_REQUEST_FILTER_CNTL[0], sizeof(mmDCP0_CUR_REQUEST_FILTER_CNTL)/sizeof(mmDCP0_CUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP0_CUR_STEREO_CONTROL", REG_MMIO, 0x05bc, 2, &mmDCP0_CUR_STEREO_CONTROL[0], sizeof(mmDCP0_CUR_STEREO_CONTROL)/sizeof(mmDCP0_CUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_RW_MODE", REG_MMIO, 0x05be, 2, &mmDCP0_DC_LUT_RW_MODE[0], sizeof(mmDCP0_DC_LUT_RW_MODE)/sizeof(mmDCP0_DC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_RW_INDEX", REG_MMIO, 0x05bf, 2, &mmDCP0_DC_LUT_RW_INDEX[0], sizeof(mmDCP0_DC_LUT_RW_INDEX)/sizeof(mmDCP0_DC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_SEQ_COLOR", REG_MMIO, 0x05c0, 2, &mmDCP0_DC_LUT_SEQ_COLOR[0], sizeof(mmDCP0_DC_LUT_SEQ_COLOR)/sizeof(mmDCP0_DC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_PWL_DATA", REG_MMIO, 0x05c1, 2, &mmDCP0_DC_LUT_PWL_DATA[0], sizeof(mmDCP0_DC_LUT_PWL_DATA)/sizeof(mmDCP0_DC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_30_COLOR", REG_MMIO, 0x05c2, 2, &mmDCP0_DC_LUT_30_COLOR[0], sizeof(mmDCP0_DC_LUT_30_COLOR)/sizeof(mmDCP0_DC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x05c3, 2, &mmDCP0_DC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDCP0_DC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDCP0_DC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x05c4, 2, &mmDCP0_DC_LUT_WRITE_EN_MASK[0], sizeof(mmDCP0_DC_LUT_WRITE_EN_MASK)/sizeof(mmDCP0_DC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_AUTOFILL", REG_MMIO, 0x05c5, 2, &mmDCP0_DC_LUT_AUTOFILL[0], sizeof(mmDCP0_DC_LUT_AUTOFILL)/sizeof(mmDCP0_DC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_CONTROL", REG_MMIO, 0x05c6, 2, &mmDCP0_DC_LUT_CONTROL[0], sizeof(mmDCP0_DC_LUT_CONTROL)/sizeof(mmDCP0_DC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x05c7, 2, &mmDCP0_DC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDCP0_DC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDCP0_DC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x05c8, 2, &mmDCP0_DC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDCP0_DC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDCP0_DC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x05c9, 2, &mmDCP0_DC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDCP0_DC_LUT_BLACK_OFFSET_RED)/sizeof(mmDCP0_DC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x05ca, 2, &mmDCP0_DC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDCP0_DC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDCP0_DC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x05cb, 2, &mmDCP0_DC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDCP0_DC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDCP0_DC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x05cc, 2, &mmDCP0_DC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDCP0_DC_LUT_WHITE_OFFSET_RED)/sizeof(mmDCP0_DC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_CONTROL", REG_MMIO, 0x05cd, 2, &mmDCP0_DCP_CRC_CONTROL[0], sizeof(mmDCP0_DCP_CRC_CONTROL)/sizeof(mmDCP0_DCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_MASK", REG_MMIO, 0x05ce, 2, &mmDCP0_DCP_CRC_MASK[0], sizeof(mmDCP0_DCP_CRC_MASK)/sizeof(mmDCP0_DCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_CURRENT", REG_MMIO, 0x05cf, 2, &mmDCP0_DCP_CRC_CURRENT[0], sizeof(mmDCP0_DCP_CRC_CURRENT)/sizeof(mmDCP0_DCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP0_DVMM_PTE_CONTROL", REG_MMIO, 0x05d0, 2, &mmDCP0_DVMM_PTE_CONTROL[0], sizeof(mmDCP0_DVMM_PTE_CONTROL)/sizeof(mmDCP0_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_LAST", REG_MMIO, 0x05d1, 2, &mmDCP0_DCP_CRC_LAST[0], sizeof(mmDCP0_DCP_CRC_LAST)/sizeof(mmDCP0_DCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP0_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x05d2, 2, &mmDCP0_DVMM_PTE_ARB_CONTROL[0], sizeof(mmDCP0_DVMM_PTE_ARB_CONTROL)/sizeof(mmDCP0_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x05d4, 2, &mmDCP0_GRPH_FLIP_RATE_CNTL[0], sizeof(mmDCP0_GRPH_FLIP_RATE_CNTL)/sizeof(mmDCP0_GRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP0_DCP_GSL_CONTROL", REG_MMIO, 0x05d5, 2, &mmDCP0_DCP_GSL_CONTROL[0], sizeof(mmDCP0_DCP_GSL_CONTROL)/sizeof(mmDCP0_DCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x05d6, 2, &mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP0_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x05dc, 2, &mmDCP0_GRPH_STEREOSYNC_FLIP[0], sizeof(mmDCP0_GRPH_STEREOSYNC_FLIP)/sizeof(mmDCP0_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP0_HW_ROTATION", REG_MMIO, 0x05de, 2, &mmDCP0_HW_ROTATION[0], sizeof(mmDCP0_HW_ROTATION)/sizeof(mmDCP0_HW_ROTATION[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x05df, 2, &mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CONTROL", REG_MMIO, 0x05e0, 2, &mmDCP0_REGAMMA_CONTROL[0], sizeof(mmDCP0_REGAMMA_CONTROL)/sizeof(mmDCP0_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_INDEX", REG_MMIO, 0x05e1, 2, &mmDCP0_REGAMMA_LUT_INDEX[0], sizeof(mmDCP0_REGAMMA_LUT_INDEX)/sizeof(mmDCP0_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_DATA", REG_MMIO, 0x05e2, 2, &mmDCP0_REGAMMA_LUT_DATA[0], sizeof(mmDCP0_REGAMMA_LUT_DATA)/sizeof(mmDCP0_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x05e3, 2, &mmDCP0_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmDCP0_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmDCP0_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x05e4, 2, &mmDCP0_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmDCP0_REGAMMA_CNTLA_START_CNTL)/sizeof(mmDCP0_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x05e5, 2, &mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x05e6, 2, &mmDCP0_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmDCP0_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmDCP0_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x05e7, 2, &mmDCP0_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmDCP0_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmDCP0_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x05e8, 2, &mmDCP0_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x05e9, 2, &mmDCP0_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x05ea, 2, &mmDCP0_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x05eb, 2, &mmDCP0_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x05ec, 2, &mmDCP0_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x05ed, 2, &mmDCP0_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x05ee, 2, &mmDCP0_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x05ef, 2, &mmDCP0_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmDCP0_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmDCP0_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x05f0, 2, &mmDCP0_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmDCP0_REGAMMA_CNTLB_START_CNTL)/sizeof(mmDCP0_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x05f1, 2, &mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x05f2, 2, &mmDCP0_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmDCP0_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmDCP0_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x05f3, 2, &mmDCP0_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmDCP0_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmDCP0_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x05f4, 2, &mmDCP0_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x05f5, 2, &mmDCP0_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x05f6, 2, &mmDCP0_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x05f7, 2, &mmDCP0_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x05f8, 2, &mmDCP0_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x05f9, 2, &mmDCP0_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x05fa, 2, &mmDCP0_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x05fb, 2, &mmDCP0_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmDCP0_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmDCP0_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP0_ALPHA_CONTROL", REG_MMIO, 0x05fc, 2, &mmDCP0_ALPHA_CONTROL[0], sizeof(mmDCP0_ALPHA_CONTROL)/sizeof(mmDCP0_ALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x05fd, 2, &mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x05fe, 2, &mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x05ff, 2, &mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_FLIP_TIMEOUT", REG_MMIO, 0x0600, 2, &mmDCP0_GRPH_XDMA_FLIP_TIMEOUT[0], sizeof(mmDCP0_GRPH_XDMA_FLIP_TIMEOUT)/sizeof(mmDCP0_GRPH_XDMA_FLIP_TIMEOUT[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY", REG_MMIO, 0x0601, 2, &mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY[0], sizeof(mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY)/sizeof(mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x0602, 2, &mmDCP0_GRPH_SURFACE_COUNTER_CONTROL[0], sizeof(mmDCP0_GRPH_SURFACE_COUNTER_CONTROL)/sizeof(mmDCP0_GRPH_SURFACE_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x0603, 2, &mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT[0], sizeof(mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT)/sizeof(mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT[0]), 0, 0 },
	{ "mmLB0_LB_DATA_FORMAT", REG_MMIO, 0x061a, 2, &mmLB0_LB_DATA_FORMAT[0], sizeof(mmLB0_LB_DATA_FORMAT)/sizeof(mmLB0_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB0_LB_MEMORY_CTRL", REG_MMIO, 0x061b, 2, &mmLB0_LB_MEMORY_CTRL[0], sizeof(mmLB0_LB_MEMORY_CTRL)/sizeof(mmLB0_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x061c, 2, &mmLB0_LB_MEMORY_SIZE_STATUS[0], sizeof(mmLB0_LB_MEMORY_SIZE_STATUS)/sizeof(mmLB0_LB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_DESKTOP_HEIGHT", REG_MMIO, 0x061d, 2, &mmLB0_LB_DESKTOP_HEIGHT[0], sizeof(mmLB0_LB_DESKTOP_HEIGHT)/sizeof(mmLB0_LB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB0_LB_VLINE_START_END", REG_MMIO, 0x061e, 2, &mmLB0_LB_VLINE_START_END[0], sizeof(mmLB0_LB_VLINE_START_END)/sizeof(mmLB0_LB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB0_LB_VLINE2_START_END", REG_MMIO, 0x061f, 2, &mmLB0_LB_VLINE2_START_END[0], sizeof(mmLB0_LB_VLINE2_START_END)/sizeof(mmLB0_LB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB0_LB_V_COUNTER", REG_MMIO, 0x0620, 2, &mmLB0_LB_V_COUNTER[0], sizeof(mmLB0_LB_V_COUNTER)/sizeof(mmLB0_LB_V_COUNTER[0]), 0, 0 },
	{ "mmLB0_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x0621, 2, &mmLB0_LB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB0_LB_SNAPSHOT_V_COUNTER)/sizeof(mmLB0_LB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB0_LB_INTERRUPT_MASK", REG_MMIO, 0x0622, 2, &mmLB0_LB_INTERRUPT_MASK[0], sizeof(mmLB0_LB_INTERRUPT_MASK)/sizeof(mmLB0_LB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB0_LB_VLINE_STATUS", REG_MMIO, 0x0623, 2, &mmLB0_LB_VLINE_STATUS[0], sizeof(mmLB0_LB_VLINE_STATUS)/sizeof(mmLB0_LB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_VLINE2_STATUS", REG_MMIO, 0x0624, 2, &mmLB0_LB_VLINE2_STATUS[0], sizeof(mmLB0_LB_VLINE2_STATUS)/sizeof(mmLB0_LB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_VBLANK_STATUS", REG_MMIO, 0x0625, 2, &mmLB0_LB_VBLANK_STATUS[0], sizeof(mmLB0_LB_VBLANK_STATUS)/sizeof(mmLB0_LB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_SYNC_RESET_SEL", REG_MMIO, 0x0626, 2, &mmLB0_LB_SYNC_RESET_SEL[0], sizeof(mmLB0_LB_SYNC_RESET_SEL)/sizeof(mmLB0_LB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x0627, 2, &mmLB0_LB_BLACK_KEYER_R_CR[0], sizeof(mmLB0_LB_BLACK_KEYER_R_CR)/sizeof(mmLB0_LB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x0628, 2, &mmLB0_LB_BLACK_KEYER_G_Y[0], sizeof(mmLB0_LB_BLACK_KEYER_G_Y)/sizeof(mmLB0_LB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x0629, 2, &mmLB0_LB_BLACK_KEYER_B_CB[0], sizeof(mmLB0_LB_BLACK_KEYER_B_CB)/sizeof(mmLB0_LB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x062a, 2, &mmLB0_LB_KEYER_COLOR_CTRL[0], sizeof(mmLB0_LB_KEYER_COLOR_CTRL)/sizeof(mmLB0_LB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x062b, 2, &mmLB0_LB_KEYER_COLOR_R_CR[0], sizeof(mmLB0_LB_KEYER_COLOR_R_CR)/sizeof(mmLB0_LB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x062c, 2, &mmLB0_LB_KEYER_COLOR_G_Y[0], sizeof(mmLB0_LB_KEYER_COLOR_G_Y)/sizeof(mmLB0_LB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x062d, 2, &mmLB0_LB_KEYER_COLOR_B_CB[0], sizeof(mmLB0_LB_KEYER_COLOR_B_CB)/sizeof(mmLB0_LB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x062e, 2, &mmLB0_LB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB0_LB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB0_LB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x062f, 2, &mmLB0_LB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB0_LB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB0_LB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x0630, 2, &mmLB0_LB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB0_LB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB0_LB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x0631, 2, &mmLB0_LB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB0_LB_BUFFER_LEVEL_STATUS)/sizeof(mmLB0_LB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x0632, 2, &mmLB0_LB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB0_LB_BUFFER_URGENCY_CTRL)/sizeof(mmLB0_LB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x0633, 2, &mmLB0_LB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB0_LB_BUFFER_URGENCY_STATUS)/sizeof(mmLB0_LB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_STATUS", REG_MMIO, 0x0634, 2, &mmLB0_LB_BUFFER_STATUS[0], sizeof(mmLB0_LB_BUFFER_STATUS)/sizeof(mmLB0_LB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x0635, 2, &mmLB0_LB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB0_LB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB0_LB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_MODE", REG_MMIO, 0x0636, 2, &mmLB0_MVP_AFR_FLIP_MODE[0], sizeof(mmLB0_MVP_AFR_FLIP_MODE)/sizeof(mmLB0_MVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x0637, 2, &mmLB0_MVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmLB0_MVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmLB0_MVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB0_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x0638, 2, &mmLB0_MVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmLB0_MVP_FLIP_LINE_NUM_INSERT)/sizeof(mmLB0_MVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB0_DC_MVP_LB_CONTROL", REG_MMIO, 0x0639, 2, &mmLB0_DC_MVP_LB_CONTROL[0], sizeof(mmLB0_DC_MVP_LB_CONTROL)/sizeof(mmLB0_DC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmDCFE0_DCFE_CLOCK_CONTROL", REG_MMIO, 0x065a, 2, &mmDCFE0_DCFE_CLOCK_CONTROL[0], sizeof(mmDCFE0_DCFE_CLOCK_CONTROL)/sizeof(mmDCFE0_DCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFE0_DCFE_SOFT_RESET", REG_MMIO, 0x065b, 2, &mmDCFE0_DCFE_SOFT_RESET[0], sizeof(mmDCFE0_DCFE_SOFT_RESET)/sizeof(mmDCFE0_DCFE_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x065d, 2, &mmDCFE0_DCFE_MEM_PWR_CTRL[0], sizeof(mmDCFE0_DCFE_MEM_PWR_CTRL)/sizeof(mmDCFE0_DCFE_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x065e, 2, &mmDCFE0_DCFE_MEM_PWR_CTRL2[0], sizeof(mmDCFE0_DCFE_MEM_PWR_CTRL2)/sizeof(mmDCFE0_DCFE_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x065f, 2, &mmDCFE0_DCFE_MEM_PWR_STATUS[0], sizeof(mmDCFE0_DCFE_MEM_PWR_STATUS)/sizeof(mmDCFE0_DCFE_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MISC", REG_MMIO, 0x0660, 2, &mmDCFE0_DCFE_MISC[0], sizeof(mmDCFE0_DCFE_MISC)/sizeof(mmDCFE0_DCFE_MISC[0]), 0, 0 },
	{ "mmDCFE0_DCFE_FLUSH", REG_MMIO, 0x0661, 2, &mmDCFE0_DCFE_FLUSH[0], sizeof(mmDCFE0_DCFE_FLUSH)/sizeof(mmDCFE0_DCFE_FLUSH[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_CNTL", REG_MMIO, 0x066e, 2, &mmDC_PERFMON3_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_CNTL2", REG_MMIO, 0x066f, 2, &mmDC_PERFMON3_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_STATE", REG_MMIO, 0x0670, 2, &mmDC_PERFMON3_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON3_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON3_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CNTL", REG_MMIO, 0x0671, 2, &mmDC_PERFMON3_PERFMON_CNTL[0], sizeof(mmDC_PERFMON3_PERFMON_CNTL)/sizeof(mmDC_PERFMON3_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CNTL2", REG_MMIO, 0x0672, 2, &mmDC_PERFMON3_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON3_PERFMON_CNTL2)/sizeof(mmDC_PERFMON3_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0673, 2, &mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_LOW", REG_MMIO, 0x0674, 2, &mmDC_PERFMON3_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON3_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON3_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_HI", REG_MMIO, 0x0675, 2, &mmDC_PERFMON3_PERFMON_HI[0], sizeof(mmDC_PERFMON3_PERFMON_HI)/sizeof(mmDC_PERFMON3_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_LOW", REG_MMIO, 0x0676, 2, &mmDC_PERFMON3_PERFMON_LOW[0], sizeof(mmDC_PERFMON3_PERFMON_LOW)/sizeof(mmDC_PERFMON3_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x067a, 2, &mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x067b, 2, &mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x067c, 2, &mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL)/sizeof(mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x067d, 2, &mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL)/sizeof(mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL", REG_MMIO, 0x067e, 2, &mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL[0], sizeof(mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL)/sizeof(mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x067f, 2, &mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL)/sizeof(mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2", REG_MMIO, 0x0680, 2, &mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2[0], sizeof(mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2)/sizeof(mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL", REG_MMIO, 0x0681, 2, &mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL[0], sizeof(mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL)/sizeof(mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_REPEATER_PROGRAM", REG_MMIO, 0x0682, 2, &mmDMIF_PG0_DPG_REPEATER_PROGRAM[0], sizeof(mmDMIF_PG0_DPG_REPEATER_PROGRAM)/sizeof(mmDMIF_PG0_DPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x0686, 2, &mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL)/sizeof(mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_DVMM_STATUS", REG_MMIO, 0x0687, 2, &mmDMIF_PG0_DPG_DVMM_STATUS[0], sizeof(mmDMIF_PG0_DPG_DVMM_STATUS)/sizeof(mmDMIF_PG0_DPG_DVMM_STATUS[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_SELECT", REG_MMIO, 0x069a, 2, &mmSCL0_SCL_COEF_RAM_SELECT[0], sizeof(mmSCL0_SCL_COEF_RAM_SELECT)/sizeof(mmSCL0_SCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x069b, 2, &mmSCL0_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL0_SCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL0_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE", REG_MMIO, 0x069c, 2, &mmSCL0_SCL_MODE[0], sizeof(mmSCL0_SCL_MODE)/sizeof(mmSCL0_SCL_MODE[0]), 0, 0 },
	{ "mmSCL0_SCL_TAP_CONTROL", REG_MMIO, 0x069d, 2, &mmSCL0_SCL_TAP_CONTROL[0], sizeof(mmSCL0_SCL_TAP_CONTROL)/sizeof(mmSCL0_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_CONTROL", REG_MMIO, 0x069e, 2, &mmSCL0_SCL_CONTROL[0], sizeof(mmSCL0_SCL_CONTROL)/sizeof(mmSCL0_SCL_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_BYPASS_CONTROL", REG_MMIO, 0x069f, 2, &mmSCL0_SCL_BYPASS_CONTROL[0], sizeof(mmSCL0_SCL_BYPASS_CONTROL)/sizeof(mmSCL0_SCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x06a0, 2, &mmSCL0_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL0_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL0_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x06a1, 2, &mmSCL0_SCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL0_SCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL0_SCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x06a2, 2, &mmSCL0_SCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL0_SCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL0_SCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x06a3, 2, &mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x06a4, 2, &mmSCL0_SCL_HORZ_FILTER_INIT[0], sizeof(mmSCL0_SCL_HORZ_FILTER_INIT)/sizeof(mmSCL0_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x06a5, 2, &mmSCL0_SCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL0_SCL_VERT_FILTER_CONTROL)/sizeof(mmSCL0_SCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x06a6, 2, &mmSCL0_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL0_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL0_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT", REG_MMIO, 0x06a7, 2, &mmSCL0_SCL_VERT_FILTER_INIT[0], sizeof(mmSCL0_SCL_VERT_FILTER_INIT)/sizeof(mmSCL0_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x06a8, 2, &mmSCL0_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL0_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL0_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL0_SCL_ROUND_OFFSET", REG_MMIO, 0x06a9, 2, &mmSCL0_SCL_ROUND_OFFSET[0], sizeof(mmSCL0_SCL_ROUND_OFFSET)/sizeof(mmSCL0_SCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL0_SCL_UPDATE", REG_MMIO, 0x06aa, 2, &mmSCL0_SCL_UPDATE[0], sizeof(mmSCL0_SCL_UPDATE)/sizeof(mmSCL0_SCL_UPDATE[0]), 0, 0 },
	{ "mmSCL0_SCL_F_SHARP_CONTROL", REG_MMIO, 0x06ab, 2, &mmSCL0_SCL_F_SHARP_CONTROL[0], sizeof(mmSCL0_SCL_F_SHARP_CONTROL)/sizeof(mmSCL0_SCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_ALU_CONTROL", REG_MMIO, 0x06ac, 2, &mmSCL0_SCL_ALU_CONTROL[0], sizeof(mmSCL0_SCL_ALU_CONTROL)/sizeof(mmSCL0_SCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x06ad, 2, &mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_START_SECONDARY", REG_MMIO, 0x06ae, 2, &mmSCL0_VIEWPORT_START_SECONDARY[0], sizeof(mmSCL0_VIEWPORT_START_SECONDARY)/sizeof(mmSCL0_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_START", REG_MMIO, 0x06af, 2, &mmSCL0_VIEWPORT_START[0], sizeof(mmSCL0_VIEWPORT_START)/sizeof(mmSCL0_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_SIZE", REG_MMIO, 0x06b0, 2, &mmSCL0_VIEWPORT_SIZE[0], sizeof(mmSCL0_VIEWPORT_SIZE)/sizeof(mmSCL0_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL0_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x06b1, 2, &mmSCL0_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCL0_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCL0_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL0_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x06b2, 2, &mmSCL0_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCL0_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCL0_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x06b3, 2, &mmSCL0_SCL_MODE_CHANGE_DET1[0], sizeof(mmSCL0_SCL_MODE_CHANGE_DET1)/sizeof(mmSCL0_SCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x06b4, 2, &mmSCL0_SCL_MODE_CHANGE_DET2[0], sizeof(mmSCL0_SCL_MODE_CHANGE_DET2)/sizeof(mmSCL0_SCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x06b5, 2, &mmSCL0_SCL_MODE_CHANGE_DET3[0], sizeof(mmSCL0_SCL_MODE_CHANGE_DET3)/sizeof(mmSCL0_SCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x06b6, 2, &mmSCL0_SCL_MODE_CHANGE_MASK[0], sizeof(mmSCL0_SCL_MODE_CHANGE_MASK)/sizeof(mmSCL0_SCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmBLND0_BLND_CONTROL", REG_MMIO, 0x06c7, 2, &mmBLND0_BLND_CONTROL[0], sizeof(mmBLND0_BLND_CONTROL)/sizeof(mmBLND0_BLND_CONTROL[0]), 0, 0 },
	{ "mmBLND0_BLND_SM_CONTROL2", REG_MMIO, 0x06c8, 2, &mmBLND0_BLND_SM_CONTROL2[0], sizeof(mmBLND0_BLND_SM_CONTROL2)/sizeof(mmBLND0_BLND_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLND0_BLND_CONTROL2", REG_MMIO, 0x06c9, 2, &mmBLND0_BLND_CONTROL2[0], sizeof(mmBLND0_BLND_CONTROL2)/sizeof(mmBLND0_BLND_CONTROL2[0]), 0, 0 },
	{ "mmBLND0_BLND_UPDATE", REG_MMIO, 0x06ca, 2, &mmBLND0_BLND_UPDATE[0], sizeof(mmBLND0_BLND_UPDATE)/sizeof(mmBLND0_BLND_UPDATE[0]), 0, 0 },
	{ "mmBLND0_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x06cb, 2, &mmBLND0_BLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND0_BLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND0_BLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND0_BLND_V_UPDATE_LOCK", REG_MMIO, 0x06cc, 2, &mmBLND0_BLND_V_UPDATE_LOCK[0], sizeof(mmBLND0_BLND_V_UPDATE_LOCK)/sizeof(mmBLND0_BLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND0_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x06cd, 2, &mmBLND0_BLND_REG_UPDATE_STATUS[0], sizeof(mmBLND0_BLND_REG_UPDATE_STATUS)/sizeof(mmBLND0_BLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x06d2, 2, &mmCRTC0_CRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC0_CRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC0_CRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_TOTAL", REG_MMIO, 0x06d3, 2, &mmCRTC0_CRTC_H_TOTAL[0], sizeof(mmCRTC0_CRTC_H_TOTAL)/sizeof(mmCRTC0_CRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_START_END", REG_MMIO, 0x06d4, 2, &mmCRTC0_CRTC_H_BLANK_START_END[0], sizeof(mmCRTC0_CRTC_H_BLANK_START_END)/sizeof(mmCRTC0_CRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A", REG_MMIO, 0x06d5, 2, &mmCRTC0_CRTC_H_SYNC_A[0], sizeof(mmCRTC0_CRTC_H_SYNC_A)/sizeof(mmCRTC0_CRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x06d6, 2, &mmCRTC0_CRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC0_CRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC0_CRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B", REG_MMIO, 0x06d7, 2, &mmCRTC0_CRTC_H_SYNC_B[0], sizeof(mmCRTC0_CRTC_H_SYNC_B)/sizeof(mmCRTC0_CRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x06d8, 2, &mmCRTC0_CRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC0_CRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC0_CRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VBI_END", REG_MMIO, 0x06d9, 2, &mmCRTC0_CRTC_VBI_END[0], sizeof(mmCRTC0_CRTC_VBI_END)/sizeof(mmCRTC0_CRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL", REG_MMIO, 0x06da, 2, &mmCRTC0_CRTC_V_TOTAL[0], sizeof(mmCRTC0_CRTC_V_TOTAL)/sizeof(mmCRTC0_CRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MIN", REG_MMIO, 0x06db, 2, &mmCRTC0_CRTC_V_TOTAL_MIN[0], sizeof(mmCRTC0_CRTC_V_TOTAL_MIN)/sizeof(mmCRTC0_CRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MAX", REG_MMIO, 0x06dc, 2, &mmCRTC0_CRTC_V_TOTAL_MAX[0], sizeof(mmCRTC0_CRTC_V_TOTAL_MAX)/sizeof(mmCRTC0_CRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x06dd, 2, &mmCRTC0_CRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC0_CRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC0_CRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x06de, 2, &mmCRTC0_CRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC0_CRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC0_CRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x06df, 2, &mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_BLANK_START_END", REG_MMIO, 0x06e0, 2, &mmCRTC0_CRTC_V_BLANK_START_END[0], sizeof(mmCRTC0_CRTC_V_BLANK_START_END)/sizeof(mmCRTC0_CRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A", REG_MMIO, 0x06e1, 2, &mmCRTC0_CRTC_V_SYNC_A[0], sizeof(mmCRTC0_CRTC_V_SYNC_A)/sizeof(mmCRTC0_CRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x06e2, 2, &mmCRTC0_CRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC0_CRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC0_CRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B", REG_MMIO, 0x06e3, 2, &mmCRTC0_CRTC_V_SYNC_B[0], sizeof(mmCRTC0_CRTC_V_SYNC_B)/sizeof(mmCRTC0_CRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x06e4, 2, &mmCRTC0_CRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC0_CRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC0_CRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_CNTL", REG_MMIO, 0x06e5, 2, &mmCRTC0_CRTC_DTMTEST_CNTL[0], sizeof(mmCRTC0_CRTC_DTMTEST_CNTL)/sizeof(mmCRTC0_CRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x06e6, 2, &mmCRTC0_CRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC0_CRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC0_CRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_CNTL", REG_MMIO, 0x06e7, 2, &mmCRTC0_CRTC_TRIGA_CNTL[0], sizeof(mmCRTC0_CRTC_TRIGA_CNTL)/sizeof(mmCRTC0_CRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x06e8, 2, &mmCRTC0_CRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC0_CRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC0_CRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_CNTL", REG_MMIO, 0x06e9, 2, &mmCRTC0_CRTC_TRIGB_CNTL[0], sizeof(mmCRTC0_CRTC_TRIGB_CNTL)/sizeof(mmCRTC0_CRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x06ea, 2, &mmCRTC0_CRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC0_CRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC0_CRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x06eb, 2, &mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FLOW_CONTROL", REG_MMIO, 0x06ec, 2, &mmCRTC0_CRTC_FLOW_CONTROL[0], sizeof(mmCRTC0_CRTC_FLOW_CONTROL)/sizeof(mmCRTC0_CRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x06ed, 2, &mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x06ee, 2, &mmCRTC0_CRTC_AVSYNC_COUNTER[0], sizeof(mmCRTC0_CRTC_AVSYNC_COUNTER)/sizeof(mmCRTC0_CRTC_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CONTROL", REG_MMIO, 0x06ef, 2, &mmCRTC0_CRTC_CONTROL[0], sizeof(mmCRTC0_CRTC_CONTROL)/sizeof(mmCRTC0_CRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_CONTROL", REG_MMIO, 0x06f0, 2, &mmCRTC0_CRTC_BLANK_CONTROL[0], sizeof(mmCRTC0_CRTC_BLANK_CONTROL)/sizeof(mmCRTC0_CRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x06f1, 2, &mmCRTC0_CRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC0_CRTC_INTERLACE_CONTROL)/sizeof(mmCRTC0_CRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_STATUS", REG_MMIO, 0x06f2, 2, &mmCRTC0_CRTC_INTERLACE_STATUS[0], sizeof(mmCRTC0_CRTC_INTERLACE_STATUS)/sizeof(mmCRTC0_CRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x06f3, 2, &mmCRTC0_CRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC0_CRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC0_CRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x06f4, 2, &mmCRTC0_CRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC0_CRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC0_CRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC0_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x06f5, 2, &mmCRTC0_CRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC0_CRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC0_CRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS", REG_MMIO, 0x06f6, 2, &mmCRTC0_CRTC_STATUS[0], sizeof(mmCRTC0_CRTC_STATUS)/sizeof(mmCRTC0_CRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_POSITION", REG_MMIO, 0x06f7, 2, &mmCRTC0_CRTC_STATUS_POSITION[0], sizeof(mmCRTC0_CRTC_STATUS_POSITION)/sizeof(mmCRTC0_CRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x06f8, 2, &mmCRTC0_CRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC0_CRTC_NOM_VERT_POSITION)/sizeof(mmCRTC0_CRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x06f9, 2, &mmCRTC0_CRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC0_CRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC0_CRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x06fa, 2, &mmCRTC0_CRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC0_CRTC_STATUS_VF_COUNT)/sizeof(mmCRTC0_CRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x06fb, 2, &mmCRTC0_CRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC0_CRTC_STATUS_HV_COUNT)/sizeof(mmCRTC0_CRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_CONTROL", REG_MMIO, 0x06fc, 2, &mmCRTC0_CRTC_COUNT_CONTROL[0], sizeof(mmCRTC0_CRTC_COUNT_CONTROL)/sizeof(mmCRTC0_CRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_RESET", REG_MMIO, 0x06fd, 2, &mmCRTC0_CRTC_COUNT_RESET[0], sizeof(mmCRTC0_CRTC_COUNT_RESET)/sizeof(mmCRTC0_CRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x06fe, 2, &mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x06ff, 2, &mmCRTC0_CRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC0_CRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC0_CRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_STATUS", REG_MMIO, 0x0700, 2, &mmCRTC0_CRTC_STEREO_STATUS[0], sizeof(mmCRTC0_CRTC_STEREO_STATUS)/sizeof(mmCRTC0_CRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_CONTROL", REG_MMIO, 0x0701, 2, &mmCRTC0_CRTC_STEREO_CONTROL[0], sizeof(mmCRTC0_CRTC_STEREO_CONTROL)/sizeof(mmCRTC0_CRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x0702, 2, &mmCRTC0_CRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC0_CRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC0_CRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x0703, 2, &mmCRTC0_CRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC0_CRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC0_CRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x0704, 2, &mmCRTC0_CRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC0_CRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC0_CRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x0705, 2, &mmCRTC0_CRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC0_CRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC0_CRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC0_CRTC_START_LINE_CONTROL", REG_MMIO, 0x0706, 2, &mmCRTC0_CRTC_START_LINE_CONTROL[0], sizeof(mmCRTC0_CRTC_START_LINE_CONTROL)/sizeof(mmCRTC0_CRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x0707, 2, &mmCRTC0_CRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC0_CRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC0_CRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_UPDATE_LOCK", REG_MMIO, 0x0708, 2, &mmCRTC0_CRTC_UPDATE_LOCK[0], sizeof(mmCRTC0_CRTC_UPDATE_LOCK)/sizeof(mmCRTC0_CRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x0709, 2, &mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x070a, 2, &mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x070b, 2, &mmCRTC0_CRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC0_CRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC0_CRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x070c, 2, &mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x070d, 2, &mmCRTC0_CRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC0_CRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC0_CRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x070e, 2, &mmCRTC0_CRTC_MASTER_UPDATE_LOCK[0], sizeof(mmCRTC0_CRTC_MASTER_UPDATE_LOCK)/sizeof(mmCRTC0_CRTC_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x070f, 2, &mmCRTC0_CRTC_MASTER_UPDATE_MODE[0], sizeof(mmCRTC0_CRTC_MASTER_UPDATE_MODE)/sizeof(mmCRTC0_CRTC_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x0710, 2, &mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x0711, 2, &mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_STATUS", REG_MMIO, 0x0712, 2, &mmCRTC0_CRTC_MVP_STATUS[0], sizeof(mmCRTC0_CRTC_MVP_STATUS)/sizeof(mmCRTC0_CRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_EN", REG_MMIO, 0x0713, 2, &mmCRTC0_CRTC_MASTER_EN[0], sizeof(mmCRTC0_CRTC_MASTER_EN)/sizeof(mmCRTC0_CRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x0714, 2, &mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x0715, 2, &mmCRTC0_CRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC0_CRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC0_CRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x0717, 2, &mmCRTC0_CRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC0_CRTC_OVERSCAN_COLOR)/sizeof(mmCRTC0_CRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x0718, 2, &mmCRTC0_CRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC0_CRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC0_CRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x0719, 2, &mmCRTC0_CRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC0_CRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC0_CRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x071a, 2, &mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLACK_COLOR", REG_MMIO, 0x071b, 2, &mmCRTC0_CRTC_BLACK_COLOR[0], sizeof(mmCRTC0_CRTC_BLACK_COLOR)/sizeof(mmCRTC0_CRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x071c, 2, &mmCRTC0_CRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC0_CRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC0_CRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x071d, 2, &mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x071e, 2, &mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x071f, 2, &mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x0720, 2, &mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x0721, 2, &mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x0722, 2, &mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC_CNTL", REG_MMIO, 0x0723, 2, &mmCRTC0_CRTC_CRC_CNTL[0], sizeof(mmCRTC0_CRTC_CRC_CNTL)/sizeof(mmCRTC0_CRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x0724, 2, &mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x0725, 2, &mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x0726, 2, &mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x0727, 2, &mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_DATA_RG", REG_MMIO, 0x0728, 2, &mmCRTC0_CRTC_CRC0_DATA_RG[0], sizeof(mmCRTC0_CRTC_CRC0_DATA_RG)/sizeof(mmCRTC0_CRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_DATA_B", REG_MMIO, 0x0729, 2, &mmCRTC0_CRTC_CRC0_DATA_B[0], sizeof(mmCRTC0_CRTC_CRC0_DATA_B)/sizeof(mmCRTC0_CRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x072a, 2, &mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x072b, 2, &mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x072c, 2, &mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x072d, 2, &mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_DATA_RG", REG_MMIO, 0x072e, 2, &mmCRTC0_CRTC_CRC1_DATA_RG[0], sizeof(mmCRTC0_CRTC_CRC1_DATA_RG)/sizeof(mmCRTC0_CRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_DATA_B", REG_MMIO, 0x072f, 2, &mmCRTC0_CRTC_CRC1_DATA_B[0], sizeof(mmCRTC0_CRTC_CRC1_DATA_B)/sizeof(mmCRTC0_CRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x0730, 2, &mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x0731, 2, &mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x0732, 2, &mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x0733, 2, &mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x0734, 2, &mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x0735, 2, &mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x0736, 2, &mmCRTC0_CRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC0_CRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC0_CRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x0737, 2, &mmCRTC0_CRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC0_CRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC0_CRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x0738, 2, &mmCRTC0_CRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC0_CRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC0_CRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_WINDOW", REG_MMIO, 0x0739, 2, &mmCRTC0_CRTC_GSL_WINDOW[0], sizeof(mmCRTC0_CRTC_GSL_WINDOW)/sizeof(mmCRTC0_CRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_CONTROL", REG_MMIO, 0x073a, 2, &mmCRTC0_CRTC_GSL_CONTROL[0], sizeof(mmCRTC0_CRTC_GSL_CONTROL)/sizeof(mmCRTC0_CRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x073d, 2, &mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS[0], sizeof(mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS)/sizeof(mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DRR_CONTROL", REG_MMIO, 0x073e, 2, &mmCRTC0_CRTC_DRR_CONTROL[0], sizeof(mmCRTC0_CRTC_DRR_CONTROL)/sizeof(mmCRTC0_CRTC_DRR_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x0742, 2, &mmFMT0_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT0_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT0_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x0743, 2, &mmFMT0_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT0_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT0_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x0744, 2, &mmFMT0_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT0_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT0_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT0_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x0745, 2, &mmFMT0_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT0_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT0_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CONTROL", REG_MMIO, 0x0746, 2, &mmFMT0_FMT_CONTROL[0], sizeof(mmFMT0_FMT_CONTROL)/sizeof(mmFMT0_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x0747, 2, &mmFMT0_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT0_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT0_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x0748, 2, &mmFMT0_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT0_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT0_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x0749, 2, &mmFMT0_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT0_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT0_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x074a, 2, &mmFMT0_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT0_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT0_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_CNTL", REG_MMIO, 0x074e, 2, &mmFMT0_FMT_CLAMP_CNTL[0], sizeof(mmFMT0_FMT_CLAMP_CNTL)/sizeof(mmFMT0_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_CNTL", REG_MMIO, 0x074f, 2, &mmFMT0_FMT_CRC_CNTL[0], sizeof(mmFMT0_FMT_CRC_CNTL)/sizeof(mmFMT0_FMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x0750, 2, &mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x0751, 2, &mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x0752, 2, &mmFMT0_FMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT0_FMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT0_FMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x0753, 2, &mmFMT0_FMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT0_FMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT0_FMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x0754, 2, &mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_420_HBLANK_EARLY_START", REG_MMIO, 0x0755, 2, &mmFMT0_FMT_420_HBLANK_EARLY_START[0], sizeof(mmFMT0_FMT_420_HBLANK_EARLY_START)/sizeof(mmFMT0_FMT_420_HBLANK_EARLY_START[0]), 0, 0 },
	{ "mmDCP1_GRPH_ENABLE", REG_MMIO, 0x075a, 2, &mmDCP1_GRPH_ENABLE[0], sizeof(mmDCP1_GRPH_ENABLE)/sizeof(mmDCP1_GRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP1_GRPH_CONTROL", REG_MMIO, 0x075b, 2, &mmDCP1_GRPH_CONTROL[0], sizeof(mmDCP1_GRPH_CONTROL)/sizeof(mmDCP1_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x075c, 2, &mmDCP1_GRPH_LUT_10BIT_BYPASS[0], sizeof(mmDCP1_GRPH_LUT_10BIT_BYPASS)/sizeof(mmDCP1_GRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP1_GRPH_SWAP_CNTL", REG_MMIO, 0x075d, 2, &mmDCP1_GRPH_SWAP_CNTL[0], sizeof(mmDCP1_GRPH_SWAP_CNTL)/sizeof(mmDCP1_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x075e, 2, &mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x075f, 2, &mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP1_GRPH_PITCH", REG_MMIO, 0x0760, 2, &mmDCP1_GRPH_PITCH[0], sizeof(mmDCP1_GRPH_PITCH)/sizeof(mmDCP1_GRPH_PITCH[0]), 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0761, 2, &mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0762, 2, &mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x0763, 2, &mmDCP1_GRPH_SURFACE_OFFSET_X[0], sizeof(mmDCP1_GRPH_SURFACE_OFFSET_X)/sizeof(mmDCP1_GRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x0764, 2, &mmDCP1_GRPH_SURFACE_OFFSET_Y[0], sizeof(mmDCP1_GRPH_SURFACE_OFFSET_Y)/sizeof(mmDCP1_GRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP1_GRPH_X_START", REG_MMIO, 0x0765, 2, &mmDCP1_GRPH_X_START[0], sizeof(mmDCP1_GRPH_X_START)/sizeof(mmDCP1_GRPH_X_START[0]), 0, 0 },
	{ "mmDCP1_GRPH_Y_START", REG_MMIO, 0x0766, 2, &mmDCP1_GRPH_Y_START[0], sizeof(mmDCP1_GRPH_Y_START)/sizeof(mmDCP1_GRPH_Y_START[0]), 0, 0 },
	{ "mmDCP1_GRPH_X_END", REG_MMIO, 0x0767, 2, &mmDCP1_GRPH_X_END[0], sizeof(mmDCP1_GRPH_X_END)/sizeof(mmDCP1_GRPH_X_END[0]), 0, 0 },
	{ "mmDCP1_GRPH_Y_END", REG_MMIO, 0x0768, 2, &mmDCP1_GRPH_Y_END[0], sizeof(mmDCP1_GRPH_Y_END)/sizeof(mmDCP1_GRPH_Y_END[0]), 0, 0 },
	{ "mmDCP1_INPUT_GAMMA_CONTROL", REG_MMIO, 0x0769, 2, &mmDCP1_INPUT_GAMMA_CONTROL[0], sizeof(mmDCP1_INPUT_GAMMA_CONTROL)/sizeof(mmDCP1_INPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_UPDATE", REG_MMIO, 0x076a, 2, &mmDCP1_GRPH_UPDATE[0], sizeof(mmDCP1_GRPH_UPDATE)/sizeof(mmDCP1_GRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP1_GRPH_FLIP_CONTROL", REG_MMIO, 0x076b, 2, &mmDCP1_GRPH_FLIP_CONTROL[0], sizeof(mmDCP1_GRPH_FLIP_CONTROL)/sizeof(mmDCP1_GRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x076c, 2, &mmDCP1_GRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmDCP1_GRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmDCP1_GRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP1_GRPH_DFQ_CONTROL", REG_MMIO, 0x076d, 2, &mmDCP1_GRPH_DFQ_CONTROL[0], sizeof(mmDCP1_GRPH_DFQ_CONTROL)/sizeof(mmDCP1_GRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_DFQ_STATUS", REG_MMIO, 0x076e, 2, &mmDCP1_GRPH_DFQ_STATUS[0], sizeof(mmDCP1_GRPH_DFQ_STATUS)/sizeof(mmDCP1_GRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x076f, 2, &mmDCP1_GRPH_INTERRUPT_STATUS[0], sizeof(mmDCP1_GRPH_INTERRUPT_STATUS)/sizeof(mmDCP1_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x0770, 2, &mmDCP1_GRPH_INTERRUPT_CONTROL[0], sizeof(mmDCP1_GRPH_INTERRUPT_CONTROL)/sizeof(mmDCP1_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x0771, 2, &mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x0772, 2, &mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_PITCH", REG_MMIO, 0x0773, 2, &mmDCP1_GRPH_COMPRESS_PITCH[0], sizeof(mmDCP1_GRPH_COMPRESS_PITCH)/sizeof(mmDCP1_GRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0774, 2, &mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x0775, 2, &mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmDCP1_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x0776, 2, &mmDCP1_PRESCALE_GRPH_CONTROL[0], sizeof(mmDCP1_PRESCALE_GRPH_CONTROL)/sizeof(mmDCP1_PRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x0777, 2, &mmDCP1_PRESCALE_VALUES_GRPH_R[0], sizeof(mmDCP1_PRESCALE_VALUES_GRPH_R)/sizeof(mmDCP1_PRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x0778, 2, &mmDCP1_PRESCALE_VALUES_GRPH_G[0], sizeof(mmDCP1_PRESCALE_VALUES_GRPH_G)/sizeof(mmDCP1_PRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x0779, 2, &mmDCP1_PRESCALE_VALUES_GRPH_B[0], sizeof(mmDCP1_PRESCALE_VALUES_GRPH_B)/sizeof(mmDCP1_PRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP1_INPUT_CSC_CONTROL", REG_MMIO, 0x077a, 2, &mmDCP1_INPUT_CSC_CONTROL[0], sizeof(mmDCP1_INPUT_CSC_CONTROL)/sizeof(mmDCP1_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP1_INPUT_CSC_C11_C12", REG_MMIO, 0x077b, 2, &mmDCP1_INPUT_CSC_C11_C12[0], sizeof(mmDCP1_INPUT_CSC_C11_C12)/sizeof(mmDCP1_INPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP1_INPUT_CSC_C13_C14", REG_MMIO, 0x077c, 2, &mmDCP1_INPUT_CSC_C13_C14[0], sizeof(mmDCP1_INPUT_CSC_C13_C14)/sizeof(mmDCP1_INPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP1_INPUT_CSC_C21_C22", REG_MMIO, 0x077d, 2, &mmDCP1_INPUT_CSC_C21_C22[0], sizeof(mmDCP1_INPUT_CSC_C21_C22)/sizeof(mmDCP1_INPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP1_INPUT_CSC_C23_C24", REG_MMIO, 0x077e, 2, &mmDCP1_INPUT_CSC_C23_C24[0], sizeof(mmDCP1_INPUT_CSC_C23_C24)/sizeof(mmDCP1_INPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP1_INPUT_CSC_C31_C32", REG_MMIO, 0x077f, 2, &mmDCP1_INPUT_CSC_C31_C32[0], sizeof(mmDCP1_INPUT_CSC_C31_C32)/sizeof(mmDCP1_INPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP1_INPUT_CSC_C33_C34", REG_MMIO, 0x0780, 2, &mmDCP1_INPUT_CSC_C33_C34[0], sizeof(mmDCP1_INPUT_CSC_C33_C34)/sizeof(mmDCP1_INPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_CONTROL", REG_MMIO, 0x0781, 2, &mmDCP1_OUTPUT_CSC_CONTROL[0], sizeof(mmDCP1_OUTPUT_CSC_CONTROL)/sizeof(mmDCP1_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C11_C12", REG_MMIO, 0x0782, 2, &mmDCP1_OUTPUT_CSC_C11_C12[0], sizeof(mmDCP1_OUTPUT_CSC_C11_C12)/sizeof(mmDCP1_OUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C13_C14", REG_MMIO, 0x0783, 2, &mmDCP1_OUTPUT_CSC_C13_C14[0], sizeof(mmDCP1_OUTPUT_CSC_C13_C14)/sizeof(mmDCP1_OUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C21_C22", REG_MMIO, 0x0784, 2, &mmDCP1_OUTPUT_CSC_C21_C22[0], sizeof(mmDCP1_OUTPUT_CSC_C21_C22)/sizeof(mmDCP1_OUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C23_C24", REG_MMIO, 0x0785, 2, &mmDCP1_OUTPUT_CSC_C23_C24[0], sizeof(mmDCP1_OUTPUT_CSC_C23_C24)/sizeof(mmDCP1_OUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C31_C32", REG_MMIO, 0x0786, 2, &mmDCP1_OUTPUT_CSC_C31_C32[0], sizeof(mmDCP1_OUTPUT_CSC_C31_C32)/sizeof(mmDCP1_OUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C33_C34", REG_MMIO, 0x0787, 2, &mmDCP1_OUTPUT_CSC_C33_C34[0], sizeof(mmDCP1_OUTPUT_CSC_C33_C34)/sizeof(mmDCP1_OUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x0788, 2, &mmDCP1_COMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmDCP1_COMM_MATRIXA_TRANS_C11_C12)/sizeof(mmDCP1_COMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x0789, 2, &mmDCP1_COMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmDCP1_COMM_MATRIXA_TRANS_C13_C14)/sizeof(mmDCP1_COMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x078a, 2, &mmDCP1_COMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmDCP1_COMM_MATRIXA_TRANS_C21_C22)/sizeof(mmDCP1_COMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x078b, 2, &mmDCP1_COMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmDCP1_COMM_MATRIXA_TRANS_C23_C24)/sizeof(mmDCP1_COMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x078c, 2, &mmDCP1_COMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmDCP1_COMM_MATRIXA_TRANS_C31_C32)/sizeof(mmDCP1_COMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x078d, 2, &mmDCP1_COMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmDCP1_COMM_MATRIXA_TRANS_C33_C34)/sizeof(mmDCP1_COMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x078e, 2, &mmDCP1_COMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmDCP1_COMM_MATRIXB_TRANS_C11_C12)/sizeof(mmDCP1_COMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x078f, 2, &mmDCP1_COMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmDCP1_COMM_MATRIXB_TRANS_C13_C14)/sizeof(mmDCP1_COMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x0790, 2, &mmDCP1_COMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmDCP1_COMM_MATRIXB_TRANS_C21_C22)/sizeof(mmDCP1_COMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x0791, 2, &mmDCP1_COMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmDCP1_COMM_MATRIXB_TRANS_C23_C24)/sizeof(mmDCP1_COMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x0792, 2, &mmDCP1_COMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmDCP1_COMM_MATRIXB_TRANS_C31_C32)/sizeof(mmDCP1_COMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x0793, 2, &mmDCP1_COMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmDCP1_COMM_MATRIXB_TRANS_C33_C34)/sizeof(mmDCP1_COMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP1_DENORM_CONTROL", REG_MMIO, 0x0794, 2, &mmDCP1_DENORM_CONTROL[0], sizeof(mmDCP1_DENORM_CONTROL)/sizeof(mmDCP1_DENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP1_OUT_ROUND_CONTROL", REG_MMIO, 0x0795, 2, &mmDCP1_OUT_ROUND_CONTROL[0], sizeof(mmDCP1_OUT_ROUND_CONTROL)/sizeof(mmDCP1_OUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x0796, 2, &mmDCP1_OUT_CLAMP_CONTROL_R_CR[0], sizeof(mmDCP1_OUT_CLAMP_CONTROL_R_CR)/sizeof(mmDCP1_OUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x0797, 2, &mmDCP1_OUT_CLAMP_CONTROL_G_Y[0], sizeof(mmDCP1_OUT_CLAMP_CONTROL_G_Y)/sizeof(mmDCP1_OUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x0798, 2, &mmDCP1_OUT_CLAMP_CONTROL_B_CB[0], sizeof(mmDCP1_OUT_CLAMP_CONTROL_B_CB)/sizeof(mmDCP1_OUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP1_KEY_CONTROL", REG_MMIO, 0x0799, 2, &mmDCP1_KEY_CONTROL[0], sizeof(mmDCP1_KEY_CONTROL)/sizeof(mmDCP1_KEY_CONTROL[0]), 0, 0 },
	{ "mmDCP1_KEY_RANGE_ALPHA", REG_MMIO, 0x079a, 2, &mmDCP1_KEY_RANGE_ALPHA[0], sizeof(mmDCP1_KEY_RANGE_ALPHA)/sizeof(mmDCP1_KEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP1_KEY_RANGE_RED", REG_MMIO, 0x079b, 2, &mmDCP1_KEY_RANGE_RED[0], sizeof(mmDCP1_KEY_RANGE_RED)/sizeof(mmDCP1_KEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP1_KEY_RANGE_GREEN", REG_MMIO, 0x079c, 2, &mmDCP1_KEY_RANGE_GREEN[0], sizeof(mmDCP1_KEY_RANGE_GREEN)/sizeof(mmDCP1_KEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP1_KEY_RANGE_BLUE", REG_MMIO, 0x079d, 2, &mmDCP1_KEY_RANGE_BLUE[0], sizeof(mmDCP1_KEY_RANGE_BLUE)/sizeof(mmDCP1_KEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP1_DEGAMMA_CONTROL", REG_MMIO, 0x079e, 2, &mmDCP1_DEGAMMA_CONTROL[0], sizeof(mmDCP1_DEGAMMA_CONTROL)/sizeof(mmDCP1_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_CONTROL", REG_MMIO, 0x079f, 2, &mmDCP1_GAMUT_REMAP_CONTROL[0], sizeof(mmDCP1_GAMUT_REMAP_CONTROL)/sizeof(mmDCP1_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C11_C12", REG_MMIO, 0x07a0, 2, &mmDCP1_GAMUT_REMAP_C11_C12[0], sizeof(mmDCP1_GAMUT_REMAP_C11_C12)/sizeof(mmDCP1_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C13_C14", REG_MMIO, 0x07a1, 2, &mmDCP1_GAMUT_REMAP_C13_C14[0], sizeof(mmDCP1_GAMUT_REMAP_C13_C14)/sizeof(mmDCP1_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C21_C22", REG_MMIO, 0x07a2, 2, &mmDCP1_GAMUT_REMAP_C21_C22[0], sizeof(mmDCP1_GAMUT_REMAP_C21_C22)/sizeof(mmDCP1_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C23_C24", REG_MMIO, 0x07a3, 2, &mmDCP1_GAMUT_REMAP_C23_C24[0], sizeof(mmDCP1_GAMUT_REMAP_C23_C24)/sizeof(mmDCP1_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C31_C32", REG_MMIO, 0x07a4, 2, &mmDCP1_GAMUT_REMAP_C31_C32[0], sizeof(mmDCP1_GAMUT_REMAP_C31_C32)/sizeof(mmDCP1_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C33_C34", REG_MMIO, 0x07a5, 2, &mmDCP1_GAMUT_REMAP_C33_C34[0], sizeof(mmDCP1_GAMUT_REMAP_C33_C34)/sizeof(mmDCP1_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP1_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x07a6, 2, &mmDCP1_DCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP1_DCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP1_DCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP1_DCP_RANDOM_SEEDS", REG_MMIO, 0x07a7, 2, &mmDCP1_DCP_RANDOM_SEEDS[0], sizeof(mmDCP1_DCP_RANDOM_SEEDS)/sizeof(mmDCP1_DCP_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmDCP1_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x07a8, 2, &mmDCP1_DCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP1_DCP_FP_CONVERTED_FIELD)/sizeof(mmDCP1_DCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP1_CUR_CONTROL", REG_MMIO, 0x07a9, 2, &mmDCP1_CUR_CONTROL[0], sizeof(mmDCP1_CUR_CONTROL)/sizeof(mmDCP1_CUR_CONTROL[0]), 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS", REG_MMIO, 0x07aa, 2, &mmDCP1_CUR_SURFACE_ADDRESS[0], sizeof(mmDCP1_CUR_SURFACE_ADDRESS)/sizeof(mmDCP1_CUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP1_CUR_SIZE", REG_MMIO, 0x07ab, 2, &mmDCP1_CUR_SIZE[0], sizeof(mmDCP1_CUR_SIZE)/sizeof(mmDCP1_CUR_SIZE[0]), 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x07ac, 2, &mmDCP1_CUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP1_CUR_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP1_CUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP1_CUR_POSITION", REG_MMIO, 0x07ad, 2, &mmDCP1_CUR_POSITION[0], sizeof(mmDCP1_CUR_POSITION)/sizeof(mmDCP1_CUR_POSITION[0]), 0, 0 },
	{ "mmDCP1_CUR_HOT_SPOT", REG_MMIO, 0x07ae, 2, &mmDCP1_CUR_HOT_SPOT[0], sizeof(mmDCP1_CUR_HOT_SPOT)/sizeof(mmDCP1_CUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP1_CUR_COLOR1", REG_MMIO, 0x07af, 2, &mmDCP1_CUR_COLOR1[0], sizeof(mmDCP1_CUR_COLOR1)/sizeof(mmDCP1_CUR_COLOR1[0]), 0, 0 },
	{ "mmDCP1_CUR_COLOR2", REG_MMIO, 0x07b0, 2, &mmDCP1_CUR_COLOR2[0], sizeof(mmDCP1_CUR_COLOR2)/sizeof(mmDCP1_CUR_COLOR2[0]), 0, 0 },
	{ "mmDCP1_CUR_UPDATE", REG_MMIO, 0x07b1, 2, &mmDCP1_CUR_UPDATE[0], sizeof(mmDCP1_CUR_UPDATE)/sizeof(mmDCP1_CUR_UPDATE[0]), 0, 0 },
	{ "mmDCP1_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x07bb, 2, &mmDCP1_CUR_REQUEST_FILTER_CNTL[0], sizeof(mmDCP1_CUR_REQUEST_FILTER_CNTL)/sizeof(mmDCP1_CUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP1_CUR_STEREO_CONTROL", REG_MMIO, 0x07bc, 2, &mmDCP1_CUR_STEREO_CONTROL[0], sizeof(mmDCP1_CUR_STEREO_CONTROL)/sizeof(mmDCP1_CUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_RW_MODE", REG_MMIO, 0x07be, 2, &mmDCP1_DC_LUT_RW_MODE[0], sizeof(mmDCP1_DC_LUT_RW_MODE)/sizeof(mmDCP1_DC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_RW_INDEX", REG_MMIO, 0x07bf, 2, &mmDCP1_DC_LUT_RW_INDEX[0], sizeof(mmDCP1_DC_LUT_RW_INDEX)/sizeof(mmDCP1_DC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_SEQ_COLOR", REG_MMIO, 0x07c0, 2, &mmDCP1_DC_LUT_SEQ_COLOR[0], sizeof(mmDCP1_DC_LUT_SEQ_COLOR)/sizeof(mmDCP1_DC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_PWL_DATA", REG_MMIO, 0x07c1, 2, &mmDCP1_DC_LUT_PWL_DATA[0], sizeof(mmDCP1_DC_LUT_PWL_DATA)/sizeof(mmDCP1_DC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_30_COLOR", REG_MMIO, 0x07c2, 2, &mmDCP1_DC_LUT_30_COLOR[0], sizeof(mmDCP1_DC_LUT_30_COLOR)/sizeof(mmDCP1_DC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x07c3, 2, &mmDCP1_DC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDCP1_DC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDCP1_DC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x07c4, 2, &mmDCP1_DC_LUT_WRITE_EN_MASK[0], sizeof(mmDCP1_DC_LUT_WRITE_EN_MASK)/sizeof(mmDCP1_DC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_AUTOFILL", REG_MMIO, 0x07c5, 2, &mmDCP1_DC_LUT_AUTOFILL[0], sizeof(mmDCP1_DC_LUT_AUTOFILL)/sizeof(mmDCP1_DC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_CONTROL", REG_MMIO, 0x07c6, 2, &mmDCP1_DC_LUT_CONTROL[0], sizeof(mmDCP1_DC_LUT_CONTROL)/sizeof(mmDCP1_DC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x07c7, 2, &mmDCP1_DC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDCP1_DC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDCP1_DC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x07c8, 2, &mmDCP1_DC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDCP1_DC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDCP1_DC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x07c9, 2, &mmDCP1_DC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDCP1_DC_LUT_BLACK_OFFSET_RED)/sizeof(mmDCP1_DC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x07ca, 2, &mmDCP1_DC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDCP1_DC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDCP1_DC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x07cb, 2, &mmDCP1_DC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDCP1_DC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDCP1_DC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x07cc, 2, &mmDCP1_DC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDCP1_DC_LUT_WHITE_OFFSET_RED)/sizeof(mmDCP1_DC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP1_DCP_CRC_CONTROL", REG_MMIO, 0x07cd, 2, &mmDCP1_DCP_CRC_CONTROL[0], sizeof(mmDCP1_DCP_CRC_CONTROL)/sizeof(mmDCP1_DCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP1_DCP_CRC_MASK", REG_MMIO, 0x07ce, 2, &mmDCP1_DCP_CRC_MASK[0], sizeof(mmDCP1_DCP_CRC_MASK)/sizeof(mmDCP1_DCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP1_DCP_CRC_CURRENT", REG_MMIO, 0x07cf, 2, &mmDCP1_DCP_CRC_CURRENT[0], sizeof(mmDCP1_DCP_CRC_CURRENT)/sizeof(mmDCP1_DCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP1_DVMM_PTE_CONTROL", REG_MMIO, 0x07d0, 2, &mmDCP1_DVMM_PTE_CONTROL[0], sizeof(mmDCP1_DVMM_PTE_CONTROL)/sizeof(mmDCP1_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmDCP1_DCP_CRC_LAST", REG_MMIO, 0x07d1, 2, &mmDCP1_DCP_CRC_LAST[0], sizeof(mmDCP1_DCP_CRC_LAST)/sizeof(mmDCP1_DCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP1_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x07d2, 2, &mmDCP1_DVMM_PTE_ARB_CONTROL[0], sizeof(mmDCP1_DVMM_PTE_ARB_CONTROL)/sizeof(mmDCP1_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x07d4, 2, &mmDCP1_GRPH_FLIP_RATE_CNTL[0], sizeof(mmDCP1_GRPH_FLIP_RATE_CNTL)/sizeof(mmDCP1_GRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP1_DCP_GSL_CONTROL", REG_MMIO, 0x07d5, 2, &mmDCP1_DCP_GSL_CONTROL[0], sizeof(mmDCP1_DCP_GSL_CONTROL)/sizeof(mmDCP1_DCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x07d6, 2, &mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP1_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x07dc, 2, &mmDCP1_GRPH_STEREOSYNC_FLIP[0], sizeof(mmDCP1_GRPH_STEREOSYNC_FLIP)/sizeof(mmDCP1_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP1_HW_ROTATION", REG_MMIO, 0x07de, 2, &mmDCP1_HW_ROTATION[0], sizeof(mmDCP1_HW_ROTATION)/sizeof(mmDCP1_HW_ROTATION[0]), 0, 0 },
	{ "mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x07df, 2, &mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CONTROL", REG_MMIO, 0x07e0, 2, &mmDCP1_REGAMMA_CONTROL[0], sizeof(mmDCP1_REGAMMA_CONTROL)/sizeof(mmDCP1_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_INDEX", REG_MMIO, 0x07e1, 2, &mmDCP1_REGAMMA_LUT_INDEX[0], sizeof(mmDCP1_REGAMMA_LUT_INDEX)/sizeof(mmDCP1_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_DATA", REG_MMIO, 0x07e2, 2, &mmDCP1_REGAMMA_LUT_DATA[0], sizeof(mmDCP1_REGAMMA_LUT_DATA)/sizeof(mmDCP1_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x07e3, 2, &mmDCP1_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmDCP1_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmDCP1_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x07e4, 2, &mmDCP1_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmDCP1_REGAMMA_CNTLA_START_CNTL)/sizeof(mmDCP1_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x07e5, 2, &mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x07e6, 2, &mmDCP1_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmDCP1_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmDCP1_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x07e7, 2, &mmDCP1_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmDCP1_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmDCP1_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x07e8, 2, &mmDCP1_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x07e9, 2, &mmDCP1_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x07ea, 2, &mmDCP1_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x07eb, 2, &mmDCP1_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x07ec, 2, &mmDCP1_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x07ed, 2, &mmDCP1_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x07ee, 2, &mmDCP1_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x07ef, 2, &mmDCP1_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmDCP1_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmDCP1_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x07f0, 2, &mmDCP1_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmDCP1_REGAMMA_CNTLB_START_CNTL)/sizeof(mmDCP1_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x07f1, 2, &mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x07f2, 2, &mmDCP1_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmDCP1_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmDCP1_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x07f3, 2, &mmDCP1_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmDCP1_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmDCP1_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x07f4, 2, &mmDCP1_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x07f5, 2, &mmDCP1_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x07f6, 2, &mmDCP1_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x07f7, 2, &mmDCP1_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x07f8, 2, &mmDCP1_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x07f9, 2, &mmDCP1_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x07fa, 2, &mmDCP1_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x07fb, 2, &mmDCP1_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmDCP1_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmDCP1_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP1_ALPHA_CONTROL", REG_MMIO, 0x07fc, 2, &mmDCP1_ALPHA_CONTROL[0], sizeof(mmDCP1_ALPHA_CONTROL)/sizeof(mmDCP1_ALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x07fd, 2, &mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x07fe, 2, &mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x07ff, 2, &mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmDCP1_GRPH_XDMA_FLIP_TIMEOUT", REG_MMIO, 0x0800, 2, &mmDCP1_GRPH_XDMA_FLIP_TIMEOUT[0], sizeof(mmDCP1_GRPH_XDMA_FLIP_TIMEOUT)/sizeof(mmDCP1_GRPH_XDMA_FLIP_TIMEOUT[0]), 0, 0 },
	{ "mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY", REG_MMIO, 0x0801, 2, &mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY[0], sizeof(mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY)/sizeof(mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY[0]), 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x0802, 2, &mmDCP1_GRPH_SURFACE_COUNTER_CONTROL[0], sizeof(mmDCP1_GRPH_SURFACE_COUNTER_CONTROL)/sizeof(mmDCP1_GRPH_SURFACE_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x0803, 2, &mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT[0], sizeof(mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT)/sizeof(mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT[0]), 0, 0 },
	{ "mmLB1_LB_DATA_FORMAT", REG_MMIO, 0x081a, 2, &mmLB1_LB_DATA_FORMAT[0], sizeof(mmLB1_LB_DATA_FORMAT)/sizeof(mmLB1_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB1_LB_MEMORY_CTRL", REG_MMIO, 0x081b, 2, &mmLB1_LB_MEMORY_CTRL[0], sizeof(mmLB1_LB_MEMORY_CTRL)/sizeof(mmLB1_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB1_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x081c, 2, &mmLB1_LB_MEMORY_SIZE_STATUS[0], sizeof(mmLB1_LB_MEMORY_SIZE_STATUS)/sizeof(mmLB1_LB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB1_LB_DESKTOP_HEIGHT", REG_MMIO, 0x081d, 2, &mmLB1_LB_DESKTOP_HEIGHT[0], sizeof(mmLB1_LB_DESKTOP_HEIGHT)/sizeof(mmLB1_LB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB1_LB_VLINE_START_END", REG_MMIO, 0x081e, 2, &mmLB1_LB_VLINE_START_END[0], sizeof(mmLB1_LB_VLINE_START_END)/sizeof(mmLB1_LB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB1_LB_VLINE2_START_END", REG_MMIO, 0x081f, 2, &mmLB1_LB_VLINE2_START_END[0], sizeof(mmLB1_LB_VLINE2_START_END)/sizeof(mmLB1_LB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB1_LB_V_COUNTER", REG_MMIO, 0x0820, 2, &mmLB1_LB_V_COUNTER[0], sizeof(mmLB1_LB_V_COUNTER)/sizeof(mmLB1_LB_V_COUNTER[0]), 0, 0 },
	{ "mmLB1_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x0821, 2, &mmLB1_LB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB1_LB_SNAPSHOT_V_COUNTER)/sizeof(mmLB1_LB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB1_LB_INTERRUPT_MASK", REG_MMIO, 0x0822, 2, &mmLB1_LB_INTERRUPT_MASK[0], sizeof(mmLB1_LB_INTERRUPT_MASK)/sizeof(mmLB1_LB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB1_LB_VLINE_STATUS", REG_MMIO, 0x0823, 2, &mmLB1_LB_VLINE_STATUS[0], sizeof(mmLB1_LB_VLINE_STATUS)/sizeof(mmLB1_LB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB1_LB_VLINE2_STATUS", REG_MMIO, 0x0824, 2, &mmLB1_LB_VLINE2_STATUS[0], sizeof(mmLB1_LB_VLINE2_STATUS)/sizeof(mmLB1_LB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB1_LB_VBLANK_STATUS", REG_MMIO, 0x0825, 2, &mmLB1_LB_VBLANK_STATUS[0], sizeof(mmLB1_LB_VBLANK_STATUS)/sizeof(mmLB1_LB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB1_LB_SYNC_RESET_SEL", REG_MMIO, 0x0826, 2, &mmLB1_LB_SYNC_RESET_SEL[0], sizeof(mmLB1_LB_SYNC_RESET_SEL)/sizeof(mmLB1_LB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x0827, 2, &mmLB1_LB_BLACK_KEYER_R_CR[0], sizeof(mmLB1_LB_BLACK_KEYER_R_CR)/sizeof(mmLB1_LB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x0828, 2, &mmLB1_LB_BLACK_KEYER_G_Y[0], sizeof(mmLB1_LB_BLACK_KEYER_G_Y)/sizeof(mmLB1_LB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x0829, 2, &mmLB1_LB_BLACK_KEYER_B_CB[0], sizeof(mmLB1_LB_BLACK_KEYER_B_CB)/sizeof(mmLB1_LB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x082a, 2, &mmLB1_LB_KEYER_COLOR_CTRL[0], sizeof(mmLB1_LB_KEYER_COLOR_CTRL)/sizeof(mmLB1_LB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x082b, 2, &mmLB1_LB_KEYER_COLOR_R_CR[0], sizeof(mmLB1_LB_KEYER_COLOR_R_CR)/sizeof(mmLB1_LB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x082c, 2, &mmLB1_LB_KEYER_COLOR_G_Y[0], sizeof(mmLB1_LB_KEYER_COLOR_G_Y)/sizeof(mmLB1_LB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x082d, 2, &mmLB1_LB_KEYER_COLOR_B_CB[0], sizeof(mmLB1_LB_KEYER_COLOR_B_CB)/sizeof(mmLB1_LB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x082e, 2, &mmLB1_LB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB1_LB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB1_LB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x082f, 2, &mmLB1_LB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB1_LB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB1_LB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x0830, 2, &mmLB1_LB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB1_LB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB1_LB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB1_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x0831, 2, &mmLB1_LB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB1_LB_BUFFER_LEVEL_STATUS)/sizeof(mmLB1_LB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB1_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x0832, 2, &mmLB1_LB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB1_LB_BUFFER_URGENCY_CTRL)/sizeof(mmLB1_LB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB1_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x0833, 2, &mmLB1_LB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB1_LB_BUFFER_URGENCY_STATUS)/sizeof(mmLB1_LB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB1_LB_BUFFER_STATUS", REG_MMIO, 0x0834, 2, &mmLB1_LB_BUFFER_STATUS[0], sizeof(mmLB1_LB_BUFFER_STATUS)/sizeof(mmLB1_LB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB1_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x0835, 2, &mmLB1_LB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB1_LB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB1_LB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_MODE", REG_MMIO, 0x0836, 2, &mmLB1_MVP_AFR_FLIP_MODE[0], sizeof(mmLB1_MVP_AFR_FLIP_MODE)/sizeof(mmLB1_MVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x0837, 2, &mmLB1_MVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmLB1_MVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmLB1_MVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB1_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x0838, 2, &mmLB1_MVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmLB1_MVP_FLIP_LINE_NUM_INSERT)/sizeof(mmLB1_MVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB1_DC_MVP_LB_CONTROL", REG_MMIO, 0x0839, 2, &mmLB1_DC_MVP_LB_CONTROL[0], sizeof(mmLB1_DC_MVP_LB_CONTROL)/sizeof(mmLB1_DC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmDCFE1_DCFE_CLOCK_CONTROL", REG_MMIO, 0x085a, 2, &mmDCFE1_DCFE_CLOCK_CONTROL[0], sizeof(mmDCFE1_DCFE_CLOCK_CONTROL)/sizeof(mmDCFE1_DCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFE1_DCFE_SOFT_RESET", REG_MMIO, 0x085b, 2, &mmDCFE1_DCFE_SOFT_RESET[0], sizeof(mmDCFE1_DCFE_SOFT_RESET)/sizeof(mmDCFE1_DCFE_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE1_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x085d, 2, &mmDCFE1_DCFE_MEM_PWR_CTRL[0], sizeof(mmDCFE1_DCFE_MEM_PWR_CTRL)/sizeof(mmDCFE1_DCFE_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFE1_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x085e, 2, &mmDCFE1_DCFE_MEM_PWR_CTRL2[0], sizeof(mmDCFE1_DCFE_MEM_PWR_CTRL2)/sizeof(mmDCFE1_DCFE_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFE1_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x085f, 2, &mmDCFE1_DCFE_MEM_PWR_STATUS[0], sizeof(mmDCFE1_DCFE_MEM_PWR_STATUS)/sizeof(mmDCFE1_DCFE_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFE1_DCFE_MISC", REG_MMIO, 0x0860, 2, &mmDCFE1_DCFE_MISC[0], sizeof(mmDCFE1_DCFE_MISC)/sizeof(mmDCFE1_DCFE_MISC[0]), 0, 0 },
	{ "mmDCFE1_DCFE_FLUSH", REG_MMIO, 0x0861, 2, &mmDCFE1_DCFE_FLUSH[0], sizeof(mmDCFE1_DCFE_FLUSH)/sizeof(mmDCFE1_DCFE_FLUSH[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_CNTL", REG_MMIO, 0x086e, 2, &mmDC_PERFMON4_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_CNTL2", REG_MMIO, 0x086f, 2, &mmDC_PERFMON4_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_STATE", REG_MMIO, 0x0870, 2, &mmDC_PERFMON4_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON4_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON4_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CNTL", REG_MMIO, 0x0871, 2, &mmDC_PERFMON4_PERFMON_CNTL[0], sizeof(mmDC_PERFMON4_PERFMON_CNTL)/sizeof(mmDC_PERFMON4_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CNTL2", REG_MMIO, 0x0872, 2, &mmDC_PERFMON4_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON4_PERFMON_CNTL2)/sizeof(mmDC_PERFMON4_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0873, 2, &mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_LOW", REG_MMIO, 0x0874, 2, &mmDC_PERFMON4_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON4_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON4_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_HI", REG_MMIO, 0x0875, 2, &mmDC_PERFMON4_PERFMON_HI[0], sizeof(mmDC_PERFMON4_PERFMON_HI)/sizeof(mmDC_PERFMON4_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_LOW", REG_MMIO, 0x0876, 2, &mmDC_PERFMON4_PERFMON_LOW[0], sizeof(mmDC_PERFMON4_PERFMON_LOW)/sizeof(mmDC_PERFMON4_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x087a, 2, &mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x087b, 2, &mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x087c, 2, &mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL)/sizeof(mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x087d, 2, &mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL)/sizeof(mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL", REG_MMIO, 0x087e, 2, &mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL[0], sizeof(mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL)/sizeof(mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x087f, 2, &mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL)/sizeof(mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2", REG_MMIO, 0x0880, 2, &mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2[0], sizeof(mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2)/sizeof(mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL", REG_MMIO, 0x0881, 2, &mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL[0], sizeof(mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL)/sizeof(mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_REPEATER_PROGRAM", REG_MMIO, 0x0882, 2, &mmDMIF_PG1_DPG_REPEATER_PROGRAM[0], sizeof(mmDMIF_PG1_DPG_REPEATER_PROGRAM)/sizeof(mmDMIF_PG1_DPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x0886, 2, &mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL)/sizeof(mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIF_PG1_DPG_DVMM_STATUS", REG_MMIO, 0x0887, 2, &mmDMIF_PG1_DPG_DVMM_STATUS[0], sizeof(mmDMIF_PG1_DPG_DVMM_STATUS)/sizeof(mmDMIF_PG1_DPG_DVMM_STATUS[0]), 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_SELECT", REG_MMIO, 0x089a, 2, &mmSCL1_SCL_COEF_RAM_SELECT[0], sizeof(mmSCL1_SCL_COEF_RAM_SELECT)/sizeof(mmSCL1_SCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x089b, 2, &mmSCL1_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL1_SCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL1_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL1_SCL_MODE", REG_MMIO, 0x089c, 2, &mmSCL1_SCL_MODE[0], sizeof(mmSCL1_SCL_MODE)/sizeof(mmSCL1_SCL_MODE[0]), 0, 0 },
	{ "mmSCL1_SCL_TAP_CONTROL", REG_MMIO, 0x089d, 2, &mmSCL1_SCL_TAP_CONTROL[0], sizeof(mmSCL1_SCL_TAP_CONTROL)/sizeof(mmSCL1_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_CONTROL", REG_MMIO, 0x089e, 2, &mmSCL1_SCL_CONTROL[0], sizeof(mmSCL1_SCL_CONTROL)/sizeof(mmSCL1_SCL_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_BYPASS_CONTROL", REG_MMIO, 0x089f, 2, &mmSCL1_SCL_BYPASS_CONTROL[0], sizeof(mmSCL1_SCL_BYPASS_CONTROL)/sizeof(mmSCL1_SCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x08a0, 2, &mmSCL1_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL1_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL1_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x08a1, 2, &mmSCL1_SCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL1_SCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL1_SCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x08a2, 2, &mmSCL1_SCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL1_SCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL1_SCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x08a3, 2, &mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x08a4, 2, &mmSCL1_SCL_HORZ_FILTER_INIT[0], sizeof(mmSCL1_SCL_HORZ_FILTER_INIT)/sizeof(mmSCL1_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x08a5, 2, &mmSCL1_SCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL1_SCL_VERT_FILTER_CONTROL)/sizeof(mmSCL1_SCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x08a6, 2, &mmSCL1_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL1_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL1_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT", REG_MMIO, 0x08a7, 2, &mmSCL1_SCL_VERT_FILTER_INIT[0], sizeof(mmSCL1_SCL_VERT_FILTER_INIT)/sizeof(mmSCL1_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x08a8, 2, &mmSCL1_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL1_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL1_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL1_SCL_ROUND_OFFSET", REG_MMIO, 0x08a9, 2, &mmSCL1_SCL_ROUND_OFFSET[0], sizeof(mmSCL1_SCL_ROUND_OFFSET)/sizeof(mmSCL1_SCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL1_SCL_UPDATE", REG_MMIO, 0x08aa, 2, &mmSCL1_SCL_UPDATE[0], sizeof(mmSCL1_SCL_UPDATE)/sizeof(mmSCL1_SCL_UPDATE[0]), 0, 0 },
	{ "mmSCL1_SCL_F_SHARP_CONTROL", REG_MMIO, 0x08ab, 2, &mmSCL1_SCL_F_SHARP_CONTROL[0], sizeof(mmSCL1_SCL_F_SHARP_CONTROL)/sizeof(mmSCL1_SCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_ALU_CONTROL", REG_MMIO, 0x08ac, 2, &mmSCL1_SCL_ALU_CONTROL[0], sizeof(mmSCL1_SCL_ALU_CONTROL)/sizeof(mmSCL1_SCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x08ad, 2, &mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL1_VIEWPORT_START_SECONDARY", REG_MMIO, 0x08ae, 2, &mmSCL1_VIEWPORT_START_SECONDARY[0], sizeof(mmSCL1_VIEWPORT_START_SECONDARY)/sizeof(mmSCL1_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCL1_VIEWPORT_START", REG_MMIO, 0x08af, 2, &mmSCL1_VIEWPORT_START[0], sizeof(mmSCL1_VIEWPORT_START)/sizeof(mmSCL1_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCL1_VIEWPORT_SIZE", REG_MMIO, 0x08b0, 2, &mmSCL1_VIEWPORT_SIZE[0], sizeof(mmSCL1_VIEWPORT_SIZE)/sizeof(mmSCL1_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x08b1, 2, &mmSCL1_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCL1_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCL1_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x08b2, 2, &mmSCL1_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCL1_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCL1_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x08b3, 2, &mmSCL1_SCL_MODE_CHANGE_DET1[0], sizeof(mmSCL1_SCL_MODE_CHANGE_DET1)/sizeof(mmSCL1_SCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x08b4, 2, &mmSCL1_SCL_MODE_CHANGE_DET2[0], sizeof(mmSCL1_SCL_MODE_CHANGE_DET2)/sizeof(mmSCL1_SCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x08b5, 2, &mmSCL1_SCL_MODE_CHANGE_DET3[0], sizeof(mmSCL1_SCL_MODE_CHANGE_DET3)/sizeof(mmSCL1_SCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x08b6, 2, &mmSCL1_SCL_MODE_CHANGE_MASK[0], sizeof(mmSCL1_SCL_MODE_CHANGE_MASK)/sizeof(mmSCL1_SCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmBLND1_BLND_CONTROL", REG_MMIO, 0x08c7, 2, &mmBLND1_BLND_CONTROL[0], sizeof(mmBLND1_BLND_CONTROL)/sizeof(mmBLND1_BLND_CONTROL[0]), 0, 0 },
	{ "mmBLND1_BLND_SM_CONTROL2", REG_MMIO, 0x08c8, 2, &mmBLND1_BLND_SM_CONTROL2[0], sizeof(mmBLND1_BLND_SM_CONTROL2)/sizeof(mmBLND1_BLND_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLND1_BLND_CONTROL2", REG_MMIO, 0x08c9, 2, &mmBLND1_BLND_CONTROL2[0], sizeof(mmBLND1_BLND_CONTROL2)/sizeof(mmBLND1_BLND_CONTROL2[0]), 0, 0 },
	{ "mmBLND1_BLND_UPDATE", REG_MMIO, 0x08ca, 2, &mmBLND1_BLND_UPDATE[0], sizeof(mmBLND1_BLND_UPDATE)/sizeof(mmBLND1_BLND_UPDATE[0]), 0, 0 },
	{ "mmBLND1_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x08cb, 2, &mmBLND1_BLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND1_BLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND1_BLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND1_BLND_V_UPDATE_LOCK", REG_MMIO, 0x08cc, 2, &mmBLND1_BLND_V_UPDATE_LOCK[0], sizeof(mmBLND1_BLND_V_UPDATE_LOCK)/sizeof(mmBLND1_BLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND1_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x08cd, 2, &mmBLND1_BLND_REG_UPDATE_STATUS[0], sizeof(mmBLND1_BLND_REG_UPDATE_STATUS)/sizeof(mmBLND1_BLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x08d2, 2, &mmCRTC1_CRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC1_CRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC1_CRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC1_CRTC_H_TOTAL", REG_MMIO, 0x08d3, 2, &mmCRTC1_CRTC_H_TOTAL[0], sizeof(mmCRTC1_CRTC_H_TOTAL)/sizeof(mmCRTC1_CRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_START_END", REG_MMIO, 0x08d4, 2, &mmCRTC1_CRTC_H_BLANK_START_END[0], sizeof(mmCRTC1_CRTC_H_BLANK_START_END)/sizeof(mmCRTC1_CRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A", REG_MMIO, 0x08d5, 2, &mmCRTC1_CRTC_H_SYNC_A[0], sizeof(mmCRTC1_CRTC_H_SYNC_A)/sizeof(mmCRTC1_CRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x08d6, 2, &mmCRTC1_CRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC1_CRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC1_CRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B", REG_MMIO, 0x08d7, 2, &mmCRTC1_CRTC_H_SYNC_B[0], sizeof(mmCRTC1_CRTC_H_SYNC_B)/sizeof(mmCRTC1_CRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x08d8, 2, &mmCRTC1_CRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC1_CRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC1_CRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VBI_END", REG_MMIO, 0x08d9, 2, &mmCRTC1_CRTC_VBI_END[0], sizeof(mmCRTC1_CRTC_VBI_END)/sizeof(mmCRTC1_CRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL", REG_MMIO, 0x08da, 2, &mmCRTC1_CRTC_V_TOTAL[0], sizeof(mmCRTC1_CRTC_V_TOTAL)/sizeof(mmCRTC1_CRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MIN", REG_MMIO, 0x08db, 2, &mmCRTC1_CRTC_V_TOTAL_MIN[0], sizeof(mmCRTC1_CRTC_V_TOTAL_MIN)/sizeof(mmCRTC1_CRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MAX", REG_MMIO, 0x08dc, 2, &mmCRTC1_CRTC_V_TOTAL_MAX[0], sizeof(mmCRTC1_CRTC_V_TOTAL_MAX)/sizeof(mmCRTC1_CRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x08dd, 2, &mmCRTC1_CRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC1_CRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC1_CRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x08de, 2, &mmCRTC1_CRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC1_CRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC1_CRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x08df, 2, &mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_BLANK_START_END", REG_MMIO, 0x08e0, 2, &mmCRTC1_CRTC_V_BLANK_START_END[0], sizeof(mmCRTC1_CRTC_V_BLANK_START_END)/sizeof(mmCRTC1_CRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A", REG_MMIO, 0x08e1, 2, &mmCRTC1_CRTC_V_SYNC_A[0], sizeof(mmCRTC1_CRTC_V_SYNC_A)/sizeof(mmCRTC1_CRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x08e2, 2, &mmCRTC1_CRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC1_CRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC1_CRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B", REG_MMIO, 0x08e3, 2, &mmCRTC1_CRTC_V_SYNC_B[0], sizeof(mmCRTC1_CRTC_V_SYNC_B)/sizeof(mmCRTC1_CRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x08e4, 2, &mmCRTC1_CRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC1_CRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC1_CRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_CNTL", REG_MMIO, 0x08e5, 2, &mmCRTC1_CRTC_DTMTEST_CNTL[0], sizeof(mmCRTC1_CRTC_DTMTEST_CNTL)/sizeof(mmCRTC1_CRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x08e6, 2, &mmCRTC1_CRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC1_CRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC1_CRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_CNTL", REG_MMIO, 0x08e7, 2, &mmCRTC1_CRTC_TRIGA_CNTL[0], sizeof(mmCRTC1_CRTC_TRIGA_CNTL)/sizeof(mmCRTC1_CRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x08e8, 2, &mmCRTC1_CRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC1_CRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC1_CRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_CNTL", REG_MMIO, 0x08e9, 2, &mmCRTC1_CRTC_TRIGB_CNTL[0], sizeof(mmCRTC1_CRTC_TRIGB_CNTL)/sizeof(mmCRTC1_CRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x08ea, 2, &mmCRTC1_CRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC1_CRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC1_CRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x08eb, 2, &mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_FLOW_CONTROL", REG_MMIO, 0x08ec, 2, &mmCRTC1_CRTC_FLOW_CONTROL[0], sizeof(mmCRTC1_CRTC_FLOW_CONTROL)/sizeof(mmCRTC1_CRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x08ed, 2, &mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC1_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x08ee, 2, &mmCRTC1_CRTC_AVSYNC_COUNTER[0], sizeof(mmCRTC1_CRTC_AVSYNC_COUNTER)/sizeof(mmCRTC1_CRTC_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CONTROL", REG_MMIO, 0x08ef, 2, &mmCRTC1_CRTC_CONTROL[0], sizeof(mmCRTC1_CRTC_CONTROL)/sizeof(mmCRTC1_CRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_CONTROL", REG_MMIO, 0x08f0, 2, &mmCRTC1_CRTC_BLANK_CONTROL[0], sizeof(mmCRTC1_CRTC_BLANK_CONTROL)/sizeof(mmCRTC1_CRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x08f1, 2, &mmCRTC1_CRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC1_CRTC_INTERLACE_CONTROL)/sizeof(mmCRTC1_CRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_STATUS", REG_MMIO, 0x08f2, 2, &mmCRTC1_CRTC_INTERLACE_STATUS[0], sizeof(mmCRTC1_CRTC_INTERLACE_STATUS)/sizeof(mmCRTC1_CRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x08f3, 2, &mmCRTC1_CRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC1_CRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC1_CRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x08f4, 2, &mmCRTC1_CRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC1_CRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC1_CRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC1_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x08f5, 2, &mmCRTC1_CRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC1_CRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC1_CRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STATUS", REG_MMIO, 0x08f6, 2, &mmCRTC1_CRTC_STATUS[0], sizeof(mmCRTC1_CRTC_STATUS)/sizeof(mmCRTC1_CRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_POSITION", REG_MMIO, 0x08f7, 2, &mmCRTC1_CRTC_STATUS_POSITION[0], sizeof(mmCRTC1_CRTC_STATUS_POSITION)/sizeof(mmCRTC1_CRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC1_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x08f8, 2, &mmCRTC1_CRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC1_CRTC_NOM_VERT_POSITION)/sizeof(mmCRTC1_CRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x08f9, 2, &mmCRTC1_CRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC1_CRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC1_CRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x08fa, 2, &mmCRTC1_CRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC1_CRTC_STATUS_VF_COUNT)/sizeof(mmCRTC1_CRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x08fb, 2, &mmCRTC1_CRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC1_CRTC_STATUS_HV_COUNT)/sizeof(mmCRTC1_CRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_CONTROL", REG_MMIO, 0x08fc, 2, &mmCRTC1_CRTC_COUNT_CONTROL[0], sizeof(mmCRTC1_CRTC_COUNT_CONTROL)/sizeof(mmCRTC1_CRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_RESET", REG_MMIO, 0x08fd, 2, &mmCRTC1_CRTC_COUNT_RESET[0], sizeof(mmCRTC1_CRTC_COUNT_RESET)/sizeof(mmCRTC1_CRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x08fe, 2, &mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x08ff, 2, &mmCRTC1_CRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC1_CRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC1_CRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_STATUS", REG_MMIO, 0x0900, 2, &mmCRTC1_CRTC_STEREO_STATUS[0], sizeof(mmCRTC1_CRTC_STEREO_STATUS)/sizeof(mmCRTC1_CRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_CONTROL", REG_MMIO, 0x0901, 2, &mmCRTC1_CRTC_STEREO_CONTROL[0], sizeof(mmCRTC1_CRTC_STEREO_CONTROL)/sizeof(mmCRTC1_CRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x0902, 2, &mmCRTC1_CRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC1_CRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC1_CRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x0903, 2, &mmCRTC1_CRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC1_CRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC1_CRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x0904, 2, &mmCRTC1_CRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC1_CRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC1_CRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x0905, 2, &mmCRTC1_CRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC1_CRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC1_CRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC1_CRTC_START_LINE_CONTROL", REG_MMIO, 0x0906, 2, &mmCRTC1_CRTC_START_LINE_CONTROL[0], sizeof(mmCRTC1_CRTC_START_LINE_CONTROL)/sizeof(mmCRTC1_CRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x0907, 2, &mmCRTC1_CRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC1_CRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC1_CRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_UPDATE_LOCK", REG_MMIO, 0x0908, 2, &mmCRTC1_CRTC_UPDATE_LOCK[0], sizeof(mmCRTC1_CRTC_UPDATE_LOCK)/sizeof(mmCRTC1_CRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x0909, 2, &mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x090a, 2, &mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x090b, 2, &mmCRTC1_CRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC1_CRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC1_CRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x090c, 2, &mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x090d, 2, &mmCRTC1_CRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC1_CRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC1_CRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x090e, 2, &mmCRTC1_CRTC_MASTER_UPDATE_LOCK[0], sizeof(mmCRTC1_CRTC_MASTER_UPDATE_LOCK)/sizeof(mmCRTC1_CRTC_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x090f, 2, &mmCRTC1_CRTC_MASTER_UPDATE_MODE[0], sizeof(mmCRTC1_CRTC_MASTER_UPDATE_MODE)/sizeof(mmCRTC1_CRTC_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x0910, 2, &mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x0911, 2, &mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC1_CRTC_MVP_STATUS", REG_MMIO, 0x0912, 2, &mmCRTC1_CRTC_MVP_STATUS[0], sizeof(mmCRTC1_CRTC_MVP_STATUS)/sizeof(mmCRTC1_CRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_EN", REG_MMIO, 0x0913, 2, &mmCRTC1_CRTC_MASTER_EN[0], sizeof(mmCRTC1_CRTC_MASTER_EN)/sizeof(mmCRTC1_CRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x0914, 2, &mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x0915, 2, &mmCRTC1_CRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC1_CRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC1_CRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x0917, 2, &mmCRTC1_CRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC1_CRTC_OVERSCAN_COLOR)/sizeof(mmCRTC1_CRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC1_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x0918, 2, &mmCRTC1_CRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC1_CRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC1_CRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x0919, 2, &mmCRTC1_CRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC1_CRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC1_CRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x091a, 2, &mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_BLACK_COLOR", REG_MMIO, 0x091b, 2, &mmCRTC1_CRTC_BLACK_COLOR[0], sizeof(mmCRTC1_CRTC_BLACK_COLOR)/sizeof(mmCRTC1_CRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC1_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x091c, 2, &mmCRTC1_CRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC1_CRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC1_CRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x091d, 2, &mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x091e, 2, &mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x091f, 2, &mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x0920, 2, &mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x0921, 2, &mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x0922, 2, &mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC_CNTL", REG_MMIO, 0x0923, 2, &mmCRTC1_CRTC_CRC_CNTL[0], sizeof(mmCRTC1_CRTC_CRC_CNTL)/sizeof(mmCRTC1_CRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x0924, 2, &mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x0925, 2, &mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x0926, 2, &mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x0927, 2, &mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_DATA_RG", REG_MMIO, 0x0928, 2, &mmCRTC1_CRTC_CRC0_DATA_RG[0], sizeof(mmCRTC1_CRTC_CRC0_DATA_RG)/sizeof(mmCRTC1_CRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_DATA_B", REG_MMIO, 0x0929, 2, &mmCRTC1_CRTC_CRC0_DATA_B[0], sizeof(mmCRTC1_CRTC_CRC0_DATA_B)/sizeof(mmCRTC1_CRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x092a, 2, &mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x092b, 2, &mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x092c, 2, &mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x092d, 2, &mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_DATA_RG", REG_MMIO, 0x092e, 2, &mmCRTC1_CRTC_CRC1_DATA_RG[0], sizeof(mmCRTC1_CRTC_CRC1_DATA_RG)/sizeof(mmCRTC1_CRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_DATA_B", REG_MMIO, 0x092f, 2, &mmCRTC1_CRTC_CRC1_DATA_B[0], sizeof(mmCRTC1_CRTC_CRC1_DATA_B)/sizeof(mmCRTC1_CRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x0930, 2, &mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x0931, 2, &mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x0932, 2, &mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x0933, 2, &mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x0934, 2, &mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x0935, 2, &mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x0936, 2, &mmCRTC1_CRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC1_CRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC1_CRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x0937, 2, &mmCRTC1_CRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC1_CRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC1_CRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x0938, 2, &mmCRTC1_CRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC1_CRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC1_CRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC1_CRTC_GSL_WINDOW", REG_MMIO, 0x0939, 2, &mmCRTC1_CRTC_GSL_WINDOW[0], sizeof(mmCRTC1_CRTC_GSL_WINDOW)/sizeof(mmCRTC1_CRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC1_CRTC_GSL_CONTROL", REG_MMIO, 0x093a, 2, &mmCRTC1_CRTC_GSL_CONTROL[0], sizeof(mmCRTC1_CRTC_GSL_CONTROL)/sizeof(mmCRTC1_CRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x093d, 2, &mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS[0], sizeof(mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS)/sizeof(mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC1_CRTC_DRR_CONTROL", REG_MMIO, 0x093e, 2, &mmCRTC1_CRTC_DRR_CONTROL[0], sizeof(mmCRTC1_CRTC_DRR_CONTROL)/sizeof(mmCRTC1_CRTC_DRR_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x0942, 2, &mmFMT1_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT1_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT1_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x0943, 2, &mmFMT1_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT1_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT1_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x0944, 2, &mmFMT1_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT1_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT1_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT1_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x0945, 2, &mmFMT1_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT1_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT1_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT1_FMT_CONTROL", REG_MMIO, 0x0946, 2, &mmFMT1_FMT_CONTROL[0], sizeof(mmFMT1_FMT_CONTROL)/sizeof(mmFMT1_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x0947, 2, &mmFMT1_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT1_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT1_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x0948, 2, &mmFMT1_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT1_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT1_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x0949, 2, &mmFMT1_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT1_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT1_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x094a, 2, &mmFMT1_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT1_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT1_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_CNTL", REG_MMIO, 0x094e, 2, &mmFMT1_FMT_CLAMP_CNTL[0], sizeof(mmFMT1_FMT_CLAMP_CNTL)/sizeof(mmFMT1_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT1_FMT_CRC_CNTL", REG_MMIO, 0x094f, 2, &mmFMT1_FMT_CRC_CNTL[0], sizeof(mmFMT1_FMT_CRC_CNTL)/sizeof(mmFMT1_FMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x0950, 2, &mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x0951, 2, &mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x0952, 2, &mmFMT1_FMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT1_FMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT1_FMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x0953, 2, &mmFMT1_FMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT1_FMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT1_FMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x0954, 2, &mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_420_HBLANK_EARLY_START", REG_MMIO, 0x0955, 2, &mmFMT1_FMT_420_HBLANK_EARLY_START[0], sizeof(mmFMT1_FMT_420_HBLANK_EARLY_START)/sizeof(mmFMT1_FMT_420_HBLANK_EARLY_START[0]), 0, 0 },
	{ "mmDCP2_GRPH_ENABLE", REG_MMIO, 0x095a, 2, &mmDCP2_GRPH_ENABLE[0], sizeof(mmDCP2_GRPH_ENABLE)/sizeof(mmDCP2_GRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP2_GRPH_CONTROL", REG_MMIO, 0x095b, 2, &mmDCP2_GRPH_CONTROL[0], sizeof(mmDCP2_GRPH_CONTROL)/sizeof(mmDCP2_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x095c, 2, &mmDCP2_GRPH_LUT_10BIT_BYPASS[0], sizeof(mmDCP2_GRPH_LUT_10BIT_BYPASS)/sizeof(mmDCP2_GRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP2_GRPH_SWAP_CNTL", REG_MMIO, 0x095d, 2, &mmDCP2_GRPH_SWAP_CNTL[0], sizeof(mmDCP2_GRPH_SWAP_CNTL)/sizeof(mmDCP2_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x095e, 2, &mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x095f, 2, &mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP2_GRPH_PITCH", REG_MMIO, 0x0960, 2, &mmDCP2_GRPH_PITCH[0], sizeof(mmDCP2_GRPH_PITCH)/sizeof(mmDCP2_GRPH_PITCH[0]), 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0961, 2, &mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0962, 2, &mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x0963, 2, &mmDCP2_GRPH_SURFACE_OFFSET_X[0], sizeof(mmDCP2_GRPH_SURFACE_OFFSET_X)/sizeof(mmDCP2_GRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x0964, 2, &mmDCP2_GRPH_SURFACE_OFFSET_Y[0], sizeof(mmDCP2_GRPH_SURFACE_OFFSET_Y)/sizeof(mmDCP2_GRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP2_GRPH_X_START", REG_MMIO, 0x0965, 2, &mmDCP2_GRPH_X_START[0], sizeof(mmDCP2_GRPH_X_START)/sizeof(mmDCP2_GRPH_X_START[0]), 0, 0 },
	{ "mmDCP2_GRPH_Y_START", REG_MMIO, 0x0966, 2, &mmDCP2_GRPH_Y_START[0], sizeof(mmDCP2_GRPH_Y_START)/sizeof(mmDCP2_GRPH_Y_START[0]), 0, 0 },
	{ "mmDCP2_GRPH_X_END", REG_MMIO, 0x0967, 2, &mmDCP2_GRPH_X_END[0], sizeof(mmDCP2_GRPH_X_END)/sizeof(mmDCP2_GRPH_X_END[0]), 0, 0 },
	{ "mmDCP2_GRPH_Y_END", REG_MMIO, 0x0968, 2, &mmDCP2_GRPH_Y_END[0], sizeof(mmDCP2_GRPH_Y_END)/sizeof(mmDCP2_GRPH_Y_END[0]), 0, 0 },
	{ "mmDCP2_INPUT_GAMMA_CONTROL", REG_MMIO, 0x0969, 2, &mmDCP2_INPUT_GAMMA_CONTROL[0], sizeof(mmDCP2_INPUT_GAMMA_CONTROL)/sizeof(mmDCP2_INPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_UPDATE", REG_MMIO, 0x096a, 2, &mmDCP2_GRPH_UPDATE[0], sizeof(mmDCP2_GRPH_UPDATE)/sizeof(mmDCP2_GRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP2_GRPH_FLIP_CONTROL", REG_MMIO, 0x096b, 2, &mmDCP2_GRPH_FLIP_CONTROL[0], sizeof(mmDCP2_GRPH_FLIP_CONTROL)/sizeof(mmDCP2_GRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x096c, 2, &mmDCP2_GRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmDCP2_GRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmDCP2_GRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP2_GRPH_DFQ_CONTROL", REG_MMIO, 0x096d, 2, &mmDCP2_GRPH_DFQ_CONTROL[0], sizeof(mmDCP2_GRPH_DFQ_CONTROL)/sizeof(mmDCP2_GRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_DFQ_STATUS", REG_MMIO, 0x096e, 2, &mmDCP2_GRPH_DFQ_STATUS[0], sizeof(mmDCP2_GRPH_DFQ_STATUS)/sizeof(mmDCP2_GRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x096f, 2, &mmDCP2_GRPH_INTERRUPT_STATUS[0], sizeof(mmDCP2_GRPH_INTERRUPT_STATUS)/sizeof(mmDCP2_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x0970, 2, &mmDCP2_GRPH_INTERRUPT_CONTROL[0], sizeof(mmDCP2_GRPH_INTERRUPT_CONTROL)/sizeof(mmDCP2_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x0971, 2, &mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x0972, 2, &mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_PITCH", REG_MMIO, 0x0973, 2, &mmDCP2_GRPH_COMPRESS_PITCH[0], sizeof(mmDCP2_GRPH_COMPRESS_PITCH)/sizeof(mmDCP2_GRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0974, 2, &mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x0975, 2, &mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmDCP2_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x0976, 2, &mmDCP2_PRESCALE_GRPH_CONTROL[0], sizeof(mmDCP2_PRESCALE_GRPH_CONTROL)/sizeof(mmDCP2_PRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x0977, 2, &mmDCP2_PRESCALE_VALUES_GRPH_R[0], sizeof(mmDCP2_PRESCALE_VALUES_GRPH_R)/sizeof(mmDCP2_PRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x0978, 2, &mmDCP2_PRESCALE_VALUES_GRPH_G[0], sizeof(mmDCP2_PRESCALE_VALUES_GRPH_G)/sizeof(mmDCP2_PRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x0979, 2, &mmDCP2_PRESCALE_VALUES_GRPH_B[0], sizeof(mmDCP2_PRESCALE_VALUES_GRPH_B)/sizeof(mmDCP2_PRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP2_INPUT_CSC_CONTROL", REG_MMIO, 0x097a, 2, &mmDCP2_INPUT_CSC_CONTROL[0], sizeof(mmDCP2_INPUT_CSC_CONTROL)/sizeof(mmDCP2_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP2_INPUT_CSC_C11_C12", REG_MMIO, 0x097b, 2, &mmDCP2_INPUT_CSC_C11_C12[0], sizeof(mmDCP2_INPUT_CSC_C11_C12)/sizeof(mmDCP2_INPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP2_INPUT_CSC_C13_C14", REG_MMIO, 0x097c, 2, &mmDCP2_INPUT_CSC_C13_C14[0], sizeof(mmDCP2_INPUT_CSC_C13_C14)/sizeof(mmDCP2_INPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP2_INPUT_CSC_C21_C22", REG_MMIO, 0x097d, 2, &mmDCP2_INPUT_CSC_C21_C22[0], sizeof(mmDCP2_INPUT_CSC_C21_C22)/sizeof(mmDCP2_INPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP2_INPUT_CSC_C23_C24", REG_MMIO, 0x097e, 2, &mmDCP2_INPUT_CSC_C23_C24[0], sizeof(mmDCP2_INPUT_CSC_C23_C24)/sizeof(mmDCP2_INPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP2_INPUT_CSC_C31_C32", REG_MMIO, 0x097f, 2, &mmDCP2_INPUT_CSC_C31_C32[0], sizeof(mmDCP2_INPUT_CSC_C31_C32)/sizeof(mmDCP2_INPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP2_INPUT_CSC_C33_C34", REG_MMIO, 0x0980, 2, &mmDCP2_INPUT_CSC_C33_C34[0], sizeof(mmDCP2_INPUT_CSC_C33_C34)/sizeof(mmDCP2_INPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_CONTROL", REG_MMIO, 0x0981, 2, &mmDCP2_OUTPUT_CSC_CONTROL[0], sizeof(mmDCP2_OUTPUT_CSC_CONTROL)/sizeof(mmDCP2_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C11_C12", REG_MMIO, 0x0982, 2, &mmDCP2_OUTPUT_CSC_C11_C12[0], sizeof(mmDCP2_OUTPUT_CSC_C11_C12)/sizeof(mmDCP2_OUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C13_C14", REG_MMIO, 0x0983, 2, &mmDCP2_OUTPUT_CSC_C13_C14[0], sizeof(mmDCP2_OUTPUT_CSC_C13_C14)/sizeof(mmDCP2_OUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C21_C22", REG_MMIO, 0x0984, 2, &mmDCP2_OUTPUT_CSC_C21_C22[0], sizeof(mmDCP2_OUTPUT_CSC_C21_C22)/sizeof(mmDCP2_OUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C23_C24", REG_MMIO, 0x0985, 2, &mmDCP2_OUTPUT_CSC_C23_C24[0], sizeof(mmDCP2_OUTPUT_CSC_C23_C24)/sizeof(mmDCP2_OUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C31_C32", REG_MMIO, 0x0986, 2, &mmDCP2_OUTPUT_CSC_C31_C32[0], sizeof(mmDCP2_OUTPUT_CSC_C31_C32)/sizeof(mmDCP2_OUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C33_C34", REG_MMIO, 0x0987, 2, &mmDCP2_OUTPUT_CSC_C33_C34[0], sizeof(mmDCP2_OUTPUT_CSC_C33_C34)/sizeof(mmDCP2_OUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x0988, 2, &mmDCP2_COMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmDCP2_COMM_MATRIXA_TRANS_C11_C12)/sizeof(mmDCP2_COMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x0989, 2, &mmDCP2_COMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmDCP2_COMM_MATRIXA_TRANS_C13_C14)/sizeof(mmDCP2_COMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x098a, 2, &mmDCP2_COMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmDCP2_COMM_MATRIXA_TRANS_C21_C22)/sizeof(mmDCP2_COMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x098b, 2, &mmDCP2_COMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmDCP2_COMM_MATRIXA_TRANS_C23_C24)/sizeof(mmDCP2_COMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x098c, 2, &mmDCP2_COMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmDCP2_COMM_MATRIXA_TRANS_C31_C32)/sizeof(mmDCP2_COMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x098d, 2, &mmDCP2_COMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmDCP2_COMM_MATRIXA_TRANS_C33_C34)/sizeof(mmDCP2_COMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x098e, 2, &mmDCP2_COMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmDCP2_COMM_MATRIXB_TRANS_C11_C12)/sizeof(mmDCP2_COMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x098f, 2, &mmDCP2_COMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmDCP2_COMM_MATRIXB_TRANS_C13_C14)/sizeof(mmDCP2_COMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x0990, 2, &mmDCP2_COMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmDCP2_COMM_MATRIXB_TRANS_C21_C22)/sizeof(mmDCP2_COMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x0991, 2, &mmDCP2_COMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmDCP2_COMM_MATRIXB_TRANS_C23_C24)/sizeof(mmDCP2_COMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x0992, 2, &mmDCP2_COMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmDCP2_COMM_MATRIXB_TRANS_C31_C32)/sizeof(mmDCP2_COMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x0993, 2, &mmDCP2_COMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmDCP2_COMM_MATRIXB_TRANS_C33_C34)/sizeof(mmDCP2_COMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP2_DENORM_CONTROL", REG_MMIO, 0x0994, 2, &mmDCP2_DENORM_CONTROL[0], sizeof(mmDCP2_DENORM_CONTROL)/sizeof(mmDCP2_DENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP2_OUT_ROUND_CONTROL", REG_MMIO, 0x0995, 2, &mmDCP2_OUT_ROUND_CONTROL[0], sizeof(mmDCP2_OUT_ROUND_CONTROL)/sizeof(mmDCP2_OUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x0996, 2, &mmDCP2_OUT_CLAMP_CONTROL_R_CR[0], sizeof(mmDCP2_OUT_CLAMP_CONTROL_R_CR)/sizeof(mmDCP2_OUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x0997, 2, &mmDCP2_OUT_CLAMP_CONTROL_G_Y[0], sizeof(mmDCP2_OUT_CLAMP_CONTROL_G_Y)/sizeof(mmDCP2_OUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x0998, 2, &mmDCP2_OUT_CLAMP_CONTROL_B_CB[0], sizeof(mmDCP2_OUT_CLAMP_CONTROL_B_CB)/sizeof(mmDCP2_OUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP2_KEY_CONTROL", REG_MMIO, 0x0999, 2, &mmDCP2_KEY_CONTROL[0], sizeof(mmDCP2_KEY_CONTROL)/sizeof(mmDCP2_KEY_CONTROL[0]), 0, 0 },
	{ "mmDCP2_KEY_RANGE_ALPHA", REG_MMIO, 0x099a, 2, &mmDCP2_KEY_RANGE_ALPHA[0], sizeof(mmDCP2_KEY_RANGE_ALPHA)/sizeof(mmDCP2_KEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP2_KEY_RANGE_RED", REG_MMIO, 0x099b, 2, &mmDCP2_KEY_RANGE_RED[0], sizeof(mmDCP2_KEY_RANGE_RED)/sizeof(mmDCP2_KEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP2_KEY_RANGE_GREEN", REG_MMIO, 0x099c, 2, &mmDCP2_KEY_RANGE_GREEN[0], sizeof(mmDCP2_KEY_RANGE_GREEN)/sizeof(mmDCP2_KEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP2_KEY_RANGE_BLUE", REG_MMIO, 0x099d, 2, &mmDCP2_KEY_RANGE_BLUE[0], sizeof(mmDCP2_KEY_RANGE_BLUE)/sizeof(mmDCP2_KEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP2_DEGAMMA_CONTROL", REG_MMIO, 0x099e, 2, &mmDCP2_DEGAMMA_CONTROL[0], sizeof(mmDCP2_DEGAMMA_CONTROL)/sizeof(mmDCP2_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_CONTROL", REG_MMIO, 0x099f, 2, &mmDCP2_GAMUT_REMAP_CONTROL[0], sizeof(mmDCP2_GAMUT_REMAP_CONTROL)/sizeof(mmDCP2_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C11_C12", REG_MMIO, 0x09a0, 2, &mmDCP2_GAMUT_REMAP_C11_C12[0], sizeof(mmDCP2_GAMUT_REMAP_C11_C12)/sizeof(mmDCP2_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C13_C14", REG_MMIO, 0x09a1, 2, &mmDCP2_GAMUT_REMAP_C13_C14[0], sizeof(mmDCP2_GAMUT_REMAP_C13_C14)/sizeof(mmDCP2_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C21_C22", REG_MMIO, 0x09a2, 2, &mmDCP2_GAMUT_REMAP_C21_C22[0], sizeof(mmDCP2_GAMUT_REMAP_C21_C22)/sizeof(mmDCP2_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C23_C24", REG_MMIO, 0x09a3, 2, &mmDCP2_GAMUT_REMAP_C23_C24[0], sizeof(mmDCP2_GAMUT_REMAP_C23_C24)/sizeof(mmDCP2_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C31_C32", REG_MMIO, 0x09a4, 2, &mmDCP2_GAMUT_REMAP_C31_C32[0], sizeof(mmDCP2_GAMUT_REMAP_C31_C32)/sizeof(mmDCP2_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C33_C34", REG_MMIO, 0x09a5, 2, &mmDCP2_GAMUT_REMAP_C33_C34[0], sizeof(mmDCP2_GAMUT_REMAP_C33_C34)/sizeof(mmDCP2_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP2_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x09a6, 2, &mmDCP2_DCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP2_DCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP2_DCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP2_DCP_RANDOM_SEEDS", REG_MMIO, 0x09a7, 2, &mmDCP2_DCP_RANDOM_SEEDS[0], sizeof(mmDCP2_DCP_RANDOM_SEEDS)/sizeof(mmDCP2_DCP_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmDCP2_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x09a8, 2, &mmDCP2_DCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP2_DCP_FP_CONVERTED_FIELD)/sizeof(mmDCP2_DCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP2_CUR_CONTROL", REG_MMIO, 0x09a9, 2, &mmDCP2_CUR_CONTROL[0], sizeof(mmDCP2_CUR_CONTROL)/sizeof(mmDCP2_CUR_CONTROL[0]), 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS", REG_MMIO, 0x09aa, 2, &mmDCP2_CUR_SURFACE_ADDRESS[0], sizeof(mmDCP2_CUR_SURFACE_ADDRESS)/sizeof(mmDCP2_CUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP2_CUR_SIZE", REG_MMIO, 0x09ab, 2, &mmDCP2_CUR_SIZE[0], sizeof(mmDCP2_CUR_SIZE)/sizeof(mmDCP2_CUR_SIZE[0]), 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x09ac, 2, &mmDCP2_CUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP2_CUR_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP2_CUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP2_CUR_POSITION", REG_MMIO, 0x09ad, 2, &mmDCP2_CUR_POSITION[0], sizeof(mmDCP2_CUR_POSITION)/sizeof(mmDCP2_CUR_POSITION[0]), 0, 0 },
	{ "mmDCP2_CUR_HOT_SPOT", REG_MMIO, 0x09ae, 2, &mmDCP2_CUR_HOT_SPOT[0], sizeof(mmDCP2_CUR_HOT_SPOT)/sizeof(mmDCP2_CUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP2_CUR_COLOR1", REG_MMIO, 0x09af, 2, &mmDCP2_CUR_COLOR1[0], sizeof(mmDCP2_CUR_COLOR1)/sizeof(mmDCP2_CUR_COLOR1[0]), 0, 0 },
	{ "mmDCP2_CUR_COLOR2", REG_MMIO, 0x09b0, 2, &mmDCP2_CUR_COLOR2[0], sizeof(mmDCP2_CUR_COLOR2)/sizeof(mmDCP2_CUR_COLOR2[0]), 0, 0 },
	{ "mmDCP2_CUR_UPDATE", REG_MMIO, 0x09b1, 2, &mmDCP2_CUR_UPDATE[0], sizeof(mmDCP2_CUR_UPDATE)/sizeof(mmDCP2_CUR_UPDATE[0]), 0, 0 },
	{ "mmDCP2_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x09bb, 2, &mmDCP2_CUR_REQUEST_FILTER_CNTL[0], sizeof(mmDCP2_CUR_REQUEST_FILTER_CNTL)/sizeof(mmDCP2_CUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP2_CUR_STEREO_CONTROL", REG_MMIO, 0x09bc, 2, &mmDCP2_CUR_STEREO_CONTROL[0], sizeof(mmDCP2_CUR_STEREO_CONTROL)/sizeof(mmDCP2_CUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_RW_MODE", REG_MMIO, 0x09be, 2, &mmDCP2_DC_LUT_RW_MODE[0], sizeof(mmDCP2_DC_LUT_RW_MODE)/sizeof(mmDCP2_DC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_RW_INDEX", REG_MMIO, 0x09bf, 2, &mmDCP2_DC_LUT_RW_INDEX[0], sizeof(mmDCP2_DC_LUT_RW_INDEX)/sizeof(mmDCP2_DC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_SEQ_COLOR", REG_MMIO, 0x09c0, 2, &mmDCP2_DC_LUT_SEQ_COLOR[0], sizeof(mmDCP2_DC_LUT_SEQ_COLOR)/sizeof(mmDCP2_DC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_PWL_DATA", REG_MMIO, 0x09c1, 2, &mmDCP2_DC_LUT_PWL_DATA[0], sizeof(mmDCP2_DC_LUT_PWL_DATA)/sizeof(mmDCP2_DC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_30_COLOR", REG_MMIO, 0x09c2, 2, &mmDCP2_DC_LUT_30_COLOR[0], sizeof(mmDCP2_DC_LUT_30_COLOR)/sizeof(mmDCP2_DC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x09c3, 2, &mmDCP2_DC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDCP2_DC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDCP2_DC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x09c4, 2, &mmDCP2_DC_LUT_WRITE_EN_MASK[0], sizeof(mmDCP2_DC_LUT_WRITE_EN_MASK)/sizeof(mmDCP2_DC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_AUTOFILL", REG_MMIO, 0x09c5, 2, &mmDCP2_DC_LUT_AUTOFILL[0], sizeof(mmDCP2_DC_LUT_AUTOFILL)/sizeof(mmDCP2_DC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_CONTROL", REG_MMIO, 0x09c6, 2, &mmDCP2_DC_LUT_CONTROL[0], sizeof(mmDCP2_DC_LUT_CONTROL)/sizeof(mmDCP2_DC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x09c7, 2, &mmDCP2_DC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDCP2_DC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDCP2_DC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x09c8, 2, &mmDCP2_DC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDCP2_DC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDCP2_DC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x09c9, 2, &mmDCP2_DC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDCP2_DC_LUT_BLACK_OFFSET_RED)/sizeof(mmDCP2_DC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x09ca, 2, &mmDCP2_DC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDCP2_DC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDCP2_DC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x09cb, 2, &mmDCP2_DC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDCP2_DC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDCP2_DC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x09cc, 2, &mmDCP2_DC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDCP2_DC_LUT_WHITE_OFFSET_RED)/sizeof(mmDCP2_DC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP2_DCP_CRC_CONTROL", REG_MMIO, 0x09cd, 2, &mmDCP2_DCP_CRC_CONTROL[0], sizeof(mmDCP2_DCP_CRC_CONTROL)/sizeof(mmDCP2_DCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP2_DCP_CRC_MASK", REG_MMIO, 0x09ce, 2, &mmDCP2_DCP_CRC_MASK[0], sizeof(mmDCP2_DCP_CRC_MASK)/sizeof(mmDCP2_DCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP2_DCP_CRC_CURRENT", REG_MMIO, 0x09cf, 2, &mmDCP2_DCP_CRC_CURRENT[0], sizeof(mmDCP2_DCP_CRC_CURRENT)/sizeof(mmDCP2_DCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP2_DVMM_PTE_CONTROL", REG_MMIO, 0x09d0, 2, &mmDCP2_DVMM_PTE_CONTROL[0], sizeof(mmDCP2_DVMM_PTE_CONTROL)/sizeof(mmDCP2_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmDCP2_DCP_CRC_LAST", REG_MMIO, 0x09d1, 2, &mmDCP2_DCP_CRC_LAST[0], sizeof(mmDCP2_DCP_CRC_LAST)/sizeof(mmDCP2_DCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP2_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x09d2, 2, &mmDCP2_DVMM_PTE_ARB_CONTROL[0], sizeof(mmDCP2_DVMM_PTE_ARB_CONTROL)/sizeof(mmDCP2_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x09d4, 2, &mmDCP2_GRPH_FLIP_RATE_CNTL[0], sizeof(mmDCP2_GRPH_FLIP_RATE_CNTL)/sizeof(mmDCP2_GRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP2_DCP_GSL_CONTROL", REG_MMIO, 0x09d5, 2, &mmDCP2_DCP_GSL_CONTROL[0], sizeof(mmDCP2_DCP_GSL_CONTROL)/sizeof(mmDCP2_DCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x09d6, 2, &mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP2_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x09dc, 2, &mmDCP2_GRPH_STEREOSYNC_FLIP[0], sizeof(mmDCP2_GRPH_STEREOSYNC_FLIP)/sizeof(mmDCP2_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP2_HW_ROTATION", REG_MMIO, 0x09de, 2, &mmDCP2_HW_ROTATION[0], sizeof(mmDCP2_HW_ROTATION)/sizeof(mmDCP2_HW_ROTATION[0]), 0, 0 },
	{ "mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x09df, 2, &mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CONTROL", REG_MMIO, 0x09e0, 2, &mmDCP2_REGAMMA_CONTROL[0], sizeof(mmDCP2_REGAMMA_CONTROL)/sizeof(mmDCP2_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_INDEX", REG_MMIO, 0x09e1, 2, &mmDCP2_REGAMMA_LUT_INDEX[0], sizeof(mmDCP2_REGAMMA_LUT_INDEX)/sizeof(mmDCP2_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_DATA", REG_MMIO, 0x09e2, 2, &mmDCP2_REGAMMA_LUT_DATA[0], sizeof(mmDCP2_REGAMMA_LUT_DATA)/sizeof(mmDCP2_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x09e3, 2, &mmDCP2_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmDCP2_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmDCP2_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x09e4, 2, &mmDCP2_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmDCP2_REGAMMA_CNTLA_START_CNTL)/sizeof(mmDCP2_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x09e5, 2, &mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x09e6, 2, &mmDCP2_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmDCP2_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmDCP2_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x09e7, 2, &mmDCP2_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmDCP2_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmDCP2_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x09e8, 2, &mmDCP2_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x09e9, 2, &mmDCP2_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x09ea, 2, &mmDCP2_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x09eb, 2, &mmDCP2_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x09ec, 2, &mmDCP2_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x09ed, 2, &mmDCP2_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x09ee, 2, &mmDCP2_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x09ef, 2, &mmDCP2_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmDCP2_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmDCP2_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x09f0, 2, &mmDCP2_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmDCP2_REGAMMA_CNTLB_START_CNTL)/sizeof(mmDCP2_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x09f1, 2, &mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x09f2, 2, &mmDCP2_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmDCP2_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmDCP2_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x09f3, 2, &mmDCP2_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmDCP2_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmDCP2_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x09f4, 2, &mmDCP2_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x09f5, 2, &mmDCP2_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x09f6, 2, &mmDCP2_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x09f7, 2, &mmDCP2_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x09f8, 2, &mmDCP2_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x09f9, 2, &mmDCP2_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x09fa, 2, &mmDCP2_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x09fb, 2, &mmDCP2_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmDCP2_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmDCP2_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP2_ALPHA_CONTROL", REG_MMIO, 0x09fc, 2, &mmDCP2_ALPHA_CONTROL[0], sizeof(mmDCP2_ALPHA_CONTROL)/sizeof(mmDCP2_ALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x09fd, 2, &mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x09fe, 2, &mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x09ff, 2, &mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmDCP2_GRPH_XDMA_FLIP_TIMEOUT", REG_MMIO, 0x0a00, 2, &mmDCP2_GRPH_XDMA_FLIP_TIMEOUT[0], sizeof(mmDCP2_GRPH_XDMA_FLIP_TIMEOUT)/sizeof(mmDCP2_GRPH_XDMA_FLIP_TIMEOUT[0]), 0, 0 },
	{ "mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY", REG_MMIO, 0x0a01, 2, &mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY[0], sizeof(mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY)/sizeof(mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY[0]), 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x0a02, 2, &mmDCP2_GRPH_SURFACE_COUNTER_CONTROL[0], sizeof(mmDCP2_GRPH_SURFACE_COUNTER_CONTROL)/sizeof(mmDCP2_GRPH_SURFACE_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x0a03, 2, &mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT[0], sizeof(mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT)/sizeof(mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT[0]), 0, 0 },
	{ "mmLB2_LB_DATA_FORMAT", REG_MMIO, 0x0a1a, 2, &mmLB2_LB_DATA_FORMAT[0], sizeof(mmLB2_LB_DATA_FORMAT)/sizeof(mmLB2_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB2_LB_MEMORY_CTRL", REG_MMIO, 0x0a1b, 2, &mmLB2_LB_MEMORY_CTRL[0], sizeof(mmLB2_LB_MEMORY_CTRL)/sizeof(mmLB2_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB2_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x0a1c, 2, &mmLB2_LB_MEMORY_SIZE_STATUS[0], sizeof(mmLB2_LB_MEMORY_SIZE_STATUS)/sizeof(mmLB2_LB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB2_LB_DESKTOP_HEIGHT", REG_MMIO, 0x0a1d, 2, &mmLB2_LB_DESKTOP_HEIGHT[0], sizeof(mmLB2_LB_DESKTOP_HEIGHT)/sizeof(mmLB2_LB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB2_LB_VLINE_START_END", REG_MMIO, 0x0a1e, 2, &mmLB2_LB_VLINE_START_END[0], sizeof(mmLB2_LB_VLINE_START_END)/sizeof(mmLB2_LB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB2_LB_VLINE2_START_END", REG_MMIO, 0x0a1f, 2, &mmLB2_LB_VLINE2_START_END[0], sizeof(mmLB2_LB_VLINE2_START_END)/sizeof(mmLB2_LB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB2_LB_V_COUNTER", REG_MMIO, 0x0a20, 2, &mmLB2_LB_V_COUNTER[0], sizeof(mmLB2_LB_V_COUNTER)/sizeof(mmLB2_LB_V_COUNTER[0]), 0, 0 },
	{ "mmLB2_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x0a21, 2, &mmLB2_LB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB2_LB_SNAPSHOT_V_COUNTER)/sizeof(mmLB2_LB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB2_LB_INTERRUPT_MASK", REG_MMIO, 0x0a22, 2, &mmLB2_LB_INTERRUPT_MASK[0], sizeof(mmLB2_LB_INTERRUPT_MASK)/sizeof(mmLB2_LB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB2_LB_VLINE_STATUS", REG_MMIO, 0x0a23, 2, &mmLB2_LB_VLINE_STATUS[0], sizeof(mmLB2_LB_VLINE_STATUS)/sizeof(mmLB2_LB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB2_LB_VLINE2_STATUS", REG_MMIO, 0x0a24, 2, &mmLB2_LB_VLINE2_STATUS[0], sizeof(mmLB2_LB_VLINE2_STATUS)/sizeof(mmLB2_LB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB2_LB_VBLANK_STATUS", REG_MMIO, 0x0a25, 2, &mmLB2_LB_VBLANK_STATUS[0], sizeof(mmLB2_LB_VBLANK_STATUS)/sizeof(mmLB2_LB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB2_LB_SYNC_RESET_SEL", REG_MMIO, 0x0a26, 2, &mmLB2_LB_SYNC_RESET_SEL[0], sizeof(mmLB2_LB_SYNC_RESET_SEL)/sizeof(mmLB2_LB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x0a27, 2, &mmLB2_LB_BLACK_KEYER_R_CR[0], sizeof(mmLB2_LB_BLACK_KEYER_R_CR)/sizeof(mmLB2_LB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x0a28, 2, &mmLB2_LB_BLACK_KEYER_G_Y[0], sizeof(mmLB2_LB_BLACK_KEYER_G_Y)/sizeof(mmLB2_LB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x0a29, 2, &mmLB2_LB_BLACK_KEYER_B_CB[0], sizeof(mmLB2_LB_BLACK_KEYER_B_CB)/sizeof(mmLB2_LB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x0a2a, 2, &mmLB2_LB_KEYER_COLOR_CTRL[0], sizeof(mmLB2_LB_KEYER_COLOR_CTRL)/sizeof(mmLB2_LB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x0a2b, 2, &mmLB2_LB_KEYER_COLOR_R_CR[0], sizeof(mmLB2_LB_KEYER_COLOR_R_CR)/sizeof(mmLB2_LB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x0a2c, 2, &mmLB2_LB_KEYER_COLOR_G_Y[0], sizeof(mmLB2_LB_KEYER_COLOR_G_Y)/sizeof(mmLB2_LB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x0a2d, 2, &mmLB2_LB_KEYER_COLOR_B_CB[0], sizeof(mmLB2_LB_KEYER_COLOR_B_CB)/sizeof(mmLB2_LB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x0a2e, 2, &mmLB2_LB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB2_LB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB2_LB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x0a2f, 2, &mmLB2_LB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB2_LB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB2_LB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x0a30, 2, &mmLB2_LB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB2_LB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB2_LB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB2_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x0a31, 2, &mmLB2_LB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB2_LB_BUFFER_LEVEL_STATUS)/sizeof(mmLB2_LB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB2_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x0a32, 2, &mmLB2_LB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB2_LB_BUFFER_URGENCY_CTRL)/sizeof(mmLB2_LB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB2_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x0a33, 2, &mmLB2_LB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB2_LB_BUFFER_URGENCY_STATUS)/sizeof(mmLB2_LB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB2_LB_BUFFER_STATUS", REG_MMIO, 0x0a34, 2, &mmLB2_LB_BUFFER_STATUS[0], sizeof(mmLB2_LB_BUFFER_STATUS)/sizeof(mmLB2_LB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB2_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x0a35, 2, &mmLB2_LB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB2_LB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB2_LB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_MODE", REG_MMIO, 0x0a36, 2, &mmLB2_MVP_AFR_FLIP_MODE[0], sizeof(mmLB2_MVP_AFR_FLIP_MODE)/sizeof(mmLB2_MVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x0a37, 2, &mmLB2_MVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmLB2_MVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmLB2_MVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB2_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x0a38, 2, &mmLB2_MVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmLB2_MVP_FLIP_LINE_NUM_INSERT)/sizeof(mmLB2_MVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB2_DC_MVP_LB_CONTROL", REG_MMIO, 0x0a39, 2, &mmLB2_DC_MVP_LB_CONTROL[0], sizeof(mmLB2_DC_MVP_LB_CONTROL)/sizeof(mmLB2_DC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmDCFE2_DCFE_CLOCK_CONTROL", REG_MMIO, 0x0a5a, 2, &mmDCFE2_DCFE_CLOCK_CONTROL[0], sizeof(mmDCFE2_DCFE_CLOCK_CONTROL)/sizeof(mmDCFE2_DCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFE2_DCFE_SOFT_RESET", REG_MMIO, 0x0a5b, 2, &mmDCFE2_DCFE_SOFT_RESET[0], sizeof(mmDCFE2_DCFE_SOFT_RESET)/sizeof(mmDCFE2_DCFE_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE2_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x0a5d, 2, &mmDCFE2_DCFE_MEM_PWR_CTRL[0], sizeof(mmDCFE2_DCFE_MEM_PWR_CTRL)/sizeof(mmDCFE2_DCFE_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFE2_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x0a5e, 2, &mmDCFE2_DCFE_MEM_PWR_CTRL2[0], sizeof(mmDCFE2_DCFE_MEM_PWR_CTRL2)/sizeof(mmDCFE2_DCFE_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFE2_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x0a5f, 2, &mmDCFE2_DCFE_MEM_PWR_STATUS[0], sizeof(mmDCFE2_DCFE_MEM_PWR_STATUS)/sizeof(mmDCFE2_DCFE_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFE2_DCFE_MISC", REG_MMIO, 0x0a60, 2, &mmDCFE2_DCFE_MISC[0], sizeof(mmDCFE2_DCFE_MISC)/sizeof(mmDCFE2_DCFE_MISC[0]), 0, 0 },
	{ "mmDCFE2_DCFE_FLUSH", REG_MMIO, 0x0a61, 2, &mmDCFE2_DCFE_FLUSH[0], sizeof(mmDCFE2_DCFE_FLUSH)/sizeof(mmDCFE2_DCFE_FLUSH[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_CNTL", REG_MMIO, 0x0a6e, 2, &mmDC_PERFMON5_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_CNTL2", REG_MMIO, 0x0a6f, 2, &mmDC_PERFMON5_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_STATE", REG_MMIO, 0x0a70, 2, &mmDC_PERFMON5_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON5_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON5_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CNTL", REG_MMIO, 0x0a71, 2, &mmDC_PERFMON5_PERFMON_CNTL[0], sizeof(mmDC_PERFMON5_PERFMON_CNTL)/sizeof(mmDC_PERFMON5_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CNTL2", REG_MMIO, 0x0a72, 2, &mmDC_PERFMON5_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON5_PERFMON_CNTL2)/sizeof(mmDC_PERFMON5_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0a73, 2, &mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_LOW", REG_MMIO, 0x0a74, 2, &mmDC_PERFMON5_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON5_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON5_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_HI", REG_MMIO, 0x0a75, 2, &mmDC_PERFMON5_PERFMON_HI[0], sizeof(mmDC_PERFMON5_PERFMON_HI)/sizeof(mmDC_PERFMON5_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_LOW", REG_MMIO, 0x0a76, 2, &mmDC_PERFMON5_PERFMON_LOW[0], sizeof(mmDC_PERFMON5_PERFMON_LOW)/sizeof(mmDC_PERFMON5_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x0a7a, 2, &mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x0a7b, 2, &mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x0a7c, 2, &mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL)/sizeof(mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x0a7d, 2, &mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL)/sizeof(mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL", REG_MMIO, 0x0a7e, 2, &mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL[0], sizeof(mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL)/sizeof(mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x0a7f, 2, &mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL)/sizeof(mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2", REG_MMIO, 0x0a80, 2, &mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2[0], sizeof(mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2)/sizeof(mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL", REG_MMIO, 0x0a81, 2, &mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL[0], sizeof(mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL)/sizeof(mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_REPEATER_PROGRAM", REG_MMIO, 0x0a82, 2, &mmDMIF_PG2_DPG_REPEATER_PROGRAM[0], sizeof(mmDMIF_PG2_DPG_REPEATER_PROGRAM)/sizeof(mmDMIF_PG2_DPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x0a86, 2, &mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL)/sizeof(mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIF_PG2_DPG_DVMM_STATUS", REG_MMIO, 0x0a87, 2, &mmDMIF_PG2_DPG_DVMM_STATUS[0], sizeof(mmDMIF_PG2_DPG_DVMM_STATUS)/sizeof(mmDMIF_PG2_DPG_DVMM_STATUS[0]), 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_SELECT", REG_MMIO, 0x0a9a, 2, &mmSCL2_SCL_COEF_RAM_SELECT[0], sizeof(mmSCL2_SCL_COEF_RAM_SELECT)/sizeof(mmSCL2_SCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0a9b, 2, &mmSCL2_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL2_SCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL2_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL2_SCL_MODE", REG_MMIO, 0x0a9c, 2, &mmSCL2_SCL_MODE[0], sizeof(mmSCL2_SCL_MODE)/sizeof(mmSCL2_SCL_MODE[0]), 0, 0 },
	{ "mmSCL2_SCL_TAP_CONTROL", REG_MMIO, 0x0a9d, 2, &mmSCL2_SCL_TAP_CONTROL[0], sizeof(mmSCL2_SCL_TAP_CONTROL)/sizeof(mmSCL2_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_CONTROL", REG_MMIO, 0x0a9e, 2, &mmSCL2_SCL_CONTROL[0], sizeof(mmSCL2_SCL_CONTROL)/sizeof(mmSCL2_SCL_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_BYPASS_CONTROL", REG_MMIO, 0x0a9f, 2, &mmSCL2_SCL_BYPASS_CONTROL[0], sizeof(mmSCL2_SCL_BYPASS_CONTROL)/sizeof(mmSCL2_SCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x0aa0, 2, &mmSCL2_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL2_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL2_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x0aa1, 2, &mmSCL2_SCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL2_SCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL2_SCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x0aa2, 2, &mmSCL2_SCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL2_SCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL2_SCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0aa3, 2, &mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x0aa4, 2, &mmSCL2_SCL_HORZ_FILTER_INIT[0], sizeof(mmSCL2_SCL_HORZ_FILTER_INIT)/sizeof(mmSCL2_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x0aa5, 2, &mmSCL2_SCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL2_SCL_VERT_FILTER_CONTROL)/sizeof(mmSCL2_SCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0aa6, 2, &mmSCL2_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL2_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL2_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT", REG_MMIO, 0x0aa7, 2, &mmSCL2_SCL_VERT_FILTER_INIT[0], sizeof(mmSCL2_SCL_VERT_FILTER_INIT)/sizeof(mmSCL2_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x0aa8, 2, &mmSCL2_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL2_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL2_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL2_SCL_ROUND_OFFSET", REG_MMIO, 0x0aa9, 2, &mmSCL2_SCL_ROUND_OFFSET[0], sizeof(mmSCL2_SCL_ROUND_OFFSET)/sizeof(mmSCL2_SCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL2_SCL_UPDATE", REG_MMIO, 0x0aaa, 2, &mmSCL2_SCL_UPDATE[0], sizeof(mmSCL2_SCL_UPDATE)/sizeof(mmSCL2_SCL_UPDATE[0]), 0, 0 },
	{ "mmSCL2_SCL_F_SHARP_CONTROL", REG_MMIO, 0x0aab, 2, &mmSCL2_SCL_F_SHARP_CONTROL[0], sizeof(mmSCL2_SCL_F_SHARP_CONTROL)/sizeof(mmSCL2_SCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_ALU_CONTROL", REG_MMIO, 0x0aac, 2, &mmSCL2_SCL_ALU_CONTROL[0], sizeof(mmSCL2_SCL_ALU_CONTROL)/sizeof(mmSCL2_SCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x0aad, 2, &mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL2_VIEWPORT_START_SECONDARY", REG_MMIO, 0x0aae, 2, &mmSCL2_VIEWPORT_START_SECONDARY[0], sizeof(mmSCL2_VIEWPORT_START_SECONDARY)/sizeof(mmSCL2_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCL2_VIEWPORT_START", REG_MMIO, 0x0aaf, 2, &mmSCL2_VIEWPORT_START[0], sizeof(mmSCL2_VIEWPORT_START)/sizeof(mmSCL2_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCL2_VIEWPORT_SIZE", REG_MMIO, 0x0ab0, 2, &mmSCL2_VIEWPORT_SIZE[0], sizeof(mmSCL2_VIEWPORT_SIZE)/sizeof(mmSCL2_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x0ab1, 2, &mmSCL2_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCL2_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCL2_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x0ab2, 2, &mmSCL2_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCL2_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCL2_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x0ab3, 2, &mmSCL2_SCL_MODE_CHANGE_DET1[0], sizeof(mmSCL2_SCL_MODE_CHANGE_DET1)/sizeof(mmSCL2_SCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x0ab4, 2, &mmSCL2_SCL_MODE_CHANGE_DET2[0], sizeof(mmSCL2_SCL_MODE_CHANGE_DET2)/sizeof(mmSCL2_SCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x0ab5, 2, &mmSCL2_SCL_MODE_CHANGE_DET3[0], sizeof(mmSCL2_SCL_MODE_CHANGE_DET3)/sizeof(mmSCL2_SCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x0ab6, 2, &mmSCL2_SCL_MODE_CHANGE_MASK[0], sizeof(mmSCL2_SCL_MODE_CHANGE_MASK)/sizeof(mmSCL2_SCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmBLND2_BLND_CONTROL", REG_MMIO, 0x0ac7, 2, &mmBLND2_BLND_CONTROL[0], sizeof(mmBLND2_BLND_CONTROL)/sizeof(mmBLND2_BLND_CONTROL[0]), 0, 0 },
	{ "mmBLND2_BLND_SM_CONTROL2", REG_MMIO, 0x0ac8, 2, &mmBLND2_BLND_SM_CONTROL2[0], sizeof(mmBLND2_BLND_SM_CONTROL2)/sizeof(mmBLND2_BLND_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLND2_BLND_CONTROL2", REG_MMIO, 0x0ac9, 2, &mmBLND2_BLND_CONTROL2[0], sizeof(mmBLND2_BLND_CONTROL2)/sizeof(mmBLND2_BLND_CONTROL2[0]), 0, 0 },
	{ "mmBLND2_BLND_UPDATE", REG_MMIO, 0x0aca, 2, &mmBLND2_BLND_UPDATE[0], sizeof(mmBLND2_BLND_UPDATE)/sizeof(mmBLND2_BLND_UPDATE[0]), 0, 0 },
	{ "mmBLND2_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x0acb, 2, &mmBLND2_BLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND2_BLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND2_BLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND2_BLND_V_UPDATE_LOCK", REG_MMIO, 0x0acc, 2, &mmBLND2_BLND_V_UPDATE_LOCK[0], sizeof(mmBLND2_BLND_V_UPDATE_LOCK)/sizeof(mmBLND2_BLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND2_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x0acd, 2, &mmBLND2_BLND_REG_UPDATE_STATUS[0], sizeof(mmBLND2_BLND_REG_UPDATE_STATUS)/sizeof(mmBLND2_BLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x0ad2, 2, &mmCRTC2_CRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC2_CRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC2_CRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC2_CRTC_H_TOTAL", REG_MMIO, 0x0ad3, 2, &mmCRTC2_CRTC_H_TOTAL[0], sizeof(mmCRTC2_CRTC_H_TOTAL)/sizeof(mmCRTC2_CRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_START_END", REG_MMIO, 0x0ad4, 2, &mmCRTC2_CRTC_H_BLANK_START_END[0], sizeof(mmCRTC2_CRTC_H_BLANK_START_END)/sizeof(mmCRTC2_CRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A", REG_MMIO, 0x0ad5, 2, &mmCRTC2_CRTC_H_SYNC_A[0], sizeof(mmCRTC2_CRTC_H_SYNC_A)/sizeof(mmCRTC2_CRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x0ad6, 2, &mmCRTC2_CRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC2_CRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC2_CRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B", REG_MMIO, 0x0ad7, 2, &mmCRTC2_CRTC_H_SYNC_B[0], sizeof(mmCRTC2_CRTC_H_SYNC_B)/sizeof(mmCRTC2_CRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x0ad8, 2, &mmCRTC2_CRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC2_CRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC2_CRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VBI_END", REG_MMIO, 0x0ad9, 2, &mmCRTC2_CRTC_VBI_END[0], sizeof(mmCRTC2_CRTC_VBI_END)/sizeof(mmCRTC2_CRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL", REG_MMIO, 0x0ada, 2, &mmCRTC2_CRTC_V_TOTAL[0], sizeof(mmCRTC2_CRTC_V_TOTAL)/sizeof(mmCRTC2_CRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MIN", REG_MMIO, 0x0adb, 2, &mmCRTC2_CRTC_V_TOTAL_MIN[0], sizeof(mmCRTC2_CRTC_V_TOTAL_MIN)/sizeof(mmCRTC2_CRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MAX", REG_MMIO, 0x0adc, 2, &mmCRTC2_CRTC_V_TOTAL_MAX[0], sizeof(mmCRTC2_CRTC_V_TOTAL_MAX)/sizeof(mmCRTC2_CRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x0add, 2, &mmCRTC2_CRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC2_CRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC2_CRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x0ade, 2, &mmCRTC2_CRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC2_CRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC2_CRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x0adf, 2, &mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_BLANK_START_END", REG_MMIO, 0x0ae0, 2, &mmCRTC2_CRTC_V_BLANK_START_END[0], sizeof(mmCRTC2_CRTC_V_BLANK_START_END)/sizeof(mmCRTC2_CRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A", REG_MMIO, 0x0ae1, 2, &mmCRTC2_CRTC_V_SYNC_A[0], sizeof(mmCRTC2_CRTC_V_SYNC_A)/sizeof(mmCRTC2_CRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x0ae2, 2, &mmCRTC2_CRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC2_CRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC2_CRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B", REG_MMIO, 0x0ae3, 2, &mmCRTC2_CRTC_V_SYNC_B[0], sizeof(mmCRTC2_CRTC_V_SYNC_B)/sizeof(mmCRTC2_CRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x0ae4, 2, &mmCRTC2_CRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC2_CRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC2_CRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_CNTL", REG_MMIO, 0x0ae5, 2, &mmCRTC2_CRTC_DTMTEST_CNTL[0], sizeof(mmCRTC2_CRTC_DTMTEST_CNTL)/sizeof(mmCRTC2_CRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x0ae6, 2, &mmCRTC2_CRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC2_CRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC2_CRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_CNTL", REG_MMIO, 0x0ae7, 2, &mmCRTC2_CRTC_TRIGA_CNTL[0], sizeof(mmCRTC2_CRTC_TRIGA_CNTL)/sizeof(mmCRTC2_CRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x0ae8, 2, &mmCRTC2_CRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC2_CRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC2_CRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_CNTL", REG_MMIO, 0x0ae9, 2, &mmCRTC2_CRTC_TRIGB_CNTL[0], sizeof(mmCRTC2_CRTC_TRIGB_CNTL)/sizeof(mmCRTC2_CRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x0aea, 2, &mmCRTC2_CRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC2_CRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC2_CRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x0aeb, 2, &mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_FLOW_CONTROL", REG_MMIO, 0x0aec, 2, &mmCRTC2_CRTC_FLOW_CONTROL[0], sizeof(mmCRTC2_CRTC_FLOW_CONTROL)/sizeof(mmCRTC2_CRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x0aed, 2, &mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC2_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x0aee, 2, &mmCRTC2_CRTC_AVSYNC_COUNTER[0], sizeof(mmCRTC2_CRTC_AVSYNC_COUNTER)/sizeof(mmCRTC2_CRTC_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CONTROL", REG_MMIO, 0x0aef, 2, &mmCRTC2_CRTC_CONTROL[0], sizeof(mmCRTC2_CRTC_CONTROL)/sizeof(mmCRTC2_CRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_CONTROL", REG_MMIO, 0x0af0, 2, &mmCRTC2_CRTC_BLANK_CONTROL[0], sizeof(mmCRTC2_CRTC_BLANK_CONTROL)/sizeof(mmCRTC2_CRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x0af1, 2, &mmCRTC2_CRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC2_CRTC_INTERLACE_CONTROL)/sizeof(mmCRTC2_CRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_STATUS", REG_MMIO, 0x0af2, 2, &mmCRTC2_CRTC_INTERLACE_STATUS[0], sizeof(mmCRTC2_CRTC_INTERLACE_STATUS)/sizeof(mmCRTC2_CRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x0af3, 2, &mmCRTC2_CRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC2_CRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC2_CRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x0af4, 2, &mmCRTC2_CRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC2_CRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC2_CRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC2_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x0af5, 2, &mmCRTC2_CRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC2_CRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC2_CRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STATUS", REG_MMIO, 0x0af6, 2, &mmCRTC2_CRTC_STATUS[0], sizeof(mmCRTC2_CRTC_STATUS)/sizeof(mmCRTC2_CRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_POSITION", REG_MMIO, 0x0af7, 2, &mmCRTC2_CRTC_STATUS_POSITION[0], sizeof(mmCRTC2_CRTC_STATUS_POSITION)/sizeof(mmCRTC2_CRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC2_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x0af8, 2, &mmCRTC2_CRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC2_CRTC_NOM_VERT_POSITION)/sizeof(mmCRTC2_CRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x0af9, 2, &mmCRTC2_CRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC2_CRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC2_CRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x0afa, 2, &mmCRTC2_CRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC2_CRTC_STATUS_VF_COUNT)/sizeof(mmCRTC2_CRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x0afb, 2, &mmCRTC2_CRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC2_CRTC_STATUS_HV_COUNT)/sizeof(mmCRTC2_CRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_CONTROL", REG_MMIO, 0x0afc, 2, &mmCRTC2_CRTC_COUNT_CONTROL[0], sizeof(mmCRTC2_CRTC_COUNT_CONTROL)/sizeof(mmCRTC2_CRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_RESET", REG_MMIO, 0x0afd, 2, &mmCRTC2_CRTC_COUNT_RESET[0], sizeof(mmCRTC2_CRTC_COUNT_RESET)/sizeof(mmCRTC2_CRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x0afe, 2, &mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x0aff, 2, &mmCRTC2_CRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC2_CRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC2_CRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_STATUS", REG_MMIO, 0x0b00, 2, &mmCRTC2_CRTC_STEREO_STATUS[0], sizeof(mmCRTC2_CRTC_STEREO_STATUS)/sizeof(mmCRTC2_CRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_CONTROL", REG_MMIO, 0x0b01, 2, &mmCRTC2_CRTC_STEREO_CONTROL[0], sizeof(mmCRTC2_CRTC_STEREO_CONTROL)/sizeof(mmCRTC2_CRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x0b02, 2, &mmCRTC2_CRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC2_CRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC2_CRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x0b03, 2, &mmCRTC2_CRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC2_CRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC2_CRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x0b04, 2, &mmCRTC2_CRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC2_CRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC2_CRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x0b05, 2, &mmCRTC2_CRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC2_CRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC2_CRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC2_CRTC_START_LINE_CONTROL", REG_MMIO, 0x0b06, 2, &mmCRTC2_CRTC_START_LINE_CONTROL[0], sizeof(mmCRTC2_CRTC_START_LINE_CONTROL)/sizeof(mmCRTC2_CRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x0b07, 2, &mmCRTC2_CRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC2_CRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC2_CRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_UPDATE_LOCK", REG_MMIO, 0x0b08, 2, &mmCRTC2_CRTC_UPDATE_LOCK[0], sizeof(mmCRTC2_CRTC_UPDATE_LOCK)/sizeof(mmCRTC2_CRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x0b09, 2, &mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x0b0a, 2, &mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x0b0b, 2, &mmCRTC2_CRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC2_CRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC2_CRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x0b0c, 2, &mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x0b0d, 2, &mmCRTC2_CRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC2_CRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC2_CRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x0b0e, 2, &mmCRTC2_CRTC_MASTER_UPDATE_LOCK[0], sizeof(mmCRTC2_CRTC_MASTER_UPDATE_LOCK)/sizeof(mmCRTC2_CRTC_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x0b0f, 2, &mmCRTC2_CRTC_MASTER_UPDATE_MODE[0], sizeof(mmCRTC2_CRTC_MASTER_UPDATE_MODE)/sizeof(mmCRTC2_CRTC_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x0b10, 2, &mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x0b11, 2, &mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC2_CRTC_MVP_STATUS", REG_MMIO, 0x0b12, 2, &mmCRTC2_CRTC_MVP_STATUS[0], sizeof(mmCRTC2_CRTC_MVP_STATUS)/sizeof(mmCRTC2_CRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_EN", REG_MMIO, 0x0b13, 2, &mmCRTC2_CRTC_MASTER_EN[0], sizeof(mmCRTC2_CRTC_MASTER_EN)/sizeof(mmCRTC2_CRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x0b14, 2, &mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x0b15, 2, &mmCRTC2_CRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC2_CRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC2_CRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x0b17, 2, &mmCRTC2_CRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC2_CRTC_OVERSCAN_COLOR)/sizeof(mmCRTC2_CRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC2_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x0b18, 2, &mmCRTC2_CRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC2_CRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC2_CRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x0b19, 2, &mmCRTC2_CRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC2_CRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC2_CRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x0b1a, 2, &mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_BLACK_COLOR", REG_MMIO, 0x0b1b, 2, &mmCRTC2_CRTC_BLACK_COLOR[0], sizeof(mmCRTC2_CRTC_BLACK_COLOR)/sizeof(mmCRTC2_CRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC2_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x0b1c, 2, &mmCRTC2_CRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC2_CRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC2_CRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x0b1d, 2, &mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x0b1e, 2, &mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x0b1f, 2, &mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x0b20, 2, &mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x0b21, 2, &mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x0b22, 2, &mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC_CNTL", REG_MMIO, 0x0b23, 2, &mmCRTC2_CRTC_CRC_CNTL[0], sizeof(mmCRTC2_CRTC_CRC_CNTL)/sizeof(mmCRTC2_CRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x0b24, 2, &mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x0b25, 2, &mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x0b26, 2, &mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x0b27, 2, &mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_DATA_RG", REG_MMIO, 0x0b28, 2, &mmCRTC2_CRTC_CRC0_DATA_RG[0], sizeof(mmCRTC2_CRTC_CRC0_DATA_RG)/sizeof(mmCRTC2_CRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_DATA_B", REG_MMIO, 0x0b29, 2, &mmCRTC2_CRTC_CRC0_DATA_B[0], sizeof(mmCRTC2_CRTC_CRC0_DATA_B)/sizeof(mmCRTC2_CRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x0b2a, 2, &mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x0b2b, 2, &mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x0b2c, 2, &mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x0b2d, 2, &mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_DATA_RG", REG_MMIO, 0x0b2e, 2, &mmCRTC2_CRTC_CRC1_DATA_RG[0], sizeof(mmCRTC2_CRTC_CRC1_DATA_RG)/sizeof(mmCRTC2_CRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_DATA_B", REG_MMIO, 0x0b2f, 2, &mmCRTC2_CRTC_CRC1_DATA_B[0], sizeof(mmCRTC2_CRTC_CRC1_DATA_B)/sizeof(mmCRTC2_CRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x0b30, 2, &mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x0b31, 2, &mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x0b32, 2, &mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x0b33, 2, &mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x0b34, 2, &mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x0b35, 2, &mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x0b36, 2, &mmCRTC2_CRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC2_CRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC2_CRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x0b37, 2, &mmCRTC2_CRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC2_CRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC2_CRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x0b38, 2, &mmCRTC2_CRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC2_CRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC2_CRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC2_CRTC_GSL_WINDOW", REG_MMIO, 0x0b39, 2, &mmCRTC2_CRTC_GSL_WINDOW[0], sizeof(mmCRTC2_CRTC_GSL_WINDOW)/sizeof(mmCRTC2_CRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC2_CRTC_GSL_CONTROL", REG_MMIO, 0x0b3a, 2, &mmCRTC2_CRTC_GSL_CONTROL[0], sizeof(mmCRTC2_CRTC_GSL_CONTROL)/sizeof(mmCRTC2_CRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x0b3d, 2, &mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS[0], sizeof(mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS)/sizeof(mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC2_CRTC_DRR_CONTROL", REG_MMIO, 0x0b3e, 2, &mmCRTC2_CRTC_DRR_CONTROL[0], sizeof(mmCRTC2_CRTC_DRR_CONTROL)/sizeof(mmCRTC2_CRTC_DRR_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x0b42, 2, &mmFMT2_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT2_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT2_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x0b43, 2, &mmFMT2_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT2_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT2_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x0b44, 2, &mmFMT2_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT2_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT2_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT2_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x0b45, 2, &mmFMT2_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT2_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT2_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT2_FMT_CONTROL", REG_MMIO, 0x0b46, 2, &mmFMT2_FMT_CONTROL[0], sizeof(mmFMT2_FMT_CONTROL)/sizeof(mmFMT2_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x0b47, 2, &mmFMT2_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT2_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT2_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x0b48, 2, &mmFMT2_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT2_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT2_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x0b49, 2, &mmFMT2_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT2_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT2_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x0b4a, 2, &mmFMT2_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT2_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT2_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_CNTL", REG_MMIO, 0x0b4e, 2, &mmFMT2_FMT_CLAMP_CNTL[0], sizeof(mmFMT2_FMT_CLAMP_CNTL)/sizeof(mmFMT2_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT2_FMT_CRC_CNTL", REG_MMIO, 0x0b4f, 2, &mmFMT2_FMT_CRC_CNTL[0], sizeof(mmFMT2_FMT_CRC_CNTL)/sizeof(mmFMT2_FMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x0b50, 2, &mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x0b51, 2, &mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x0b52, 2, &mmFMT2_FMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT2_FMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT2_FMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x0b53, 2, &mmFMT2_FMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT2_FMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT2_FMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x0b54, 2, &mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_420_HBLANK_EARLY_START", REG_MMIO, 0x0b55, 2, &mmFMT2_FMT_420_HBLANK_EARLY_START[0], sizeof(mmFMT2_FMT_420_HBLANK_EARLY_START)/sizeof(mmFMT2_FMT_420_HBLANK_EARLY_START[0]), 0, 0 },
	{ "mmDCP3_GRPH_ENABLE", REG_MMIO, 0x0b5a, 2, &mmDCP3_GRPH_ENABLE[0], sizeof(mmDCP3_GRPH_ENABLE)/sizeof(mmDCP3_GRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP3_GRPH_CONTROL", REG_MMIO, 0x0b5b, 2, &mmDCP3_GRPH_CONTROL[0], sizeof(mmDCP3_GRPH_CONTROL)/sizeof(mmDCP3_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x0b5c, 2, &mmDCP3_GRPH_LUT_10BIT_BYPASS[0], sizeof(mmDCP3_GRPH_LUT_10BIT_BYPASS)/sizeof(mmDCP3_GRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP3_GRPH_SWAP_CNTL", REG_MMIO, 0x0b5d, 2, &mmDCP3_GRPH_SWAP_CNTL[0], sizeof(mmDCP3_GRPH_SWAP_CNTL)/sizeof(mmDCP3_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x0b5e, 2, &mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x0b5f, 2, &mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP3_GRPH_PITCH", REG_MMIO, 0x0b60, 2, &mmDCP3_GRPH_PITCH[0], sizeof(mmDCP3_GRPH_PITCH)/sizeof(mmDCP3_GRPH_PITCH[0]), 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0b61, 2, &mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0b62, 2, &mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x0b63, 2, &mmDCP3_GRPH_SURFACE_OFFSET_X[0], sizeof(mmDCP3_GRPH_SURFACE_OFFSET_X)/sizeof(mmDCP3_GRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x0b64, 2, &mmDCP3_GRPH_SURFACE_OFFSET_Y[0], sizeof(mmDCP3_GRPH_SURFACE_OFFSET_Y)/sizeof(mmDCP3_GRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP3_GRPH_X_START", REG_MMIO, 0x0b65, 2, &mmDCP3_GRPH_X_START[0], sizeof(mmDCP3_GRPH_X_START)/sizeof(mmDCP3_GRPH_X_START[0]), 0, 0 },
	{ "mmDCP3_GRPH_Y_START", REG_MMIO, 0x0b66, 2, &mmDCP3_GRPH_Y_START[0], sizeof(mmDCP3_GRPH_Y_START)/sizeof(mmDCP3_GRPH_Y_START[0]), 0, 0 },
	{ "mmDCP3_GRPH_X_END", REG_MMIO, 0x0b67, 2, &mmDCP3_GRPH_X_END[0], sizeof(mmDCP3_GRPH_X_END)/sizeof(mmDCP3_GRPH_X_END[0]), 0, 0 },
	{ "mmDCP3_GRPH_Y_END", REG_MMIO, 0x0b68, 2, &mmDCP3_GRPH_Y_END[0], sizeof(mmDCP3_GRPH_Y_END)/sizeof(mmDCP3_GRPH_Y_END[0]), 0, 0 },
	{ "mmDCP3_INPUT_GAMMA_CONTROL", REG_MMIO, 0x0b69, 2, &mmDCP3_INPUT_GAMMA_CONTROL[0], sizeof(mmDCP3_INPUT_GAMMA_CONTROL)/sizeof(mmDCP3_INPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_UPDATE", REG_MMIO, 0x0b6a, 2, &mmDCP3_GRPH_UPDATE[0], sizeof(mmDCP3_GRPH_UPDATE)/sizeof(mmDCP3_GRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP3_GRPH_FLIP_CONTROL", REG_MMIO, 0x0b6b, 2, &mmDCP3_GRPH_FLIP_CONTROL[0], sizeof(mmDCP3_GRPH_FLIP_CONTROL)/sizeof(mmDCP3_GRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x0b6c, 2, &mmDCP3_GRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmDCP3_GRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmDCP3_GRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP3_GRPH_DFQ_CONTROL", REG_MMIO, 0x0b6d, 2, &mmDCP3_GRPH_DFQ_CONTROL[0], sizeof(mmDCP3_GRPH_DFQ_CONTROL)/sizeof(mmDCP3_GRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_DFQ_STATUS", REG_MMIO, 0x0b6e, 2, &mmDCP3_GRPH_DFQ_STATUS[0], sizeof(mmDCP3_GRPH_DFQ_STATUS)/sizeof(mmDCP3_GRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x0b6f, 2, &mmDCP3_GRPH_INTERRUPT_STATUS[0], sizeof(mmDCP3_GRPH_INTERRUPT_STATUS)/sizeof(mmDCP3_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x0b70, 2, &mmDCP3_GRPH_INTERRUPT_CONTROL[0], sizeof(mmDCP3_GRPH_INTERRUPT_CONTROL)/sizeof(mmDCP3_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x0b71, 2, &mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x0b72, 2, &mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_PITCH", REG_MMIO, 0x0b73, 2, &mmDCP3_GRPH_COMPRESS_PITCH[0], sizeof(mmDCP3_GRPH_COMPRESS_PITCH)/sizeof(mmDCP3_GRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0b74, 2, &mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x0b75, 2, &mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmDCP3_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x0b76, 2, &mmDCP3_PRESCALE_GRPH_CONTROL[0], sizeof(mmDCP3_PRESCALE_GRPH_CONTROL)/sizeof(mmDCP3_PRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x0b77, 2, &mmDCP3_PRESCALE_VALUES_GRPH_R[0], sizeof(mmDCP3_PRESCALE_VALUES_GRPH_R)/sizeof(mmDCP3_PRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x0b78, 2, &mmDCP3_PRESCALE_VALUES_GRPH_G[0], sizeof(mmDCP3_PRESCALE_VALUES_GRPH_G)/sizeof(mmDCP3_PRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x0b79, 2, &mmDCP3_PRESCALE_VALUES_GRPH_B[0], sizeof(mmDCP3_PRESCALE_VALUES_GRPH_B)/sizeof(mmDCP3_PRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP3_INPUT_CSC_CONTROL", REG_MMIO, 0x0b7a, 2, &mmDCP3_INPUT_CSC_CONTROL[0], sizeof(mmDCP3_INPUT_CSC_CONTROL)/sizeof(mmDCP3_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP3_INPUT_CSC_C11_C12", REG_MMIO, 0x0b7b, 2, &mmDCP3_INPUT_CSC_C11_C12[0], sizeof(mmDCP3_INPUT_CSC_C11_C12)/sizeof(mmDCP3_INPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP3_INPUT_CSC_C13_C14", REG_MMIO, 0x0b7c, 2, &mmDCP3_INPUT_CSC_C13_C14[0], sizeof(mmDCP3_INPUT_CSC_C13_C14)/sizeof(mmDCP3_INPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP3_INPUT_CSC_C21_C22", REG_MMIO, 0x0b7d, 2, &mmDCP3_INPUT_CSC_C21_C22[0], sizeof(mmDCP3_INPUT_CSC_C21_C22)/sizeof(mmDCP3_INPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP3_INPUT_CSC_C23_C24", REG_MMIO, 0x0b7e, 2, &mmDCP3_INPUT_CSC_C23_C24[0], sizeof(mmDCP3_INPUT_CSC_C23_C24)/sizeof(mmDCP3_INPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP3_INPUT_CSC_C31_C32", REG_MMIO, 0x0b7f, 2, &mmDCP3_INPUT_CSC_C31_C32[0], sizeof(mmDCP3_INPUT_CSC_C31_C32)/sizeof(mmDCP3_INPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP3_INPUT_CSC_C33_C34", REG_MMIO, 0x0b80, 2, &mmDCP3_INPUT_CSC_C33_C34[0], sizeof(mmDCP3_INPUT_CSC_C33_C34)/sizeof(mmDCP3_INPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_CONTROL", REG_MMIO, 0x0b81, 2, &mmDCP3_OUTPUT_CSC_CONTROL[0], sizeof(mmDCP3_OUTPUT_CSC_CONTROL)/sizeof(mmDCP3_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C11_C12", REG_MMIO, 0x0b82, 2, &mmDCP3_OUTPUT_CSC_C11_C12[0], sizeof(mmDCP3_OUTPUT_CSC_C11_C12)/sizeof(mmDCP3_OUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C13_C14", REG_MMIO, 0x0b83, 2, &mmDCP3_OUTPUT_CSC_C13_C14[0], sizeof(mmDCP3_OUTPUT_CSC_C13_C14)/sizeof(mmDCP3_OUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C21_C22", REG_MMIO, 0x0b84, 2, &mmDCP3_OUTPUT_CSC_C21_C22[0], sizeof(mmDCP3_OUTPUT_CSC_C21_C22)/sizeof(mmDCP3_OUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C23_C24", REG_MMIO, 0x0b85, 2, &mmDCP3_OUTPUT_CSC_C23_C24[0], sizeof(mmDCP3_OUTPUT_CSC_C23_C24)/sizeof(mmDCP3_OUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C31_C32", REG_MMIO, 0x0b86, 2, &mmDCP3_OUTPUT_CSC_C31_C32[0], sizeof(mmDCP3_OUTPUT_CSC_C31_C32)/sizeof(mmDCP3_OUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C33_C34", REG_MMIO, 0x0b87, 2, &mmDCP3_OUTPUT_CSC_C33_C34[0], sizeof(mmDCP3_OUTPUT_CSC_C33_C34)/sizeof(mmDCP3_OUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x0b88, 2, &mmDCP3_COMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmDCP3_COMM_MATRIXA_TRANS_C11_C12)/sizeof(mmDCP3_COMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x0b89, 2, &mmDCP3_COMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmDCP3_COMM_MATRIXA_TRANS_C13_C14)/sizeof(mmDCP3_COMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x0b8a, 2, &mmDCP3_COMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmDCP3_COMM_MATRIXA_TRANS_C21_C22)/sizeof(mmDCP3_COMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x0b8b, 2, &mmDCP3_COMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmDCP3_COMM_MATRIXA_TRANS_C23_C24)/sizeof(mmDCP3_COMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x0b8c, 2, &mmDCP3_COMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmDCP3_COMM_MATRIXA_TRANS_C31_C32)/sizeof(mmDCP3_COMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x0b8d, 2, &mmDCP3_COMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmDCP3_COMM_MATRIXA_TRANS_C33_C34)/sizeof(mmDCP3_COMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x0b8e, 2, &mmDCP3_COMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmDCP3_COMM_MATRIXB_TRANS_C11_C12)/sizeof(mmDCP3_COMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x0b8f, 2, &mmDCP3_COMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmDCP3_COMM_MATRIXB_TRANS_C13_C14)/sizeof(mmDCP3_COMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x0b90, 2, &mmDCP3_COMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmDCP3_COMM_MATRIXB_TRANS_C21_C22)/sizeof(mmDCP3_COMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x0b91, 2, &mmDCP3_COMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmDCP3_COMM_MATRIXB_TRANS_C23_C24)/sizeof(mmDCP3_COMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x0b92, 2, &mmDCP3_COMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmDCP3_COMM_MATRIXB_TRANS_C31_C32)/sizeof(mmDCP3_COMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x0b93, 2, &mmDCP3_COMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmDCP3_COMM_MATRIXB_TRANS_C33_C34)/sizeof(mmDCP3_COMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP3_DENORM_CONTROL", REG_MMIO, 0x0b94, 2, &mmDCP3_DENORM_CONTROL[0], sizeof(mmDCP3_DENORM_CONTROL)/sizeof(mmDCP3_DENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP3_OUT_ROUND_CONTROL", REG_MMIO, 0x0b95, 2, &mmDCP3_OUT_ROUND_CONTROL[0], sizeof(mmDCP3_OUT_ROUND_CONTROL)/sizeof(mmDCP3_OUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x0b96, 2, &mmDCP3_OUT_CLAMP_CONTROL_R_CR[0], sizeof(mmDCP3_OUT_CLAMP_CONTROL_R_CR)/sizeof(mmDCP3_OUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x0b97, 2, &mmDCP3_OUT_CLAMP_CONTROL_G_Y[0], sizeof(mmDCP3_OUT_CLAMP_CONTROL_G_Y)/sizeof(mmDCP3_OUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x0b98, 2, &mmDCP3_OUT_CLAMP_CONTROL_B_CB[0], sizeof(mmDCP3_OUT_CLAMP_CONTROL_B_CB)/sizeof(mmDCP3_OUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP3_KEY_CONTROL", REG_MMIO, 0x0b99, 2, &mmDCP3_KEY_CONTROL[0], sizeof(mmDCP3_KEY_CONTROL)/sizeof(mmDCP3_KEY_CONTROL[0]), 0, 0 },
	{ "mmDCP3_KEY_RANGE_ALPHA", REG_MMIO, 0x0b9a, 2, &mmDCP3_KEY_RANGE_ALPHA[0], sizeof(mmDCP3_KEY_RANGE_ALPHA)/sizeof(mmDCP3_KEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP3_KEY_RANGE_RED", REG_MMIO, 0x0b9b, 2, &mmDCP3_KEY_RANGE_RED[0], sizeof(mmDCP3_KEY_RANGE_RED)/sizeof(mmDCP3_KEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP3_KEY_RANGE_GREEN", REG_MMIO, 0x0b9c, 2, &mmDCP3_KEY_RANGE_GREEN[0], sizeof(mmDCP3_KEY_RANGE_GREEN)/sizeof(mmDCP3_KEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP3_KEY_RANGE_BLUE", REG_MMIO, 0x0b9d, 2, &mmDCP3_KEY_RANGE_BLUE[0], sizeof(mmDCP3_KEY_RANGE_BLUE)/sizeof(mmDCP3_KEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP3_DEGAMMA_CONTROL", REG_MMIO, 0x0b9e, 2, &mmDCP3_DEGAMMA_CONTROL[0], sizeof(mmDCP3_DEGAMMA_CONTROL)/sizeof(mmDCP3_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_CONTROL", REG_MMIO, 0x0b9f, 2, &mmDCP3_GAMUT_REMAP_CONTROL[0], sizeof(mmDCP3_GAMUT_REMAP_CONTROL)/sizeof(mmDCP3_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C11_C12", REG_MMIO, 0x0ba0, 2, &mmDCP3_GAMUT_REMAP_C11_C12[0], sizeof(mmDCP3_GAMUT_REMAP_C11_C12)/sizeof(mmDCP3_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C13_C14", REG_MMIO, 0x0ba1, 2, &mmDCP3_GAMUT_REMAP_C13_C14[0], sizeof(mmDCP3_GAMUT_REMAP_C13_C14)/sizeof(mmDCP3_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C21_C22", REG_MMIO, 0x0ba2, 2, &mmDCP3_GAMUT_REMAP_C21_C22[0], sizeof(mmDCP3_GAMUT_REMAP_C21_C22)/sizeof(mmDCP3_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C23_C24", REG_MMIO, 0x0ba3, 2, &mmDCP3_GAMUT_REMAP_C23_C24[0], sizeof(mmDCP3_GAMUT_REMAP_C23_C24)/sizeof(mmDCP3_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C31_C32", REG_MMIO, 0x0ba4, 2, &mmDCP3_GAMUT_REMAP_C31_C32[0], sizeof(mmDCP3_GAMUT_REMAP_C31_C32)/sizeof(mmDCP3_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C33_C34", REG_MMIO, 0x0ba5, 2, &mmDCP3_GAMUT_REMAP_C33_C34[0], sizeof(mmDCP3_GAMUT_REMAP_C33_C34)/sizeof(mmDCP3_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP3_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x0ba6, 2, &mmDCP3_DCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP3_DCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP3_DCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP3_DCP_RANDOM_SEEDS", REG_MMIO, 0x0ba7, 2, &mmDCP3_DCP_RANDOM_SEEDS[0], sizeof(mmDCP3_DCP_RANDOM_SEEDS)/sizeof(mmDCP3_DCP_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmDCP3_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x0ba8, 2, &mmDCP3_DCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP3_DCP_FP_CONVERTED_FIELD)/sizeof(mmDCP3_DCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP3_CUR_CONTROL", REG_MMIO, 0x0ba9, 2, &mmDCP3_CUR_CONTROL[0], sizeof(mmDCP3_CUR_CONTROL)/sizeof(mmDCP3_CUR_CONTROL[0]), 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS", REG_MMIO, 0x0baa, 2, &mmDCP3_CUR_SURFACE_ADDRESS[0], sizeof(mmDCP3_CUR_SURFACE_ADDRESS)/sizeof(mmDCP3_CUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP3_CUR_SIZE", REG_MMIO, 0x0bab, 2, &mmDCP3_CUR_SIZE[0], sizeof(mmDCP3_CUR_SIZE)/sizeof(mmDCP3_CUR_SIZE[0]), 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0bac, 2, &mmDCP3_CUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP3_CUR_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP3_CUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP3_CUR_POSITION", REG_MMIO, 0x0bad, 2, &mmDCP3_CUR_POSITION[0], sizeof(mmDCP3_CUR_POSITION)/sizeof(mmDCP3_CUR_POSITION[0]), 0, 0 },
	{ "mmDCP3_CUR_HOT_SPOT", REG_MMIO, 0x0bae, 2, &mmDCP3_CUR_HOT_SPOT[0], sizeof(mmDCP3_CUR_HOT_SPOT)/sizeof(mmDCP3_CUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP3_CUR_COLOR1", REG_MMIO, 0x0baf, 2, &mmDCP3_CUR_COLOR1[0], sizeof(mmDCP3_CUR_COLOR1)/sizeof(mmDCP3_CUR_COLOR1[0]), 0, 0 },
	{ "mmDCP3_CUR_COLOR2", REG_MMIO, 0x0bb0, 2, &mmDCP3_CUR_COLOR2[0], sizeof(mmDCP3_CUR_COLOR2)/sizeof(mmDCP3_CUR_COLOR2[0]), 0, 0 },
	{ "mmDCP3_CUR_UPDATE", REG_MMIO, 0x0bb1, 2, &mmDCP3_CUR_UPDATE[0], sizeof(mmDCP3_CUR_UPDATE)/sizeof(mmDCP3_CUR_UPDATE[0]), 0, 0 },
	{ "mmDCP3_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x0bbb, 2, &mmDCP3_CUR_REQUEST_FILTER_CNTL[0], sizeof(mmDCP3_CUR_REQUEST_FILTER_CNTL)/sizeof(mmDCP3_CUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP3_CUR_STEREO_CONTROL", REG_MMIO, 0x0bbc, 2, &mmDCP3_CUR_STEREO_CONTROL[0], sizeof(mmDCP3_CUR_STEREO_CONTROL)/sizeof(mmDCP3_CUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_RW_MODE", REG_MMIO, 0x0bbe, 2, &mmDCP3_DC_LUT_RW_MODE[0], sizeof(mmDCP3_DC_LUT_RW_MODE)/sizeof(mmDCP3_DC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_RW_INDEX", REG_MMIO, 0x0bbf, 2, &mmDCP3_DC_LUT_RW_INDEX[0], sizeof(mmDCP3_DC_LUT_RW_INDEX)/sizeof(mmDCP3_DC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_SEQ_COLOR", REG_MMIO, 0x0bc0, 2, &mmDCP3_DC_LUT_SEQ_COLOR[0], sizeof(mmDCP3_DC_LUT_SEQ_COLOR)/sizeof(mmDCP3_DC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_PWL_DATA", REG_MMIO, 0x0bc1, 2, &mmDCP3_DC_LUT_PWL_DATA[0], sizeof(mmDCP3_DC_LUT_PWL_DATA)/sizeof(mmDCP3_DC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_30_COLOR", REG_MMIO, 0x0bc2, 2, &mmDCP3_DC_LUT_30_COLOR[0], sizeof(mmDCP3_DC_LUT_30_COLOR)/sizeof(mmDCP3_DC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x0bc3, 2, &mmDCP3_DC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDCP3_DC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDCP3_DC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x0bc4, 2, &mmDCP3_DC_LUT_WRITE_EN_MASK[0], sizeof(mmDCP3_DC_LUT_WRITE_EN_MASK)/sizeof(mmDCP3_DC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_AUTOFILL", REG_MMIO, 0x0bc5, 2, &mmDCP3_DC_LUT_AUTOFILL[0], sizeof(mmDCP3_DC_LUT_AUTOFILL)/sizeof(mmDCP3_DC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_CONTROL", REG_MMIO, 0x0bc6, 2, &mmDCP3_DC_LUT_CONTROL[0], sizeof(mmDCP3_DC_LUT_CONTROL)/sizeof(mmDCP3_DC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x0bc7, 2, &mmDCP3_DC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDCP3_DC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDCP3_DC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x0bc8, 2, &mmDCP3_DC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDCP3_DC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDCP3_DC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x0bc9, 2, &mmDCP3_DC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDCP3_DC_LUT_BLACK_OFFSET_RED)/sizeof(mmDCP3_DC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x0bca, 2, &mmDCP3_DC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDCP3_DC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDCP3_DC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x0bcb, 2, &mmDCP3_DC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDCP3_DC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDCP3_DC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x0bcc, 2, &mmDCP3_DC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDCP3_DC_LUT_WHITE_OFFSET_RED)/sizeof(mmDCP3_DC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP3_DCP_CRC_CONTROL", REG_MMIO, 0x0bcd, 2, &mmDCP3_DCP_CRC_CONTROL[0], sizeof(mmDCP3_DCP_CRC_CONTROL)/sizeof(mmDCP3_DCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP3_DCP_CRC_MASK", REG_MMIO, 0x0bce, 2, &mmDCP3_DCP_CRC_MASK[0], sizeof(mmDCP3_DCP_CRC_MASK)/sizeof(mmDCP3_DCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP3_DCP_CRC_CURRENT", REG_MMIO, 0x0bcf, 2, &mmDCP3_DCP_CRC_CURRENT[0], sizeof(mmDCP3_DCP_CRC_CURRENT)/sizeof(mmDCP3_DCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP3_DVMM_PTE_CONTROL", REG_MMIO, 0x0bd0, 2, &mmDCP3_DVMM_PTE_CONTROL[0], sizeof(mmDCP3_DVMM_PTE_CONTROL)/sizeof(mmDCP3_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmDCP3_DCP_CRC_LAST", REG_MMIO, 0x0bd1, 2, &mmDCP3_DCP_CRC_LAST[0], sizeof(mmDCP3_DCP_CRC_LAST)/sizeof(mmDCP3_DCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP3_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x0bd2, 2, &mmDCP3_DVMM_PTE_ARB_CONTROL[0], sizeof(mmDCP3_DVMM_PTE_ARB_CONTROL)/sizeof(mmDCP3_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x0bd4, 2, &mmDCP3_GRPH_FLIP_RATE_CNTL[0], sizeof(mmDCP3_GRPH_FLIP_RATE_CNTL)/sizeof(mmDCP3_GRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP3_DCP_GSL_CONTROL", REG_MMIO, 0x0bd5, 2, &mmDCP3_DCP_GSL_CONTROL[0], sizeof(mmDCP3_DCP_GSL_CONTROL)/sizeof(mmDCP3_DCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x0bd6, 2, &mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP3_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x0bdc, 2, &mmDCP3_GRPH_STEREOSYNC_FLIP[0], sizeof(mmDCP3_GRPH_STEREOSYNC_FLIP)/sizeof(mmDCP3_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP3_HW_ROTATION", REG_MMIO, 0x0bde, 2, &mmDCP3_HW_ROTATION[0], sizeof(mmDCP3_HW_ROTATION)/sizeof(mmDCP3_HW_ROTATION[0]), 0, 0 },
	{ "mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x0bdf, 2, &mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CONTROL", REG_MMIO, 0x0be0, 2, &mmDCP3_REGAMMA_CONTROL[0], sizeof(mmDCP3_REGAMMA_CONTROL)/sizeof(mmDCP3_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_INDEX", REG_MMIO, 0x0be1, 2, &mmDCP3_REGAMMA_LUT_INDEX[0], sizeof(mmDCP3_REGAMMA_LUT_INDEX)/sizeof(mmDCP3_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_DATA", REG_MMIO, 0x0be2, 2, &mmDCP3_REGAMMA_LUT_DATA[0], sizeof(mmDCP3_REGAMMA_LUT_DATA)/sizeof(mmDCP3_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x0be3, 2, &mmDCP3_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmDCP3_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmDCP3_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x0be4, 2, &mmDCP3_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmDCP3_REGAMMA_CNTLA_START_CNTL)/sizeof(mmDCP3_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x0be5, 2, &mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x0be6, 2, &mmDCP3_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmDCP3_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmDCP3_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x0be7, 2, &mmDCP3_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmDCP3_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmDCP3_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x0be8, 2, &mmDCP3_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x0be9, 2, &mmDCP3_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x0bea, 2, &mmDCP3_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x0beb, 2, &mmDCP3_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x0bec, 2, &mmDCP3_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x0bed, 2, &mmDCP3_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x0bee, 2, &mmDCP3_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x0bef, 2, &mmDCP3_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmDCP3_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmDCP3_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x0bf0, 2, &mmDCP3_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmDCP3_REGAMMA_CNTLB_START_CNTL)/sizeof(mmDCP3_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x0bf1, 2, &mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x0bf2, 2, &mmDCP3_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmDCP3_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmDCP3_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x0bf3, 2, &mmDCP3_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmDCP3_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmDCP3_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x0bf4, 2, &mmDCP3_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x0bf5, 2, &mmDCP3_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x0bf6, 2, &mmDCP3_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x0bf7, 2, &mmDCP3_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x0bf8, 2, &mmDCP3_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x0bf9, 2, &mmDCP3_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x0bfa, 2, &mmDCP3_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x0bfb, 2, &mmDCP3_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmDCP3_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmDCP3_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP3_ALPHA_CONTROL", REG_MMIO, 0x0bfc, 2, &mmDCP3_ALPHA_CONTROL[0], sizeof(mmDCP3_ALPHA_CONTROL)/sizeof(mmDCP3_ALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x0bfd, 2, &mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0bfe, 2, &mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x0bff, 2, &mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmDCP3_GRPH_XDMA_FLIP_TIMEOUT", REG_MMIO, 0x0c00, 2, &mmDCP3_GRPH_XDMA_FLIP_TIMEOUT[0], sizeof(mmDCP3_GRPH_XDMA_FLIP_TIMEOUT)/sizeof(mmDCP3_GRPH_XDMA_FLIP_TIMEOUT[0]), 0, 0 },
	{ "mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY", REG_MMIO, 0x0c01, 2, &mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY[0], sizeof(mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY)/sizeof(mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY[0]), 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x0c02, 2, &mmDCP3_GRPH_SURFACE_COUNTER_CONTROL[0], sizeof(mmDCP3_GRPH_SURFACE_COUNTER_CONTROL)/sizeof(mmDCP3_GRPH_SURFACE_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x0c03, 2, &mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT[0], sizeof(mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT)/sizeof(mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT[0]), 0, 0 },
	{ "mmLB3_LB_DATA_FORMAT", REG_MMIO, 0x0c1a, 2, &mmLB3_LB_DATA_FORMAT[0], sizeof(mmLB3_LB_DATA_FORMAT)/sizeof(mmLB3_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB3_LB_MEMORY_CTRL", REG_MMIO, 0x0c1b, 2, &mmLB3_LB_MEMORY_CTRL[0], sizeof(mmLB3_LB_MEMORY_CTRL)/sizeof(mmLB3_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB3_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x0c1c, 2, &mmLB3_LB_MEMORY_SIZE_STATUS[0], sizeof(mmLB3_LB_MEMORY_SIZE_STATUS)/sizeof(mmLB3_LB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB3_LB_DESKTOP_HEIGHT", REG_MMIO, 0x0c1d, 2, &mmLB3_LB_DESKTOP_HEIGHT[0], sizeof(mmLB3_LB_DESKTOP_HEIGHT)/sizeof(mmLB3_LB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB3_LB_VLINE_START_END", REG_MMIO, 0x0c1e, 2, &mmLB3_LB_VLINE_START_END[0], sizeof(mmLB3_LB_VLINE_START_END)/sizeof(mmLB3_LB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB3_LB_VLINE2_START_END", REG_MMIO, 0x0c1f, 2, &mmLB3_LB_VLINE2_START_END[0], sizeof(mmLB3_LB_VLINE2_START_END)/sizeof(mmLB3_LB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB3_LB_V_COUNTER", REG_MMIO, 0x0c20, 2, &mmLB3_LB_V_COUNTER[0], sizeof(mmLB3_LB_V_COUNTER)/sizeof(mmLB3_LB_V_COUNTER[0]), 0, 0 },
	{ "mmLB3_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x0c21, 2, &mmLB3_LB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB3_LB_SNAPSHOT_V_COUNTER)/sizeof(mmLB3_LB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB3_LB_INTERRUPT_MASK", REG_MMIO, 0x0c22, 2, &mmLB3_LB_INTERRUPT_MASK[0], sizeof(mmLB3_LB_INTERRUPT_MASK)/sizeof(mmLB3_LB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB3_LB_VLINE_STATUS", REG_MMIO, 0x0c23, 2, &mmLB3_LB_VLINE_STATUS[0], sizeof(mmLB3_LB_VLINE_STATUS)/sizeof(mmLB3_LB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB3_LB_VLINE2_STATUS", REG_MMIO, 0x0c24, 2, &mmLB3_LB_VLINE2_STATUS[0], sizeof(mmLB3_LB_VLINE2_STATUS)/sizeof(mmLB3_LB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB3_LB_VBLANK_STATUS", REG_MMIO, 0x0c25, 2, &mmLB3_LB_VBLANK_STATUS[0], sizeof(mmLB3_LB_VBLANK_STATUS)/sizeof(mmLB3_LB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB3_LB_SYNC_RESET_SEL", REG_MMIO, 0x0c26, 2, &mmLB3_LB_SYNC_RESET_SEL[0], sizeof(mmLB3_LB_SYNC_RESET_SEL)/sizeof(mmLB3_LB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x0c27, 2, &mmLB3_LB_BLACK_KEYER_R_CR[0], sizeof(mmLB3_LB_BLACK_KEYER_R_CR)/sizeof(mmLB3_LB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x0c28, 2, &mmLB3_LB_BLACK_KEYER_G_Y[0], sizeof(mmLB3_LB_BLACK_KEYER_G_Y)/sizeof(mmLB3_LB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x0c29, 2, &mmLB3_LB_BLACK_KEYER_B_CB[0], sizeof(mmLB3_LB_BLACK_KEYER_B_CB)/sizeof(mmLB3_LB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x0c2a, 2, &mmLB3_LB_KEYER_COLOR_CTRL[0], sizeof(mmLB3_LB_KEYER_COLOR_CTRL)/sizeof(mmLB3_LB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x0c2b, 2, &mmLB3_LB_KEYER_COLOR_R_CR[0], sizeof(mmLB3_LB_KEYER_COLOR_R_CR)/sizeof(mmLB3_LB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x0c2c, 2, &mmLB3_LB_KEYER_COLOR_G_Y[0], sizeof(mmLB3_LB_KEYER_COLOR_G_Y)/sizeof(mmLB3_LB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x0c2d, 2, &mmLB3_LB_KEYER_COLOR_B_CB[0], sizeof(mmLB3_LB_KEYER_COLOR_B_CB)/sizeof(mmLB3_LB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x0c2e, 2, &mmLB3_LB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB3_LB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB3_LB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x0c2f, 2, &mmLB3_LB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB3_LB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB3_LB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x0c30, 2, &mmLB3_LB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB3_LB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB3_LB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB3_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x0c31, 2, &mmLB3_LB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB3_LB_BUFFER_LEVEL_STATUS)/sizeof(mmLB3_LB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB3_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x0c32, 2, &mmLB3_LB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB3_LB_BUFFER_URGENCY_CTRL)/sizeof(mmLB3_LB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB3_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x0c33, 2, &mmLB3_LB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB3_LB_BUFFER_URGENCY_STATUS)/sizeof(mmLB3_LB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB3_LB_BUFFER_STATUS", REG_MMIO, 0x0c34, 2, &mmLB3_LB_BUFFER_STATUS[0], sizeof(mmLB3_LB_BUFFER_STATUS)/sizeof(mmLB3_LB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB3_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x0c35, 2, &mmLB3_LB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB3_LB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB3_LB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_MODE", REG_MMIO, 0x0c36, 2, &mmLB3_MVP_AFR_FLIP_MODE[0], sizeof(mmLB3_MVP_AFR_FLIP_MODE)/sizeof(mmLB3_MVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x0c37, 2, &mmLB3_MVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmLB3_MVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmLB3_MVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB3_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x0c38, 2, &mmLB3_MVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmLB3_MVP_FLIP_LINE_NUM_INSERT)/sizeof(mmLB3_MVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB3_DC_MVP_LB_CONTROL", REG_MMIO, 0x0c39, 2, &mmLB3_DC_MVP_LB_CONTROL[0], sizeof(mmLB3_DC_MVP_LB_CONTROL)/sizeof(mmLB3_DC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmDCFE3_DCFE_CLOCK_CONTROL", REG_MMIO, 0x0c5a, 2, &mmDCFE3_DCFE_CLOCK_CONTROL[0], sizeof(mmDCFE3_DCFE_CLOCK_CONTROL)/sizeof(mmDCFE3_DCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFE3_DCFE_SOFT_RESET", REG_MMIO, 0x0c5b, 2, &mmDCFE3_DCFE_SOFT_RESET[0], sizeof(mmDCFE3_DCFE_SOFT_RESET)/sizeof(mmDCFE3_DCFE_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE3_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x0c5d, 2, &mmDCFE3_DCFE_MEM_PWR_CTRL[0], sizeof(mmDCFE3_DCFE_MEM_PWR_CTRL)/sizeof(mmDCFE3_DCFE_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFE3_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x0c5e, 2, &mmDCFE3_DCFE_MEM_PWR_CTRL2[0], sizeof(mmDCFE3_DCFE_MEM_PWR_CTRL2)/sizeof(mmDCFE3_DCFE_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFE3_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x0c5f, 2, &mmDCFE3_DCFE_MEM_PWR_STATUS[0], sizeof(mmDCFE3_DCFE_MEM_PWR_STATUS)/sizeof(mmDCFE3_DCFE_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFE3_DCFE_MISC", REG_MMIO, 0x0c60, 2, &mmDCFE3_DCFE_MISC[0], sizeof(mmDCFE3_DCFE_MISC)/sizeof(mmDCFE3_DCFE_MISC[0]), 0, 0 },
	{ "mmDCFE3_DCFE_FLUSH", REG_MMIO, 0x0c61, 2, &mmDCFE3_DCFE_FLUSH[0], sizeof(mmDCFE3_DCFE_FLUSH)/sizeof(mmDCFE3_DCFE_FLUSH[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_CNTL", REG_MMIO, 0x0c6e, 2, &mmDC_PERFMON6_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_CNTL2", REG_MMIO, 0x0c6f, 2, &mmDC_PERFMON6_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_STATE", REG_MMIO, 0x0c70, 2, &mmDC_PERFMON6_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON6_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON6_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CNTL", REG_MMIO, 0x0c71, 2, &mmDC_PERFMON6_PERFMON_CNTL[0], sizeof(mmDC_PERFMON6_PERFMON_CNTL)/sizeof(mmDC_PERFMON6_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CNTL2", REG_MMIO, 0x0c72, 2, &mmDC_PERFMON6_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON6_PERFMON_CNTL2)/sizeof(mmDC_PERFMON6_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0c73, 2, &mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_LOW", REG_MMIO, 0x0c74, 2, &mmDC_PERFMON6_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON6_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON6_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_HI", REG_MMIO, 0x0c75, 2, &mmDC_PERFMON6_PERFMON_HI[0], sizeof(mmDC_PERFMON6_PERFMON_HI)/sizeof(mmDC_PERFMON6_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_LOW", REG_MMIO, 0x0c76, 2, &mmDC_PERFMON6_PERFMON_LOW[0], sizeof(mmDC_PERFMON6_PERFMON_LOW)/sizeof(mmDC_PERFMON6_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x0c7a, 2, &mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x0c7b, 2, &mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x0c7c, 2, &mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL)/sizeof(mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x0c7d, 2, &mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL)/sizeof(mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL", REG_MMIO, 0x0c7e, 2, &mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL[0], sizeof(mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL)/sizeof(mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x0c7f, 2, &mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL)/sizeof(mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2", REG_MMIO, 0x0c80, 2, &mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2[0], sizeof(mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2)/sizeof(mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL", REG_MMIO, 0x0c81, 2, &mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL[0], sizeof(mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL)/sizeof(mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_REPEATER_PROGRAM", REG_MMIO, 0x0c82, 2, &mmDMIF_PG3_DPG_REPEATER_PROGRAM[0], sizeof(mmDMIF_PG3_DPG_REPEATER_PROGRAM)/sizeof(mmDMIF_PG3_DPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x0c86, 2, &mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL)/sizeof(mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIF_PG3_DPG_DVMM_STATUS", REG_MMIO, 0x0c87, 2, &mmDMIF_PG3_DPG_DVMM_STATUS[0], sizeof(mmDMIF_PG3_DPG_DVMM_STATUS)/sizeof(mmDMIF_PG3_DPG_DVMM_STATUS[0]), 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_SELECT", REG_MMIO, 0x0c9a, 2, &mmSCL3_SCL_COEF_RAM_SELECT[0], sizeof(mmSCL3_SCL_COEF_RAM_SELECT)/sizeof(mmSCL3_SCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0c9b, 2, &mmSCL3_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL3_SCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL3_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL3_SCL_MODE", REG_MMIO, 0x0c9c, 2, &mmSCL3_SCL_MODE[0], sizeof(mmSCL3_SCL_MODE)/sizeof(mmSCL3_SCL_MODE[0]), 0, 0 },
	{ "mmSCL3_SCL_TAP_CONTROL", REG_MMIO, 0x0c9d, 2, &mmSCL3_SCL_TAP_CONTROL[0], sizeof(mmSCL3_SCL_TAP_CONTROL)/sizeof(mmSCL3_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_CONTROL", REG_MMIO, 0x0c9e, 2, &mmSCL3_SCL_CONTROL[0], sizeof(mmSCL3_SCL_CONTROL)/sizeof(mmSCL3_SCL_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_BYPASS_CONTROL", REG_MMIO, 0x0c9f, 2, &mmSCL3_SCL_BYPASS_CONTROL[0], sizeof(mmSCL3_SCL_BYPASS_CONTROL)/sizeof(mmSCL3_SCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x0ca0, 2, &mmSCL3_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL3_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL3_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x0ca1, 2, &mmSCL3_SCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL3_SCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL3_SCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x0ca2, 2, &mmSCL3_SCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL3_SCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL3_SCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0ca3, 2, &mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x0ca4, 2, &mmSCL3_SCL_HORZ_FILTER_INIT[0], sizeof(mmSCL3_SCL_HORZ_FILTER_INIT)/sizeof(mmSCL3_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x0ca5, 2, &mmSCL3_SCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL3_SCL_VERT_FILTER_CONTROL)/sizeof(mmSCL3_SCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0ca6, 2, &mmSCL3_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL3_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL3_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT", REG_MMIO, 0x0ca7, 2, &mmSCL3_SCL_VERT_FILTER_INIT[0], sizeof(mmSCL3_SCL_VERT_FILTER_INIT)/sizeof(mmSCL3_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x0ca8, 2, &mmSCL3_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL3_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL3_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL3_SCL_ROUND_OFFSET", REG_MMIO, 0x0ca9, 2, &mmSCL3_SCL_ROUND_OFFSET[0], sizeof(mmSCL3_SCL_ROUND_OFFSET)/sizeof(mmSCL3_SCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL3_SCL_UPDATE", REG_MMIO, 0x0caa, 2, &mmSCL3_SCL_UPDATE[0], sizeof(mmSCL3_SCL_UPDATE)/sizeof(mmSCL3_SCL_UPDATE[0]), 0, 0 },
	{ "mmSCL3_SCL_F_SHARP_CONTROL", REG_MMIO, 0x0cab, 2, &mmSCL3_SCL_F_SHARP_CONTROL[0], sizeof(mmSCL3_SCL_F_SHARP_CONTROL)/sizeof(mmSCL3_SCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_ALU_CONTROL", REG_MMIO, 0x0cac, 2, &mmSCL3_SCL_ALU_CONTROL[0], sizeof(mmSCL3_SCL_ALU_CONTROL)/sizeof(mmSCL3_SCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x0cad, 2, &mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL3_VIEWPORT_START_SECONDARY", REG_MMIO, 0x0cae, 2, &mmSCL3_VIEWPORT_START_SECONDARY[0], sizeof(mmSCL3_VIEWPORT_START_SECONDARY)/sizeof(mmSCL3_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCL3_VIEWPORT_START", REG_MMIO, 0x0caf, 2, &mmSCL3_VIEWPORT_START[0], sizeof(mmSCL3_VIEWPORT_START)/sizeof(mmSCL3_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCL3_VIEWPORT_SIZE", REG_MMIO, 0x0cb0, 2, &mmSCL3_VIEWPORT_SIZE[0], sizeof(mmSCL3_VIEWPORT_SIZE)/sizeof(mmSCL3_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x0cb1, 2, &mmSCL3_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCL3_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCL3_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x0cb2, 2, &mmSCL3_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCL3_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCL3_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x0cb3, 2, &mmSCL3_SCL_MODE_CHANGE_DET1[0], sizeof(mmSCL3_SCL_MODE_CHANGE_DET1)/sizeof(mmSCL3_SCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x0cb4, 2, &mmSCL3_SCL_MODE_CHANGE_DET2[0], sizeof(mmSCL3_SCL_MODE_CHANGE_DET2)/sizeof(mmSCL3_SCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x0cb5, 2, &mmSCL3_SCL_MODE_CHANGE_DET3[0], sizeof(mmSCL3_SCL_MODE_CHANGE_DET3)/sizeof(mmSCL3_SCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x0cb6, 2, &mmSCL3_SCL_MODE_CHANGE_MASK[0], sizeof(mmSCL3_SCL_MODE_CHANGE_MASK)/sizeof(mmSCL3_SCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmBLND3_BLND_CONTROL", REG_MMIO, 0x0cc7, 2, &mmBLND3_BLND_CONTROL[0], sizeof(mmBLND3_BLND_CONTROL)/sizeof(mmBLND3_BLND_CONTROL[0]), 0, 0 },
	{ "mmBLND3_BLND_SM_CONTROL2", REG_MMIO, 0x0cc8, 2, &mmBLND3_BLND_SM_CONTROL2[0], sizeof(mmBLND3_BLND_SM_CONTROL2)/sizeof(mmBLND3_BLND_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLND3_BLND_CONTROL2", REG_MMIO, 0x0cc9, 2, &mmBLND3_BLND_CONTROL2[0], sizeof(mmBLND3_BLND_CONTROL2)/sizeof(mmBLND3_BLND_CONTROL2[0]), 0, 0 },
	{ "mmBLND3_BLND_UPDATE", REG_MMIO, 0x0cca, 2, &mmBLND3_BLND_UPDATE[0], sizeof(mmBLND3_BLND_UPDATE)/sizeof(mmBLND3_BLND_UPDATE[0]), 0, 0 },
	{ "mmBLND3_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x0ccb, 2, &mmBLND3_BLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND3_BLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND3_BLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND3_BLND_V_UPDATE_LOCK", REG_MMIO, 0x0ccc, 2, &mmBLND3_BLND_V_UPDATE_LOCK[0], sizeof(mmBLND3_BLND_V_UPDATE_LOCK)/sizeof(mmBLND3_BLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND3_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x0ccd, 2, &mmBLND3_BLND_REG_UPDATE_STATUS[0], sizeof(mmBLND3_BLND_REG_UPDATE_STATUS)/sizeof(mmBLND3_BLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x0cd2, 2, &mmCRTC3_CRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC3_CRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC3_CRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC3_CRTC_H_TOTAL", REG_MMIO, 0x0cd3, 2, &mmCRTC3_CRTC_H_TOTAL[0], sizeof(mmCRTC3_CRTC_H_TOTAL)/sizeof(mmCRTC3_CRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_START_END", REG_MMIO, 0x0cd4, 2, &mmCRTC3_CRTC_H_BLANK_START_END[0], sizeof(mmCRTC3_CRTC_H_BLANK_START_END)/sizeof(mmCRTC3_CRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A", REG_MMIO, 0x0cd5, 2, &mmCRTC3_CRTC_H_SYNC_A[0], sizeof(mmCRTC3_CRTC_H_SYNC_A)/sizeof(mmCRTC3_CRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x0cd6, 2, &mmCRTC3_CRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC3_CRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC3_CRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B", REG_MMIO, 0x0cd7, 2, &mmCRTC3_CRTC_H_SYNC_B[0], sizeof(mmCRTC3_CRTC_H_SYNC_B)/sizeof(mmCRTC3_CRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x0cd8, 2, &mmCRTC3_CRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC3_CRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC3_CRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VBI_END", REG_MMIO, 0x0cd9, 2, &mmCRTC3_CRTC_VBI_END[0], sizeof(mmCRTC3_CRTC_VBI_END)/sizeof(mmCRTC3_CRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL", REG_MMIO, 0x0cda, 2, &mmCRTC3_CRTC_V_TOTAL[0], sizeof(mmCRTC3_CRTC_V_TOTAL)/sizeof(mmCRTC3_CRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MIN", REG_MMIO, 0x0cdb, 2, &mmCRTC3_CRTC_V_TOTAL_MIN[0], sizeof(mmCRTC3_CRTC_V_TOTAL_MIN)/sizeof(mmCRTC3_CRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MAX", REG_MMIO, 0x0cdc, 2, &mmCRTC3_CRTC_V_TOTAL_MAX[0], sizeof(mmCRTC3_CRTC_V_TOTAL_MAX)/sizeof(mmCRTC3_CRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x0cdd, 2, &mmCRTC3_CRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC3_CRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC3_CRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x0cde, 2, &mmCRTC3_CRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC3_CRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC3_CRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x0cdf, 2, &mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_BLANK_START_END", REG_MMIO, 0x0ce0, 2, &mmCRTC3_CRTC_V_BLANK_START_END[0], sizeof(mmCRTC3_CRTC_V_BLANK_START_END)/sizeof(mmCRTC3_CRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A", REG_MMIO, 0x0ce1, 2, &mmCRTC3_CRTC_V_SYNC_A[0], sizeof(mmCRTC3_CRTC_V_SYNC_A)/sizeof(mmCRTC3_CRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x0ce2, 2, &mmCRTC3_CRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC3_CRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC3_CRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B", REG_MMIO, 0x0ce3, 2, &mmCRTC3_CRTC_V_SYNC_B[0], sizeof(mmCRTC3_CRTC_V_SYNC_B)/sizeof(mmCRTC3_CRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x0ce4, 2, &mmCRTC3_CRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC3_CRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC3_CRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_CNTL", REG_MMIO, 0x0ce5, 2, &mmCRTC3_CRTC_DTMTEST_CNTL[0], sizeof(mmCRTC3_CRTC_DTMTEST_CNTL)/sizeof(mmCRTC3_CRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x0ce6, 2, &mmCRTC3_CRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC3_CRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC3_CRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_CNTL", REG_MMIO, 0x0ce7, 2, &mmCRTC3_CRTC_TRIGA_CNTL[0], sizeof(mmCRTC3_CRTC_TRIGA_CNTL)/sizeof(mmCRTC3_CRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x0ce8, 2, &mmCRTC3_CRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC3_CRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC3_CRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_CNTL", REG_MMIO, 0x0ce9, 2, &mmCRTC3_CRTC_TRIGB_CNTL[0], sizeof(mmCRTC3_CRTC_TRIGB_CNTL)/sizeof(mmCRTC3_CRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x0cea, 2, &mmCRTC3_CRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC3_CRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC3_CRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x0ceb, 2, &mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_FLOW_CONTROL", REG_MMIO, 0x0cec, 2, &mmCRTC3_CRTC_FLOW_CONTROL[0], sizeof(mmCRTC3_CRTC_FLOW_CONTROL)/sizeof(mmCRTC3_CRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x0ced, 2, &mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC3_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x0cee, 2, &mmCRTC3_CRTC_AVSYNC_COUNTER[0], sizeof(mmCRTC3_CRTC_AVSYNC_COUNTER)/sizeof(mmCRTC3_CRTC_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CONTROL", REG_MMIO, 0x0cef, 2, &mmCRTC3_CRTC_CONTROL[0], sizeof(mmCRTC3_CRTC_CONTROL)/sizeof(mmCRTC3_CRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_CONTROL", REG_MMIO, 0x0cf0, 2, &mmCRTC3_CRTC_BLANK_CONTROL[0], sizeof(mmCRTC3_CRTC_BLANK_CONTROL)/sizeof(mmCRTC3_CRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x0cf1, 2, &mmCRTC3_CRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC3_CRTC_INTERLACE_CONTROL)/sizeof(mmCRTC3_CRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_STATUS", REG_MMIO, 0x0cf2, 2, &mmCRTC3_CRTC_INTERLACE_STATUS[0], sizeof(mmCRTC3_CRTC_INTERLACE_STATUS)/sizeof(mmCRTC3_CRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x0cf3, 2, &mmCRTC3_CRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC3_CRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC3_CRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x0cf4, 2, &mmCRTC3_CRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC3_CRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC3_CRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC3_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x0cf5, 2, &mmCRTC3_CRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC3_CRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC3_CRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STATUS", REG_MMIO, 0x0cf6, 2, &mmCRTC3_CRTC_STATUS[0], sizeof(mmCRTC3_CRTC_STATUS)/sizeof(mmCRTC3_CRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_POSITION", REG_MMIO, 0x0cf7, 2, &mmCRTC3_CRTC_STATUS_POSITION[0], sizeof(mmCRTC3_CRTC_STATUS_POSITION)/sizeof(mmCRTC3_CRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC3_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x0cf8, 2, &mmCRTC3_CRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC3_CRTC_NOM_VERT_POSITION)/sizeof(mmCRTC3_CRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x0cf9, 2, &mmCRTC3_CRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC3_CRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC3_CRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x0cfa, 2, &mmCRTC3_CRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC3_CRTC_STATUS_VF_COUNT)/sizeof(mmCRTC3_CRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x0cfb, 2, &mmCRTC3_CRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC3_CRTC_STATUS_HV_COUNT)/sizeof(mmCRTC3_CRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_CONTROL", REG_MMIO, 0x0cfc, 2, &mmCRTC3_CRTC_COUNT_CONTROL[0], sizeof(mmCRTC3_CRTC_COUNT_CONTROL)/sizeof(mmCRTC3_CRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_RESET", REG_MMIO, 0x0cfd, 2, &mmCRTC3_CRTC_COUNT_RESET[0], sizeof(mmCRTC3_CRTC_COUNT_RESET)/sizeof(mmCRTC3_CRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x0cfe, 2, &mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x0cff, 2, &mmCRTC3_CRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC3_CRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC3_CRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_STATUS", REG_MMIO, 0x0d00, 2, &mmCRTC3_CRTC_STEREO_STATUS[0], sizeof(mmCRTC3_CRTC_STEREO_STATUS)/sizeof(mmCRTC3_CRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_CONTROL", REG_MMIO, 0x0d01, 2, &mmCRTC3_CRTC_STEREO_CONTROL[0], sizeof(mmCRTC3_CRTC_STEREO_CONTROL)/sizeof(mmCRTC3_CRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x0d02, 2, &mmCRTC3_CRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC3_CRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC3_CRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x0d03, 2, &mmCRTC3_CRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC3_CRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC3_CRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x0d04, 2, &mmCRTC3_CRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC3_CRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC3_CRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x0d05, 2, &mmCRTC3_CRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC3_CRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC3_CRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC3_CRTC_START_LINE_CONTROL", REG_MMIO, 0x0d06, 2, &mmCRTC3_CRTC_START_LINE_CONTROL[0], sizeof(mmCRTC3_CRTC_START_LINE_CONTROL)/sizeof(mmCRTC3_CRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x0d07, 2, &mmCRTC3_CRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC3_CRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC3_CRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_UPDATE_LOCK", REG_MMIO, 0x0d08, 2, &mmCRTC3_CRTC_UPDATE_LOCK[0], sizeof(mmCRTC3_CRTC_UPDATE_LOCK)/sizeof(mmCRTC3_CRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x0d09, 2, &mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x0d0a, 2, &mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x0d0b, 2, &mmCRTC3_CRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC3_CRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC3_CRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x0d0c, 2, &mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x0d0d, 2, &mmCRTC3_CRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC3_CRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC3_CRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x0d0e, 2, &mmCRTC3_CRTC_MASTER_UPDATE_LOCK[0], sizeof(mmCRTC3_CRTC_MASTER_UPDATE_LOCK)/sizeof(mmCRTC3_CRTC_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x0d0f, 2, &mmCRTC3_CRTC_MASTER_UPDATE_MODE[0], sizeof(mmCRTC3_CRTC_MASTER_UPDATE_MODE)/sizeof(mmCRTC3_CRTC_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x0d10, 2, &mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x0d11, 2, &mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC3_CRTC_MVP_STATUS", REG_MMIO, 0x0d12, 2, &mmCRTC3_CRTC_MVP_STATUS[0], sizeof(mmCRTC3_CRTC_MVP_STATUS)/sizeof(mmCRTC3_CRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_EN", REG_MMIO, 0x0d13, 2, &mmCRTC3_CRTC_MASTER_EN[0], sizeof(mmCRTC3_CRTC_MASTER_EN)/sizeof(mmCRTC3_CRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x0d14, 2, &mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x0d15, 2, &mmCRTC3_CRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC3_CRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC3_CRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x0d17, 2, &mmCRTC3_CRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC3_CRTC_OVERSCAN_COLOR)/sizeof(mmCRTC3_CRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC3_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x0d18, 2, &mmCRTC3_CRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC3_CRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC3_CRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x0d19, 2, &mmCRTC3_CRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC3_CRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC3_CRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x0d1a, 2, &mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_BLACK_COLOR", REG_MMIO, 0x0d1b, 2, &mmCRTC3_CRTC_BLACK_COLOR[0], sizeof(mmCRTC3_CRTC_BLACK_COLOR)/sizeof(mmCRTC3_CRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC3_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x0d1c, 2, &mmCRTC3_CRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC3_CRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC3_CRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x0d1d, 2, &mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x0d1e, 2, &mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x0d1f, 2, &mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x0d20, 2, &mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x0d21, 2, &mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x0d22, 2, &mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC_CNTL", REG_MMIO, 0x0d23, 2, &mmCRTC3_CRTC_CRC_CNTL[0], sizeof(mmCRTC3_CRTC_CRC_CNTL)/sizeof(mmCRTC3_CRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x0d24, 2, &mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x0d25, 2, &mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x0d26, 2, &mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x0d27, 2, &mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_DATA_RG", REG_MMIO, 0x0d28, 2, &mmCRTC3_CRTC_CRC0_DATA_RG[0], sizeof(mmCRTC3_CRTC_CRC0_DATA_RG)/sizeof(mmCRTC3_CRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_DATA_B", REG_MMIO, 0x0d29, 2, &mmCRTC3_CRTC_CRC0_DATA_B[0], sizeof(mmCRTC3_CRTC_CRC0_DATA_B)/sizeof(mmCRTC3_CRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x0d2a, 2, &mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x0d2b, 2, &mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x0d2c, 2, &mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x0d2d, 2, &mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_DATA_RG", REG_MMIO, 0x0d2e, 2, &mmCRTC3_CRTC_CRC1_DATA_RG[0], sizeof(mmCRTC3_CRTC_CRC1_DATA_RG)/sizeof(mmCRTC3_CRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_DATA_B", REG_MMIO, 0x0d2f, 2, &mmCRTC3_CRTC_CRC1_DATA_B[0], sizeof(mmCRTC3_CRTC_CRC1_DATA_B)/sizeof(mmCRTC3_CRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x0d30, 2, &mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x0d31, 2, &mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x0d32, 2, &mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x0d33, 2, &mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x0d34, 2, &mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x0d35, 2, &mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x0d36, 2, &mmCRTC3_CRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC3_CRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC3_CRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x0d37, 2, &mmCRTC3_CRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC3_CRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC3_CRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x0d38, 2, &mmCRTC3_CRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC3_CRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC3_CRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC3_CRTC_GSL_WINDOW", REG_MMIO, 0x0d39, 2, &mmCRTC3_CRTC_GSL_WINDOW[0], sizeof(mmCRTC3_CRTC_GSL_WINDOW)/sizeof(mmCRTC3_CRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC3_CRTC_GSL_CONTROL", REG_MMIO, 0x0d3a, 2, &mmCRTC3_CRTC_GSL_CONTROL[0], sizeof(mmCRTC3_CRTC_GSL_CONTROL)/sizeof(mmCRTC3_CRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x0d3d, 2, &mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS[0], sizeof(mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS)/sizeof(mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC3_CRTC_DRR_CONTROL", REG_MMIO, 0x0d3e, 2, &mmCRTC3_CRTC_DRR_CONTROL[0], sizeof(mmCRTC3_CRTC_DRR_CONTROL)/sizeof(mmCRTC3_CRTC_DRR_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x0d42, 2, &mmFMT3_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT3_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT3_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x0d43, 2, &mmFMT3_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT3_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT3_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x0d44, 2, &mmFMT3_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT3_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT3_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT3_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x0d45, 2, &mmFMT3_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT3_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT3_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT3_FMT_CONTROL", REG_MMIO, 0x0d46, 2, &mmFMT3_FMT_CONTROL[0], sizeof(mmFMT3_FMT_CONTROL)/sizeof(mmFMT3_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x0d47, 2, &mmFMT3_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT3_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT3_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x0d48, 2, &mmFMT3_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT3_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT3_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x0d49, 2, &mmFMT3_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT3_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT3_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x0d4a, 2, &mmFMT3_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT3_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT3_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_CNTL", REG_MMIO, 0x0d4e, 2, &mmFMT3_FMT_CLAMP_CNTL[0], sizeof(mmFMT3_FMT_CLAMP_CNTL)/sizeof(mmFMT3_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT3_FMT_CRC_CNTL", REG_MMIO, 0x0d4f, 2, &mmFMT3_FMT_CRC_CNTL[0], sizeof(mmFMT3_FMT_CRC_CNTL)/sizeof(mmFMT3_FMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x0d50, 2, &mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x0d51, 2, &mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x0d52, 2, &mmFMT3_FMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT3_FMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT3_FMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x0d53, 2, &mmFMT3_FMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT3_FMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT3_FMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x0d54, 2, &mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_420_HBLANK_EARLY_START", REG_MMIO, 0x0d55, 2, &mmFMT3_FMT_420_HBLANK_EARLY_START[0], sizeof(mmFMT3_FMT_420_HBLANK_EARLY_START)/sizeof(mmFMT3_FMT_420_HBLANK_EARLY_START[0]), 0, 0 },
	{ "mmDCP4_GRPH_ENABLE", REG_MMIO, 0x0d5a, 2, &mmDCP4_GRPH_ENABLE[0], sizeof(mmDCP4_GRPH_ENABLE)/sizeof(mmDCP4_GRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP4_GRPH_CONTROL", REG_MMIO, 0x0d5b, 2, &mmDCP4_GRPH_CONTROL[0], sizeof(mmDCP4_GRPH_CONTROL)/sizeof(mmDCP4_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x0d5c, 2, &mmDCP4_GRPH_LUT_10BIT_BYPASS[0], sizeof(mmDCP4_GRPH_LUT_10BIT_BYPASS)/sizeof(mmDCP4_GRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP4_GRPH_SWAP_CNTL", REG_MMIO, 0x0d5d, 2, &mmDCP4_GRPH_SWAP_CNTL[0], sizeof(mmDCP4_GRPH_SWAP_CNTL)/sizeof(mmDCP4_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x0d5e, 2, &mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x0d5f, 2, &mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP4_GRPH_PITCH", REG_MMIO, 0x0d60, 2, &mmDCP4_GRPH_PITCH[0], sizeof(mmDCP4_GRPH_PITCH)/sizeof(mmDCP4_GRPH_PITCH[0]), 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0d61, 2, &mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0d62, 2, &mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x0d63, 2, &mmDCP4_GRPH_SURFACE_OFFSET_X[0], sizeof(mmDCP4_GRPH_SURFACE_OFFSET_X)/sizeof(mmDCP4_GRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x0d64, 2, &mmDCP4_GRPH_SURFACE_OFFSET_Y[0], sizeof(mmDCP4_GRPH_SURFACE_OFFSET_Y)/sizeof(mmDCP4_GRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP4_GRPH_X_START", REG_MMIO, 0x0d65, 2, &mmDCP4_GRPH_X_START[0], sizeof(mmDCP4_GRPH_X_START)/sizeof(mmDCP4_GRPH_X_START[0]), 0, 0 },
	{ "mmDCP4_GRPH_Y_START", REG_MMIO, 0x0d66, 2, &mmDCP4_GRPH_Y_START[0], sizeof(mmDCP4_GRPH_Y_START)/sizeof(mmDCP4_GRPH_Y_START[0]), 0, 0 },
	{ "mmDCP4_GRPH_X_END", REG_MMIO, 0x0d67, 2, &mmDCP4_GRPH_X_END[0], sizeof(mmDCP4_GRPH_X_END)/sizeof(mmDCP4_GRPH_X_END[0]), 0, 0 },
	{ "mmDCP4_GRPH_Y_END", REG_MMIO, 0x0d68, 2, &mmDCP4_GRPH_Y_END[0], sizeof(mmDCP4_GRPH_Y_END)/sizeof(mmDCP4_GRPH_Y_END[0]), 0, 0 },
	{ "mmDCP4_INPUT_GAMMA_CONTROL", REG_MMIO, 0x0d69, 2, &mmDCP4_INPUT_GAMMA_CONTROL[0], sizeof(mmDCP4_INPUT_GAMMA_CONTROL)/sizeof(mmDCP4_INPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_UPDATE", REG_MMIO, 0x0d6a, 2, &mmDCP4_GRPH_UPDATE[0], sizeof(mmDCP4_GRPH_UPDATE)/sizeof(mmDCP4_GRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP4_GRPH_FLIP_CONTROL", REG_MMIO, 0x0d6b, 2, &mmDCP4_GRPH_FLIP_CONTROL[0], sizeof(mmDCP4_GRPH_FLIP_CONTROL)/sizeof(mmDCP4_GRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x0d6c, 2, &mmDCP4_GRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmDCP4_GRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmDCP4_GRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP4_GRPH_DFQ_CONTROL", REG_MMIO, 0x0d6d, 2, &mmDCP4_GRPH_DFQ_CONTROL[0], sizeof(mmDCP4_GRPH_DFQ_CONTROL)/sizeof(mmDCP4_GRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_DFQ_STATUS", REG_MMIO, 0x0d6e, 2, &mmDCP4_GRPH_DFQ_STATUS[0], sizeof(mmDCP4_GRPH_DFQ_STATUS)/sizeof(mmDCP4_GRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x0d6f, 2, &mmDCP4_GRPH_INTERRUPT_STATUS[0], sizeof(mmDCP4_GRPH_INTERRUPT_STATUS)/sizeof(mmDCP4_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x0d70, 2, &mmDCP4_GRPH_INTERRUPT_CONTROL[0], sizeof(mmDCP4_GRPH_INTERRUPT_CONTROL)/sizeof(mmDCP4_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x0d71, 2, &mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x0d72, 2, &mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_PITCH", REG_MMIO, 0x0d73, 2, &mmDCP4_GRPH_COMPRESS_PITCH[0], sizeof(mmDCP4_GRPH_COMPRESS_PITCH)/sizeof(mmDCP4_GRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0d74, 2, &mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x0d75, 2, &mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmDCP4_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x0d76, 2, &mmDCP4_PRESCALE_GRPH_CONTROL[0], sizeof(mmDCP4_PRESCALE_GRPH_CONTROL)/sizeof(mmDCP4_PRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x0d77, 2, &mmDCP4_PRESCALE_VALUES_GRPH_R[0], sizeof(mmDCP4_PRESCALE_VALUES_GRPH_R)/sizeof(mmDCP4_PRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x0d78, 2, &mmDCP4_PRESCALE_VALUES_GRPH_G[0], sizeof(mmDCP4_PRESCALE_VALUES_GRPH_G)/sizeof(mmDCP4_PRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x0d79, 2, &mmDCP4_PRESCALE_VALUES_GRPH_B[0], sizeof(mmDCP4_PRESCALE_VALUES_GRPH_B)/sizeof(mmDCP4_PRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP4_INPUT_CSC_CONTROL", REG_MMIO, 0x0d7a, 2, &mmDCP4_INPUT_CSC_CONTROL[0], sizeof(mmDCP4_INPUT_CSC_CONTROL)/sizeof(mmDCP4_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP4_INPUT_CSC_C11_C12", REG_MMIO, 0x0d7b, 2, &mmDCP4_INPUT_CSC_C11_C12[0], sizeof(mmDCP4_INPUT_CSC_C11_C12)/sizeof(mmDCP4_INPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP4_INPUT_CSC_C13_C14", REG_MMIO, 0x0d7c, 2, &mmDCP4_INPUT_CSC_C13_C14[0], sizeof(mmDCP4_INPUT_CSC_C13_C14)/sizeof(mmDCP4_INPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP4_INPUT_CSC_C21_C22", REG_MMIO, 0x0d7d, 2, &mmDCP4_INPUT_CSC_C21_C22[0], sizeof(mmDCP4_INPUT_CSC_C21_C22)/sizeof(mmDCP4_INPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP4_INPUT_CSC_C23_C24", REG_MMIO, 0x0d7e, 2, &mmDCP4_INPUT_CSC_C23_C24[0], sizeof(mmDCP4_INPUT_CSC_C23_C24)/sizeof(mmDCP4_INPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP4_INPUT_CSC_C31_C32", REG_MMIO, 0x0d7f, 2, &mmDCP4_INPUT_CSC_C31_C32[0], sizeof(mmDCP4_INPUT_CSC_C31_C32)/sizeof(mmDCP4_INPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP4_INPUT_CSC_C33_C34", REG_MMIO, 0x0d80, 2, &mmDCP4_INPUT_CSC_C33_C34[0], sizeof(mmDCP4_INPUT_CSC_C33_C34)/sizeof(mmDCP4_INPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_CONTROL", REG_MMIO, 0x0d81, 2, &mmDCP4_OUTPUT_CSC_CONTROL[0], sizeof(mmDCP4_OUTPUT_CSC_CONTROL)/sizeof(mmDCP4_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C11_C12", REG_MMIO, 0x0d82, 2, &mmDCP4_OUTPUT_CSC_C11_C12[0], sizeof(mmDCP4_OUTPUT_CSC_C11_C12)/sizeof(mmDCP4_OUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C13_C14", REG_MMIO, 0x0d83, 2, &mmDCP4_OUTPUT_CSC_C13_C14[0], sizeof(mmDCP4_OUTPUT_CSC_C13_C14)/sizeof(mmDCP4_OUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C21_C22", REG_MMIO, 0x0d84, 2, &mmDCP4_OUTPUT_CSC_C21_C22[0], sizeof(mmDCP4_OUTPUT_CSC_C21_C22)/sizeof(mmDCP4_OUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C23_C24", REG_MMIO, 0x0d85, 2, &mmDCP4_OUTPUT_CSC_C23_C24[0], sizeof(mmDCP4_OUTPUT_CSC_C23_C24)/sizeof(mmDCP4_OUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C31_C32", REG_MMIO, 0x0d86, 2, &mmDCP4_OUTPUT_CSC_C31_C32[0], sizeof(mmDCP4_OUTPUT_CSC_C31_C32)/sizeof(mmDCP4_OUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C33_C34", REG_MMIO, 0x0d87, 2, &mmDCP4_OUTPUT_CSC_C33_C34[0], sizeof(mmDCP4_OUTPUT_CSC_C33_C34)/sizeof(mmDCP4_OUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x0d88, 2, &mmDCP4_COMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmDCP4_COMM_MATRIXA_TRANS_C11_C12)/sizeof(mmDCP4_COMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x0d89, 2, &mmDCP4_COMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmDCP4_COMM_MATRIXA_TRANS_C13_C14)/sizeof(mmDCP4_COMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x0d8a, 2, &mmDCP4_COMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmDCP4_COMM_MATRIXA_TRANS_C21_C22)/sizeof(mmDCP4_COMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x0d8b, 2, &mmDCP4_COMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmDCP4_COMM_MATRIXA_TRANS_C23_C24)/sizeof(mmDCP4_COMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x0d8c, 2, &mmDCP4_COMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmDCP4_COMM_MATRIXA_TRANS_C31_C32)/sizeof(mmDCP4_COMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x0d8d, 2, &mmDCP4_COMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmDCP4_COMM_MATRIXA_TRANS_C33_C34)/sizeof(mmDCP4_COMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x0d8e, 2, &mmDCP4_COMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmDCP4_COMM_MATRIXB_TRANS_C11_C12)/sizeof(mmDCP4_COMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x0d8f, 2, &mmDCP4_COMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmDCP4_COMM_MATRIXB_TRANS_C13_C14)/sizeof(mmDCP4_COMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x0d90, 2, &mmDCP4_COMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmDCP4_COMM_MATRIXB_TRANS_C21_C22)/sizeof(mmDCP4_COMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x0d91, 2, &mmDCP4_COMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmDCP4_COMM_MATRIXB_TRANS_C23_C24)/sizeof(mmDCP4_COMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x0d92, 2, &mmDCP4_COMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmDCP4_COMM_MATRIXB_TRANS_C31_C32)/sizeof(mmDCP4_COMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x0d93, 2, &mmDCP4_COMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmDCP4_COMM_MATRIXB_TRANS_C33_C34)/sizeof(mmDCP4_COMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP4_DENORM_CONTROL", REG_MMIO, 0x0d94, 2, &mmDCP4_DENORM_CONTROL[0], sizeof(mmDCP4_DENORM_CONTROL)/sizeof(mmDCP4_DENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP4_OUT_ROUND_CONTROL", REG_MMIO, 0x0d95, 2, &mmDCP4_OUT_ROUND_CONTROL[0], sizeof(mmDCP4_OUT_ROUND_CONTROL)/sizeof(mmDCP4_OUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x0d96, 2, &mmDCP4_OUT_CLAMP_CONTROL_R_CR[0], sizeof(mmDCP4_OUT_CLAMP_CONTROL_R_CR)/sizeof(mmDCP4_OUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x0d97, 2, &mmDCP4_OUT_CLAMP_CONTROL_G_Y[0], sizeof(mmDCP4_OUT_CLAMP_CONTROL_G_Y)/sizeof(mmDCP4_OUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x0d98, 2, &mmDCP4_OUT_CLAMP_CONTROL_B_CB[0], sizeof(mmDCP4_OUT_CLAMP_CONTROL_B_CB)/sizeof(mmDCP4_OUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP4_KEY_CONTROL", REG_MMIO, 0x0d99, 2, &mmDCP4_KEY_CONTROL[0], sizeof(mmDCP4_KEY_CONTROL)/sizeof(mmDCP4_KEY_CONTROL[0]), 0, 0 },
	{ "mmDCP4_KEY_RANGE_ALPHA", REG_MMIO, 0x0d9a, 2, &mmDCP4_KEY_RANGE_ALPHA[0], sizeof(mmDCP4_KEY_RANGE_ALPHA)/sizeof(mmDCP4_KEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP4_KEY_RANGE_RED", REG_MMIO, 0x0d9b, 2, &mmDCP4_KEY_RANGE_RED[0], sizeof(mmDCP4_KEY_RANGE_RED)/sizeof(mmDCP4_KEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP4_KEY_RANGE_GREEN", REG_MMIO, 0x0d9c, 2, &mmDCP4_KEY_RANGE_GREEN[0], sizeof(mmDCP4_KEY_RANGE_GREEN)/sizeof(mmDCP4_KEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP4_KEY_RANGE_BLUE", REG_MMIO, 0x0d9d, 2, &mmDCP4_KEY_RANGE_BLUE[0], sizeof(mmDCP4_KEY_RANGE_BLUE)/sizeof(mmDCP4_KEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP4_DEGAMMA_CONTROL", REG_MMIO, 0x0d9e, 2, &mmDCP4_DEGAMMA_CONTROL[0], sizeof(mmDCP4_DEGAMMA_CONTROL)/sizeof(mmDCP4_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_CONTROL", REG_MMIO, 0x0d9f, 2, &mmDCP4_GAMUT_REMAP_CONTROL[0], sizeof(mmDCP4_GAMUT_REMAP_CONTROL)/sizeof(mmDCP4_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C11_C12", REG_MMIO, 0x0da0, 2, &mmDCP4_GAMUT_REMAP_C11_C12[0], sizeof(mmDCP4_GAMUT_REMAP_C11_C12)/sizeof(mmDCP4_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C13_C14", REG_MMIO, 0x0da1, 2, &mmDCP4_GAMUT_REMAP_C13_C14[0], sizeof(mmDCP4_GAMUT_REMAP_C13_C14)/sizeof(mmDCP4_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C21_C22", REG_MMIO, 0x0da2, 2, &mmDCP4_GAMUT_REMAP_C21_C22[0], sizeof(mmDCP4_GAMUT_REMAP_C21_C22)/sizeof(mmDCP4_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C23_C24", REG_MMIO, 0x0da3, 2, &mmDCP4_GAMUT_REMAP_C23_C24[0], sizeof(mmDCP4_GAMUT_REMAP_C23_C24)/sizeof(mmDCP4_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C31_C32", REG_MMIO, 0x0da4, 2, &mmDCP4_GAMUT_REMAP_C31_C32[0], sizeof(mmDCP4_GAMUT_REMAP_C31_C32)/sizeof(mmDCP4_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C33_C34", REG_MMIO, 0x0da5, 2, &mmDCP4_GAMUT_REMAP_C33_C34[0], sizeof(mmDCP4_GAMUT_REMAP_C33_C34)/sizeof(mmDCP4_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP4_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x0da6, 2, &mmDCP4_DCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP4_DCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP4_DCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP4_DCP_RANDOM_SEEDS", REG_MMIO, 0x0da7, 2, &mmDCP4_DCP_RANDOM_SEEDS[0], sizeof(mmDCP4_DCP_RANDOM_SEEDS)/sizeof(mmDCP4_DCP_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmDCP4_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x0da8, 2, &mmDCP4_DCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP4_DCP_FP_CONVERTED_FIELD)/sizeof(mmDCP4_DCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP4_CUR_CONTROL", REG_MMIO, 0x0da9, 2, &mmDCP4_CUR_CONTROL[0], sizeof(mmDCP4_CUR_CONTROL)/sizeof(mmDCP4_CUR_CONTROL[0]), 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS", REG_MMIO, 0x0daa, 2, &mmDCP4_CUR_SURFACE_ADDRESS[0], sizeof(mmDCP4_CUR_SURFACE_ADDRESS)/sizeof(mmDCP4_CUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP4_CUR_SIZE", REG_MMIO, 0x0dab, 2, &mmDCP4_CUR_SIZE[0], sizeof(mmDCP4_CUR_SIZE)/sizeof(mmDCP4_CUR_SIZE[0]), 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0dac, 2, &mmDCP4_CUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP4_CUR_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP4_CUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP4_CUR_POSITION", REG_MMIO, 0x0dad, 2, &mmDCP4_CUR_POSITION[0], sizeof(mmDCP4_CUR_POSITION)/sizeof(mmDCP4_CUR_POSITION[0]), 0, 0 },
	{ "mmDCP4_CUR_HOT_SPOT", REG_MMIO, 0x0dae, 2, &mmDCP4_CUR_HOT_SPOT[0], sizeof(mmDCP4_CUR_HOT_SPOT)/sizeof(mmDCP4_CUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP4_CUR_COLOR1", REG_MMIO, 0x0daf, 2, &mmDCP4_CUR_COLOR1[0], sizeof(mmDCP4_CUR_COLOR1)/sizeof(mmDCP4_CUR_COLOR1[0]), 0, 0 },
	{ "mmDCP4_CUR_COLOR2", REG_MMIO, 0x0db0, 2, &mmDCP4_CUR_COLOR2[0], sizeof(mmDCP4_CUR_COLOR2)/sizeof(mmDCP4_CUR_COLOR2[0]), 0, 0 },
	{ "mmDCP4_CUR_UPDATE", REG_MMIO, 0x0db1, 2, &mmDCP4_CUR_UPDATE[0], sizeof(mmDCP4_CUR_UPDATE)/sizeof(mmDCP4_CUR_UPDATE[0]), 0, 0 },
	{ "mmDCP4_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x0dbb, 2, &mmDCP4_CUR_REQUEST_FILTER_CNTL[0], sizeof(mmDCP4_CUR_REQUEST_FILTER_CNTL)/sizeof(mmDCP4_CUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP4_CUR_STEREO_CONTROL", REG_MMIO, 0x0dbc, 2, &mmDCP4_CUR_STEREO_CONTROL[0], sizeof(mmDCP4_CUR_STEREO_CONTROL)/sizeof(mmDCP4_CUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_RW_MODE", REG_MMIO, 0x0dbe, 2, &mmDCP4_DC_LUT_RW_MODE[0], sizeof(mmDCP4_DC_LUT_RW_MODE)/sizeof(mmDCP4_DC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_RW_INDEX", REG_MMIO, 0x0dbf, 2, &mmDCP4_DC_LUT_RW_INDEX[0], sizeof(mmDCP4_DC_LUT_RW_INDEX)/sizeof(mmDCP4_DC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_SEQ_COLOR", REG_MMIO, 0x0dc0, 2, &mmDCP4_DC_LUT_SEQ_COLOR[0], sizeof(mmDCP4_DC_LUT_SEQ_COLOR)/sizeof(mmDCP4_DC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_PWL_DATA", REG_MMIO, 0x0dc1, 2, &mmDCP4_DC_LUT_PWL_DATA[0], sizeof(mmDCP4_DC_LUT_PWL_DATA)/sizeof(mmDCP4_DC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_30_COLOR", REG_MMIO, 0x0dc2, 2, &mmDCP4_DC_LUT_30_COLOR[0], sizeof(mmDCP4_DC_LUT_30_COLOR)/sizeof(mmDCP4_DC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x0dc3, 2, &mmDCP4_DC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDCP4_DC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDCP4_DC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x0dc4, 2, &mmDCP4_DC_LUT_WRITE_EN_MASK[0], sizeof(mmDCP4_DC_LUT_WRITE_EN_MASK)/sizeof(mmDCP4_DC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_AUTOFILL", REG_MMIO, 0x0dc5, 2, &mmDCP4_DC_LUT_AUTOFILL[0], sizeof(mmDCP4_DC_LUT_AUTOFILL)/sizeof(mmDCP4_DC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_CONTROL", REG_MMIO, 0x0dc6, 2, &mmDCP4_DC_LUT_CONTROL[0], sizeof(mmDCP4_DC_LUT_CONTROL)/sizeof(mmDCP4_DC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x0dc7, 2, &mmDCP4_DC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDCP4_DC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDCP4_DC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x0dc8, 2, &mmDCP4_DC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDCP4_DC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDCP4_DC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x0dc9, 2, &mmDCP4_DC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDCP4_DC_LUT_BLACK_OFFSET_RED)/sizeof(mmDCP4_DC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x0dca, 2, &mmDCP4_DC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDCP4_DC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDCP4_DC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x0dcb, 2, &mmDCP4_DC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDCP4_DC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDCP4_DC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x0dcc, 2, &mmDCP4_DC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDCP4_DC_LUT_WHITE_OFFSET_RED)/sizeof(mmDCP4_DC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP4_DCP_CRC_CONTROL", REG_MMIO, 0x0dcd, 2, &mmDCP4_DCP_CRC_CONTROL[0], sizeof(mmDCP4_DCP_CRC_CONTROL)/sizeof(mmDCP4_DCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP4_DCP_CRC_MASK", REG_MMIO, 0x0dce, 2, &mmDCP4_DCP_CRC_MASK[0], sizeof(mmDCP4_DCP_CRC_MASK)/sizeof(mmDCP4_DCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP4_DCP_CRC_CURRENT", REG_MMIO, 0x0dcf, 2, &mmDCP4_DCP_CRC_CURRENT[0], sizeof(mmDCP4_DCP_CRC_CURRENT)/sizeof(mmDCP4_DCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP4_DVMM_PTE_CONTROL", REG_MMIO, 0x0dd0, 2, &mmDCP4_DVMM_PTE_CONTROL[0], sizeof(mmDCP4_DVMM_PTE_CONTROL)/sizeof(mmDCP4_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmDCP4_DCP_CRC_LAST", REG_MMIO, 0x0dd1, 2, &mmDCP4_DCP_CRC_LAST[0], sizeof(mmDCP4_DCP_CRC_LAST)/sizeof(mmDCP4_DCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP4_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x0dd2, 2, &mmDCP4_DVMM_PTE_ARB_CONTROL[0], sizeof(mmDCP4_DVMM_PTE_ARB_CONTROL)/sizeof(mmDCP4_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x0dd4, 2, &mmDCP4_GRPH_FLIP_RATE_CNTL[0], sizeof(mmDCP4_GRPH_FLIP_RATE_CNTL)/sizeof(mmDCP4_GRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP4_DCP_GSL_CONTROL", REG_MMIO, 0x0dd5, 2, &mmDCP4_DCP_GSL_CONTROL[0], sizeof(mmDCP4_DCP_GSL_CONTROL)/sizeof(mmDCP4_DCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x0dd6, 2, &mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP4_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x0ddc, 2, &mmDCP4_GRPH_STEREOSYNC_FLIP[0], sizeof(mmDCP4_GRPH_STEREOSYNC_FLIP)/sizeof(mmDCP4_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP4_HW_ROTATION", REG_MMIO, 0x0dde, 2, &mmDCP4_HW_ROTATION[0], sizeof(mmDCP4_HW_ROTATION)/sizeof(mmDCP4_HW_ROTATION[0]), 0, 0 },
	{ "mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x0ddf, 2, &mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CONTROL", REG_MMIO, 0x0de0, 2, &mmDCP4_REGAMMA_CONTROL[0], sizeof(mmDCP4_REGAMMA_CONTROL)/sizeof(mmDCP4_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_INDEX", REG_MMIO, 0x0de1, 2, &mmDCP4_REGAMMA_LUT_INDEX[0], sizeof(mmDCP4_REGAMMA_LUT_INDEX)/sizeof(mmDCP4_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_DATA", REG_MMIO, 0x0de2, 2, &mmDCP4_REGAMMA_LUT_DATA[0], sizeof(mmDCP4_REGAMMA_LUT_DATA)/sizeof(mmDCP4_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x0de3, 2, &mmDCP4_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmDCP4_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmDCP4_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x0de4, 2, &mmDCP4_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmDCP4_REGAMMA_CNTLA_START_CNTL)/sizeof(mmDCP4_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x0de5, 2, &mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x0de6, 2, &mmDCP4_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmDCP4_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmDCP4_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x0de7, 2, &mmDCP4_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmDCP4_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmDCP4_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x0de8, 2, &mmDCP4_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x0de9, 2, &mmDCP4_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x0dea, 2, &mmDCP4_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x0deb, 2, &mmDCP4_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x0dec, 2, &mmDCP4_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x0ded, 2, &mmDCP4_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x0dee, 2, &mmDCP4_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x0def, 2, &mmDCP4_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmDCP4_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmDCP4_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x0df0, 2, &mmDCP4_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmDCP4_REGAMMA_CNTLB_START_CNTL)/sizeof(mmDCP4_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x0df1, 2, &mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x0df2, 2, &mmDCP4_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmDCP4_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmDCP4_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x0df3, 2, &mmDCP4_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmDCP4_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmDCP4_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x0df4, 2, &mmDCP4_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x0df5, 2, &mmDCP4_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x0df6, 2, &mmDCP4_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x0df7, 2, &mmDCP4_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x0df8, 2, &mmDCP4_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x0df9, 2, &mmDCP4_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x0dfa, 2, &mmDCP4_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x0dfb, 2, &mmDCP4_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmDCP4_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmDCP4_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP4_ALPHA_CONTROL", REG_MMIO, 0x0dfc, 2, &mmDCP4_ALPHA_CONTROL[0], sizeof(mmDCP4_ALPHA_CONTROL)/sizeof(mmDCP4_ALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x0dfd, 2, &mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0dfe, 2, &mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x0dff, 2, &mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmDCP4_GRPH_XDMA_FLIP_TIMEOUT", REG_MMIO, 0x0e00, 2, &mmDCP4_GRPH_XDMA_FLIP_TIMEOUT[0], sizeof(mmDCP4_GRPH_XDMA_FLIP_TIMEOUT)/sizeof(mmDCP4_GRPH_XDMA_FLIP_TIMEOUT[0]), 0, 0 },
	{ "mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY", REG_MMIO, 0x0e01, 2, &mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY[0], sizeof(mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY)/sizeof(mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY[0]), 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x0e02, 2, &mmDCP4_GRPH_SURFACE_COUNTER_CONTROL[0], sizeof(mmDCP4_GRPH_SURFACE_COUNTER_CONTROL)/sizeof(mmDCP4_GRPH_SURFACE_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x0e03, 2, &mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT[0], sizeof(mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT)/sizeof(mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT[0]), 0, 0 },
	{ "mmLB4_LB_DATA_FORMAT", REG_MMIO, 0x0e1a, 2, &mmLB4_LB_DATA_FORMAT[0], sizeof(mmLB4_LB_DATA_FORMAT)/sizeof(mmLB4_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB4_LB_MEMORY_CTRL", REG_MMIO, 0x0e1b, 2, &mmLB4_LB_MEMORY_CTRL[0], sizeof(mmLB4_LB_MEMORY_CTRL)/sizeof(mmLB4_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB4_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x0e1c, 2, &mmLB4_LB_MEMORY_SIZE_STATUS[0], sizeof(mmLB4_LB_MEMORY_SIZE_STATUS)/sizeof(mmLB4_LB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB4_LB_DESKTOP_HEIGHT", REG_MMIO, 0x0e1d, 2, &mmLB4_LB_DESKTOP_HEIGHT[0], sizeof(mmLB4_LB_DESKTOP_HEIGHT)/sizeof(mmLB4_LB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB4_LB_VLINE_START_END", REG_MMIO, 0x0e1e, 2, &mmLB4_LB_VLINE_START_END[0], sizeof(mmLB4_LB_VLINE_START_END)/sizeof(mmLB4_LB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB4_LB_VLINE2_START_END", REG_MMIO, 0x0e1f, 2, &mmLB4_LB_VLINE2_START_END[0], sizeof(mmLB4_LB_VLINE2_START_END)/sizeof(mmLB4_LB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB4_LB_V_COUNTER", REG_MMIO, 0x0e20, 2, &mmLB4_LB_V_COUNTER[0], sizeof(mmLB4_LB_V_COUNTER)/sizeof(mmLB4_LB_V_COUNTER[0]), 0, 0 },
	{ "mmLB4_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x0e21, 2, &mmLB4_LB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB4_LB_SNAPSHOT_V_COUNTER)/sizeof(mmLB4_LB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB4_LB_INTERRUPT_MASK", REG_MMIO, 0x0e22, 2, &mmLB4_LB_INTERRUPT_MASK[0], sizeof(mmLB4_LB_INTERRUPT_MASK)/sizeof(mmLB4_LB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB4_LB_VLINE_STATUS", REG_MMIO, 0x0e23, 2, &mmLB4_LB_VLINE_STATUS[0], sizeof(mmLB4_LB_VLINE_STATUS)/sizeof(mmLB4_LB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB4_LB_VLINE2_STATUS", REG_MMIO, 0x0e24, 2, &mmLB4_LB_VLINE2_STATUS[0], sizeof(mmLB4_LB_VLINE2_STATUS)/sizeof(mmLB4_LB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB4_LB_VBLANK_STATUS", REG_MMIO, 0x0e25, 2, &mmLB4_LB_VBLANK_STATUS[0], sizeof(mmLB4_LB_VBLANK_STATUS)/sizeof(mmLB4_LB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB4_LB_SYNC_RESET_SEL", REG_MMIO, 0x0e26, 2, &mmLB4_LB_SYNC_RESET_SEL[0], sizeof(mmLB4_LB_SYNC_RESET_SEL)/sizeof(mmLB4_LB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x0e27, 2, &mmLB4_LB_BLACK_KEYER_R_CR[0], sizeof(mmLB4_LB_BLACK_KEYER_R_CR)/sizeof(mmLB4_LB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x0e28, 2, &mmLB4_LB_BLACK_KEYER_G_Y[0], sizeof(mmLB4_LB_BLACK_KEYER_G_Y)/sizeof(mmLB4_LB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x0e29, 2, &mmLB4_LB_BLACK_KEYER_B_CB[0], sizeof(mmLB4_LB_BLACK_KEYER_B_CB)/sizeof(mmLB4_LB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x0e2a, 2, &mmLB4_LB_KEYER_COLOR_CTRL[0], sizeof(mmLB4_LB_KEYER_COLOR_CTRL)/sizeof(mmLB4_LB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x0e2b, 2, &mmLB4_LB_KEYER_COLOR_R_CR[0], sizeof(mmLB4_LB_KEYER_COLOR_R_CR)/sizeof(mmLB4_LB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x0e2c, 2, &mmLB4_LB_KEYER_COLOR_G_Y[0], sizeof(mmLB4_LB_KEYER_COLOR_G_Y)/sizeof(mmLB4_LB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x0e2d, 2, &mmLB4_LB_KEYER_COLOR_B_CB[0], sizeof(mmLB4_LB_KEYER_COLOR_B_CB)/sizeof(mmLB4_LB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x0e2e, 2, &mmLB4_LB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB4_LB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB4_LB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x0e2f, 2, &mmLB4_LB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB4_LB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB4_LB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x0e30, 2, &mmLB4_LB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB4_LB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB4_LB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB4_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x0e31, 2, &mmLB4_LB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB4_LB_BUFFER_LEVEL_STATUS)/sizeof(mmLB4_LB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB4_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x0e32, 2, &mmLB4_LB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB4_LB_BUFFER_URGENCY_CTRL)/sizeof(mmLB4_LB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB4_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x0e33, 2, &mmLB4_LB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB4_LB_BUFFER_URGENCY_STATUS)/sizeof(mmLB4_LB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB4_LB_BUFFER_STATUS", REG_MMIO, 0x0e34, 2, &mmLB4_LB_BUFFER_STATUS[0], sizeof(mmLB4_LB_BUFFER_STATUS)/sizeof(mmLB4_LB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB4_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x0e35, 2, &mmLB4_LB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB4_LB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB4_LB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_MODE", REG_MMIO, 0x0e36, 2, &mmLB4_MVP_AFR_FLIP_MODE[0], sizeof(mmLB4_MVP_AFR_FLIP_MODE)/sizeof(mmLB4_MVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x0e37, 2, &mmLB4_MVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmLB4_MVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmLB4_MVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB4_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x0e38, 2, &mmLB4_MVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmLB4_MVP_FLIP_LINE_NUM_INSERT)/sizeof(mmLB4_MVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB4_DC_MVP_LB_CONTROL", REG_MMIO, 0x0e39, 2, &mmLB4_DC_MVP_LB_CONTROL[0], sizeof(mmLB4_DC_MVP_LB_CONTROL)/sizeof(mmLB4_DC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmDCFE4_DCFE_CLOCK_CONTROL", REG_MMIO, 0x0e5a, 2, &mmDCFE4_DCFE_CLOCK_CONTROL[0], sizeof(mmDCFE4_DCFE_CLOCK_CONTROL)/sizeof(mmDCFE4_DCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFE4_DCFE_SOFT_RESET", REG_MMIO, 0x0e5b, 2, &mmDCFE4_DCFE_SOFT_RESET[0], sizeof(mmDCFE4_DCFE_SOFT_RESET)/sizeof(mmDCFE4_DCFE_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE4_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x0e5d, 2, &mmDCFE4_DCFE_MEM_PWR_CTRL[0], sizeof(mmDCFE4_DCFE_MEM_PWR_CTRL)/sizeof(mmDCFE4_DCFE_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFE4_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x0e5e, 2, &mmDCFE4_DCFE_MEM_PWR_CTRL2[0], sizeof(mmDCFE4_DCFE_MEM_PWR_CTRL2)/sizeof(mmDCFE4_DCFE_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFE4_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x0e5f, 2, &mmDCFE4_DCFE_MEM_PWR_STATUS[0], sizeof(mmDCFE4_DCFE_MEM_PWR_STATUS)/sizeof(mmDCFE4_DCFE_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFE4_DCFE_MISC", REG_MMIO, 0x0e60, 2, &mmDCFE4_DCFE_MISC[0], sizeof(mmDCFE4_DCFE_MISC)/sizeof(mmDCFE4_DCFE_MISC[0]), 0, 0 },
	{ "mmDCFE4_DCFE_FLUSH", REG_MMIO, 0x0e61, 2, &mmDCFE4_DCFE_FLUSH[0], sizeof(mmDCFE4_DCFE_FLUSH)/sizeof(mmDCFE4_DCFE_FLUSH[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_CNTL", REG_MMIO, 0x0e6e, 2, &mmDC_PERFMON7_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_CNTL2", REG_MMIO, 0x0e6f, 2, &mmDC_PERFMON7_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_STATE", REG_MMIO, 0x0e70, 2, &mmDC_PERFMON7_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON7_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON7_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CNTL", REG_MMIO, 0x0e71, 2, &mmDC_PERFMON7_PERFMON_CNTL[0], sizeof(mmDC_PERFMON7_PERFMON_CNTL)/sizeof(mmDC_PERFMON7_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CNTL2", REG_MMIO, 0x0e72, 2, &mmDC_PERFMON7_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON7_PERFMON_CNTL2)/sizeof(mmDC_PERFMON7_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0e73, 2, &mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_LOW", REG_MMIO, 0x0e74, 2, &mmDC_PERFMON7_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON7_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON7_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_HI", REG_MMIO, 0x0e75, 2, &mmDC_PERFMON7_PERFMON_HI[0], sizeof(mmDC_PERFMON7_PERFMON_HI)/sizeof(mmDC_PERFMON7_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_LOW", REG_MMIO, 0x0e76, 2, &mmDC_PERFMON7_PERFMON_LOW[0], sizeof(mmDC_PERFMON7_PERFMON_LOW)/sizeof(mmDC_PERFMON7_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x0e7a, 2, &mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x0e7b, 2, &mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x0e7c, 2, &mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL)/sizeof(mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x0e7d, 2, &mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL)/sizeof(mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL", REG_MMIO, 0x0e7e, 2, &mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL[0], sizeof(mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL)/sizeof(mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x0e7f, 2, &mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL)/sizeof(mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2", REG_MMIO, 0x0e80, 2, &mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2[0], sizeof(mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2)/sizeof(mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL", REG_MMIO, 0x0e81, 2, &mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL[0], sizeof(mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL)/sizeof(mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_REPEATER_PROGRAM", REG_MMIO, 0x0e82, 2, &mmDMIF_PG4_DPG_REPEATER_PROGRAM[0], sizeof(mmDMIF_PG4_DPG_REPEATER_PROGRAM)/sizeof(mmDMIF_PG4_DPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x0e86, 2, &mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL)/sizeof(mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIF_PG4_DPG_DVMM_STATUS", REG_MMIO, 0x0e87, 2, &mmDMIF_PG4_DPG_DVMM_STATUS[0], sizeof(mmDMIF_PG4_DPG_DVMM_STATUS)/sizeof(mmDMIF_PG4_DPG_DVMM_STATUS[0]), 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_SELECT", REG_MMIO, 0x0e9a, 2, &mmSCL4_SCL_COEF_RAM_SELECT[0], sizeof(mmSCL4_SCL_COEF_RAM_SELECT)/sizeof(mmSCL4_SCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0e9b, 2, &mmSCL4_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL4_SCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL4_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL4_SCL_MODE", REG_MMIO, 0x0e9c, 2, &mmSCL4_SCL_MODE[0], sizeof(mmSCL4_SCL_MODE)/sizeof(mmSCL4_SCL_MODE[0]), 0, 0 },
	{ "mmSCL4_SCL_TAP_CONTROL", REG_MMIO, 0x0e9d, 2, &mmSCL4_SCL_TAP_CONTROL[0], sizeof(mmSCL4_SCL_TAP_CONTROL)/sizeof(mmSCL4_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_CONTROL", REG_MMIO, 0x0e9e, 2, &mmSCL4_SCL_CONTROL[0], sizeof(mmSCL4_SCL_CONTROL)/sizeof(mmSCL4_SCL_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_BYPASS_CONTROL", REG_MMIO, 0x0e9f, 2, &mmSCL4_SCL_BYPASS_CONTROL[0], sizeof(mmSCL4_SCL_BYPASS_CONTROL)/sizeof(mmSCL4_SCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x0ea0, 2, &mmSCL4_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL4_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL4_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x0ea1, 2, &mmSCL4_SCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL4_SCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL4_SCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x0ea2, 2, &mmSCL4_SCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL4_SCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL4_SCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0ea3, 2, &mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x0ea4, 2, &mmSCL4_SCL_HORZ_FILTER_INIT[0], sizeof(mmSCL4_SCL_HORZ_FILTER_INIT)/sizeof(mmSCL4_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x0ea5, 2, &mmSCL4_SCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL4_SCL_VERT_FILTER_CONTROL)/sizeof(mmSCL4_SCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0ea6, 2, &mmSCL4_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL4_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL4_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT", REG_MMIO, 0x0ea7, 2, &mmSCL4_SCL_VERT_FILTER_INIT[0], sizeof(mmSCL4_SCL_VERT_FILTER_INIT)/sizeof(mmSCL4_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x0ea8, 2, &mmSCL4_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL4_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL4_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL4_SCL_ROUND_OFFSET", REG_MMIO, 0x0ea9, 2, &mmSCL4_SCL_ROUND_OFFSET[0], sizeof(mmSCL4_SCL_ROUND_OFFSET)/sizeof(mmSCL4_SCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL4_SCL_UPDATE", REG_MMIO, 0x0eaa, 2, &mmSCL4_SCL_UPDATE[0], sizeof(mmSCL4_SCL_UPDATE)/sizeof(mmSCL4_SCL_UPDATE[0]), 0, 0 },
	{ "mmSCL4_SCL_F_SHARP_CONTROL", REG_MMIO, 0x0eab, 2, &mmSCL4_SCL_F_SHARP_CONTROL[0], sizeof(mmSCL4_SCL_F_SHARP_CONTROL)/sizeof(mmSCL4_SCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_ALU_CONTROL", REG_MMIO, 0x0eac, 2, &mmSCL4_SCL_ALU_CONTROL[0], sizeof(mmSCL4_SCL_ALU_CONTROL)/sizeof(mmSCL4_SCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x0ead, 2, &mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL4_VIEWPORT_START_SECONDARY", REG_MMIO, 0x0eae, 2, &mmSCL4_VIEWPORT_START_SECONDARY[0], sizeof(mmSCL4_VIEWPORT_START_SECONDARY)/sizeof(mmSCL4_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCL4_VIEWPORT_START", REG_MMIO, 0x0eaf, 2, &mmSCL4_VIEWPORT_START[0], sizeof(mmSCL4_VIEWPORT_START)/sizeof(mmSCL4_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCL4_VIEWPORT_SIZE", REG_MMIO, 0x0eb0, 2, &mmSCL4_VIEWPORT_SIZE[0], sizeof(mmSCL4_VIEWPORT_SIZE)/sizeof(mmSCL4_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x0eb1, 2, &mmSCL4_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCL4_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCL4_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x0eb2, 2, &mmSCL4_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCL4_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCL4_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x0eb3, 2, &mmSCL4_SCL_MODE_CHANGE_DET1[0], sizeof(mmSCL4_SCL_MODE_CHANGE_DET1)/sizeof(mmSCL4_SCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x0eb4, 2, &mmSCL4_SCL_MODE_CHANGE_DET2[0], sizeof(mmSCL4_SCL_MODE_CHANGE_DET2)/sizeof(mmSCL4_SCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x0eb5, 2, &mmSCL4_SCL_MODE_CHANGE_DET3[0], sizeof(mmSCL4_SCL_MODE_CHANGE_DET3)/sizeof(mmSCL4_SCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x0eb6, 2, &mmSCL4_SCL_MODE_CHANGE_MASK[0], sizeof(mmSCL4_SCL_MODE_CHANGE_MASK)/sizeof(mmSCL4_SCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmBLND4_BLND_CONTROL", REG_MMIO, 0x0ec7, 2, &mmBLND4_BLND_CONTROL[0], sizeof(mmBLND4_BLND_CONTROL)/sizeof(mmBLND4_BLND_CONTROL[0]), 0, 0 },
	{ "mmBLND4_BLND_SM_CONTROL2", REG_MMIO, 0x0ec8, 2, &mmBLND4_BLND_SM_CONTROL2[0], sizeof(mmBLND4_BLND_SM_CONTROL2)/sizeof(mmBLND4_BLND_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLND4_BLND_CONTROL2", REG_MMIO, 0x0ec9, 2, &mmBLND4_BLND_CONTROL2[0], sizeof(mmBLND4_BLND_CONTROL2)/sizeof(mmBLND4_BLND_CONTROL2[0]), 0, 0 },
	{ "mmBLND4_BLND_UPDATE", REG_MMIO, 0x0eca, 2, &mmBLND4_BLND_UPDATE[0], sizeof(mmBLND4_BLND_UPDATE)/sizeof(mmBLND4_BLND_UPDATE[0]), 0, 0 },
	{ "mmBLND4_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x0ecb, 2, &mmBLND4_BLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND4_BLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND4_BLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND4_BLND_V_UPDATE_LOCK", REG_MMIO, 0x0ecc, 2, &mmBLND4_BLND_V_UPDATE_LOCK[0], sizeof(mmBLND4_BLND_V_UPDATE_LOCK)/sizeof(mmBLND4_BLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND4_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x0ecd, 2, &mmBLND4_BLND_REG_UPDATE_STATUS[0], sizeof(mmBLND4_BLND_REG_UPDATE_STATUS)/sizeof(mmBLND4_BLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x0ed2, 2, &mmCRTC4_CRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC4_CRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC4_CRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC4_CRTC_H_TOTAL", REG_MMIO, 0x0ed3, 2, &mmCRTC4_CRTC_H_TOTAL[0], sizeof(mmCRTC4_CRTC_H_TOTAL)/sizeof(mmCRTC4_CRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_START_END", REG_MMIO, 0x0ed4, 2, &mmCRTC4_CRTC_H_BLANK_START_END[0], sizeof(mmCRTC4_CRTC_H_BLANK_START_END)/sizeof(mmCRTC4_CRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A", REG_MMIO, 0x0ed5, 2, &mmCRTC4_CRTC_H_SYNC_A[0], sizeof(mmCRTC4_CRTC_H_SYNC_A)/sizeof(mmCRTC4_CRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x0ed6, 2, &mmCRTC4_CRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC4_CRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC4_CRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B", REG_MMIO, 0x0ed7, 2, &mmCRTC4_CRTC_H_SYNC_B[0], sizeof(mmCRTC4_CRTC_H_SYNC_B)/sizeof(mmCRTC4_CRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x0ed8, 2, &mmCRTC4_CRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC4_CRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC4_CRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VBI_END", REG_MMIO, 0x0ed9, 2, &mmCRTC4_CRTC_VBI_END[0], sizeof(mmCRTC4_CRTC_VBI_END)/sizeof(mmCRTC4_CRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL", REG_MMIO, 0x0eda, 2, &mmCRTC4_CRTC_V_TOTAL[0], sizeof(mmCRTC4_CRTC_V_TOTAL)/sizeof(mmCRTC4_CRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MIN", REG_MMIO, 0x0edb, 2, &mmCRTC4_CRTC_V_TOTAL_MIN[0], sizeof(mmCRTC4_CRTC_V_TOTAL_MIN)/sizeof(mmCRTC4_CRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MAX", REG_MMIO, 0x0edc, 2, &mmCRTC4_CRTC_V_TOTAL_MAX[0], sizeof(mmCRTC4_CRTC_V_TOTAL_MAX)/sizeof(mmCRTC4_CRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x0edd, 2, &mmCRTC4_CRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC4_CRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC4_CRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x0ede, 2, &mmCRTC4_CRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC4_CRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC4_CRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x0edf, 2, &mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_BLANK_START_END", REG_MMIO, 0x0ee0, 2, &mmCRTC4_CRTC_V_BLANK_START_END[0], sizeof(mmCRTC4_CRTC_V_BLANK_START_END)/sizeof(mmCRTC4_CRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A", REG_MMIO, 0x0ee1, 2, &mmCRTC4_CRTC_V_SYNC_A[0], sizeof(mmCRTC4_CRTC_V_SYNC_A)/sizeof(mmCRTC4_CRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x0ee2, 2, &mmCRTC4_CRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC4_CRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC4_CRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B", REG_MMIO, 0x0ee3, 2, &mmCRTC4_CRTC_V_SYNC_B[0], sizeof(mmCRTC4_CRTC_V_SYNC_B)/sizeof(mmCRTC4_CRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x0ee4, 2, &mmCRTC4_CRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC4_CRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC4_CRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_CNTL", REG_MMIO, 0x0ee5, 2, &mmCRTC4_CRTC_DTMTEST_CNTL[0], sizeof(mmCRTC4_CRTC_DTMTEST_CNTL)/sizeof(mmCRTC4_CRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x0ee6, 2, &mmCRTC4_CRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC4_CRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC4_CRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_CNTL", REG_MMIO, 0x0ee7, 2, &mmCRTC4_CRTC_TRIGA_CNTL[0], sizeof(mmCRTC4_CRTC_TRIGA_CNTL)/sizeof(mmCRTC4_CRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x0ee8, 2, &mmCRTC4_CRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC4_CRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC4_CRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_CNTL", REG_MMIO, 0x0ee9, 2, &mmCRTC4_CRTC_TRIGB_CNTL[0], sizeof(mmCRTC4_CRTC_TRIGB_CNTL)/sizeof(mmCRTC4_CRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x0eea, 2, &mmCRTC4_CRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC4_CRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC4_CRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x0eeb, 2, &mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_FLOW_CONTROL", REG_MMIO, 0x0eec, 2, &mmCRTC4_CRTC_FLOW_CONTROL[0], sizeof(mmCRTC4_CRTC_FLOW_CONTROL)/sizeof(mmCRTC4_CRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x0eed, 2, &mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC4_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x0eee, 2, &mmCRTC4_CRTC_AVSYNC_COUNTER[0], sizeof(mmCRTC4_CRTC_AVSYNC_COUNTER)/sizeof(mmCRTC4_CRTC_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CONTROL", REG_MMIO, 0x0eef, 2, &mmCRTC4_CRTC_CONTROL[0], sizeof(mmCRTC4_CRTC_CONTROL)/sizeof(mmCRTC4_CRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_CONTROL", REG_MMIO, 0x0ef0, 2, &mmCRTC4_CRTC_BLANK_CONTROL[0], sizeof(mmCRTC4_CRTC_BLANK_CONTROL)/sizeof(mmCRTC4_CRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x0ef1, 2, &mmCRTC4_CRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC4_CRTC_INTERLACE_CONTROL)/sizeof(mmCRTC4_CRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_STATUS", REG_MMIO, 0x0ef2, 2, &mmCRTC4_CRTC_INTERLACE_STATUS[0], sizeof(mmCRTC4_CRTC_INTERLACE_STATUS)/sizeof(mmCRTC4_CRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x0ef3, 2, &mmCRTC4_CRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC4_CRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC4_CRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x0ef4, 2, &mmCRTC4_CRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC4_CRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC4_CRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC4_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x0ef5, 2, &mmCRTC4_CRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC4_CRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC4_CRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STATUS", REG_MMIO, 0x0ef6, 2, &mmCRTC4_CRTC_STATUS[0], sizeof(mmCRTC4_CRTC_STATUS)/sizeof(mmCRTC4_CRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_POSITION", REG_MMIO, 0x0ef7, 2, &mmCRTC4_CRTC_STATUS_POSITION[0], sizeof(mmCRTC4_CRTC_STATUS_POSITION)/sizeof(mmCRTC4_CRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC4_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x0ef8, 2, &mmCRTC4_CRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC4_CRTC_NOM_VERT_POSITION)/sizeof(mmCRTC4_CRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x0ef9, 2, &mmCRTC4_CRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC4_CRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC4_CRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x0efa, 2, &mmCRTC4_CRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC4_CRTC_STATUS_VF_COUNT)/sizeof(mmCRTC4_CRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x0efb, 2, &mmCRTC4_CRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC4_CRTC_STATUS_HV_COUNT)/sizeof(mmCRTC4_CRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_CONTROL", REG_MMIO, 0x0efc, 2, &mmCRTC4_CRTC_COUNT_CONTROL[0], sizeof(mmCRTC4_CRTC_COUNT_CONTROL)/sizeof(mmCRTC4_CRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_RESET", REG_MMIO, 0x0efd, 2, &mmCRTC4_CRTC_COUNT_RESET[0], sizeof(mmCRTC4_CRTC_COUNT_RESET)/sizeof(mmCRTC4_CRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x0efe, 2, &mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x0eff, 2, &mmCRTC4_CRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC4_CRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC4_CRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_STATUS", REG_MMIO, 0x0f00, 2, &mmCRTC4_CRTC_STEREO_STATUS[0], sizeof(mmCRTC4_CRTC_STEREO_STATUS)/sizeof(mmCRTC4_CRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_CONTROL", REG_MMIO, 0x0f01, 2, &mmCRTC4_CRTC_STEREO_CONTROL[0], sizeof(mmCRTC4_CRTC_STEREO_CONTROL)/sizeof(mmCRTC4_CRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x0f02, 2, &mmCRTC4_CRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC4_CRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC4_CRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x0f03, 2, &mmCRTC4_CRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC4_CRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC4_CRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x0f04, 2, &mmCRTC4_CRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC4_CRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC4_CRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x0f05, 2, &mmCRTC4_CRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC4_CRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC4_CRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC4_CRTC_START_LINE_CONTROL", REG_MMIO, 0x0f06, 2, &mmCRTC4_CRTC_START_LINE_CONTROL[0], sizeof(mmCRTC4_CRTC_START_LINE_CONTROL)/sizeof(mmCRTC4_CRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x0f07, 2, &mmCRTC4_CRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC4_CRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC4_CRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_UPDATE_LOCK", REG_MMIO, 0x0f08, 2, &mmCRTC4_CRTC_UPDATE_LOCK[0], sizeof(mmCRTC4_CRTC_UPDATE_LOCK)/sizeof(mmCRTC4_CRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x0f09, 2, &mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x0f0a, 2, &mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x0f0b, 2, &mmCRTC4_CRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC4_CRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC4_CRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x0f0c, 2, &mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x0f0d, 2, &mmCRTC4_CRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC4_CRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC4_CRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x0f0e, 2, &mmCRTC4_CRTC_MASTER_UPDATE_LOCK[0], sizeof(mmCRTC4_CRTC_MASTER_UPDATE_LOCK)/sizeof(mmCRTC4_CRTC_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x0f0f, 2, &mmCRTC4_CRTC_MASTER_UPDATE_MODE[0], sizeof(mmCRTC4_CRTC_MASTER_UPDATE_MODE)/sizeof(mmCRTC4_CRTC_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x0f10, 2, &mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x0f11, 2, &mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC4_CRTC_MVP_STATUS", REG_MMIO, 0x0f12, 2, &mmCRTC4_CRTC_MVP_STATUS[0], sizeof(mmCRTC4_CRTC_MVP_STATUS)/sizeof(mmCRTC4_CRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_EN", REG_MMIO, 0x0f13, 2, &mmCRTC4_CRTC_MASTER_EN[0], sizeof(mmCRTC4_CRTC_MASTER_EN)/sizeof(mmCRTC4_CRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x0f14, 2, &mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x0f15, 2, &mmCRTC4_CRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC4_CRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC4_CRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x0f17, 2, &mmCRTC4_CRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC4_CRTC_OVERSCAN_COLOR)/sizeof(mmCRTC4_CRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC4_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x0f18, 2, &mmCRTC4_CRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC4_CRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC4_CRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x0f19, 2, &mmCRTC4_CRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC4_CRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC4_CRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x0f1a, 2, &mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_BLACK_COLOR", REG_MMIO, 0x0f1b, 2, &mmCRTC4_CRTC_BLACK_COLOR[0], sizeof(mmCRTC4_CRTC_BLACK_COLOR)/sizeof(mmCRTC4_CRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC4_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x0f1c, 2, &mmCRTC4_CRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC4_CRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC4_CRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x0f1d, 2, &mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x0f1e, 2, &mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x0f1f, 2, &mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x0f20, 2, &mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x0f21, 2, &mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x0f22, 2, &mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC_CNTL", REG_MMIO, 0x0f23, 2, &mmCRTC4_CRTC_CRC_CNTL[0], sizeof(mmCRTC4_CRTC_CRC_CNTL)/sizeof(mmCRTC4_CRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x0f24, 2, &mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x0f25, 2, &mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x0f26, 2, &mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x0f27, 2, &mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_DATA_RG", REG_MMIO, 0x0f28, 2, &mmCRTC4_CRTC_CRC0_DATA_RG[0], sizeof(mmCRTC4_CRTC_CRC0_DATA_RG)/sizeof(mmCRTC4_CRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_DATA_B", REG_MMIO, 0x0f29, 2, &mmCRTC4_CRTC_CRC0_DATA_B[0], sizeof(mmCRTC4_CRTC_CRC0_DATA_B)/sizeof(mmCRTC4_CRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x0f2a, 2, &mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x0f2b, 2, &mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x0f2c, 2, &mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x0f2d, 2, &mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_DATA_RG", REG_MMIO, 0x0f2e, 2, &mmCRTC4_CRTC_CRC1_DATA_RG[0], sizeof(mmCRTC4_CRTC_CRC1_DATA_RG)/sizeof(mmCRTC4_CRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_DATA_B", REG_MMIO, 0x0f2f, 2, &mmCRTC4_CRTC_CRC1_DATA_B[0], sizeof(mmCRTC4_CRTC_CRC1_DATA_B)/sizeof(mmCRTC4_CRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x0f30, 2, &mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x0f31, 2, &mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x0f32, 2, &mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x0f33, 2, &mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x0f34, 2, &mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x0f35, 2, &mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x0f36, 2, &mmCRTC4_CRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC4_CRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC4_CRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x0f37, 2, &mmCRTC4_CRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC4_CRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC4_CRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x0f38, 2, &mmCRTC4_CRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC4_CRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC4_CRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC4_CRTC_GSL_WINDOW", REG_MMIO, 0x0f39, 2, &mmCRTC4_CRTC_GSL_WINDOW[0], sizeof(mmCRTC4_CRTC_GSL_WINDOW)/sizeof(mmCRTC4_CRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC4_CRTC_GSL_CONTROL", REG_MMIO, 0x0f3a, 2, &mmCRTC4_CRTC_GSL_CONTROL[0], sizeof(mmCRTC4_CRTC_GSL_CONTROL)/sizeof(mmCRTC4_CRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x0f3d, 2, &mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS[0], sizeof(mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS)/sizeof(mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC4_CRTC_DRR_CONTROL", REG_MMIO, 0x0f3e, 2, &mmCRTC4_CRTC_DRR_CONTROL[0], sizeof(mmCRTC4_CRTC_DRR_CONTROL)/sizeof(mmCRTC4_CRTC_DRR_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x0f42, 2, &mmFMT4_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT4_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT4_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x0f43, 2, &mmFMT4_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT4_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT4_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x0f44, 2, &mmFMT4_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT4_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT4_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT4_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x0f45, 2, &mmFMT4_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT4_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT4_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT4_FMT_CONTROL", REG_MMIO, 0x0f46, 2, &mmFMT4_FMT_CONTROL[0], sizeof(mmFMT4_FMT_CONTROL)/sizeof(mmFMT4_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x0f47, 2, &mmFMT4_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT4_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT4_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x0f48, 2, &mmFMT4_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT4_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT4_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x0f49, 2, &mmFMT4_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT4_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT4_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x0f4a, 2, &mmFMT4_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT4_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT4_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_CNTL", REG_MMIO, 0x0f4e, 2, &mmFMT4_FMT_CLAMP_CNTL[0], sizeof(mmFMT4_FMT_CLAMP_CNTL)/sizeof(mmFMT4_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT4_FMT_CRC_CNTL", REG_MMIO, 0x0f4f, 2, &mmFMT4_FMT_CRC_CNTL[0], sizeof(mmFMT4_FMT_CRC_CNTL)/sizeof(mmFMT4_FMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x0f50, 2, &mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x0f51, 2, &mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x0f52, 2, &mmFMT4_FMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT4_FMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT4_FMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x0f53, 2, &mmFMT4_FMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT4_FMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT4_FMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x0f54, 2, &mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_420_HBLANK_EARLY_START", REG_MMIO, 0x0f55, 2, &mmFMT4_FMT_420_HBLANK_EARLY_START[0], sizeof(mmFMT4_FMT_420_HBLANK_EARLY_START)/sizeof(mmFMT4_FMT_420_HBLANK_EARLY_START[0]), 0, 0 },
	{ "mmDCP5_GRPH_ENABLE", REG_MMIO, 0x0f5a, 2, &mmDCP5_GRPH_ENABLE[0], sizeof(mmDCP5_GRPH_ENABLE)/sizeof(mmDCP5_GRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP5_GRPH_CONTROL", REG_MMIO, 0x0f5b, 2, &mmDCP5_GRPH_CONTROL[0], sizeof(mmDCP5_GRPH_CONTROL)/sizeof(mmDCP5_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x0f5c, 2, &mmDCP5_GRPH_LUT_10BIT_BYPASS[0], sizeof(mmDCP5_GRPH_LUT_10BIT_BYPASS)/sizeof(mmDCP5_GRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP5_GRPH_SWAP_CNTL", REG_MMIO, 0x0f5d, 2, &mmDCP5_GRPH_SWAP_CNTL[0], sizeof(mmDCP5_GRPH_SWAP_CNTL)/sizeof(mmDCP5_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x0f5e, 2, &mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x0f5f, 2, &mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP5_GRPH_PITCH", REG_MMIO, 0x0f60, 2, &mmDCP5_GRPH_PITCH[0], sizeof(mmDCP5_GRPH_PITCH)/sizeof(mmDCP5_GRPH_PITCH[0]), 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0f61, 2, &mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0f62, 2, &mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x0f63, 2, &mmDCP5_GRPH_SURFACE_OFFSET_X[0], sizeof(mmDCP5_GRPH_SURFACE_OFFSET_X)/sizeof(mmDCP5_GRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x0f64, 2, &mmDCP5_GRPH_SURFACE_OFFSET_Y[0], sizeof(mmDCP5_GRPH_SURFACE_OFFSET_Y)/sizeof(mmDCP5_GRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP5_GRPH_X_START", REG_MMIO, 0x0f65, 2, &mmDCP5_GRPH_X_START[0], sizeof(mmDCP5_GRPH_X_START)/sizeof(mmDCP5_GRPH_X_START[0]), 0, 0 },
	{ "mmDCP5_GRPH_Y_START", REG_MMIO, 0x0f66, 2, &mmDCP5_GRPH_Y_START[0], sizeof(mmDCP5_GRPH_Y_START)/sizeof(mmDCP5_GRPH_Y_START[0]), 0, 0 },
	{ "mmDCP5_GRPH_X_END", REG_MMIO, 0x0f67, 2, &mmDCP5_GRPH_X_END[0], sizeof(mmDCP5_GRPH_X_END)/sizeof(mmDCP5_GRPH_X_END[0]), 0, 0 },
	{ "mmDCP5_GRPH_Y_END", REG_MMIO, 0x0f68, 2, &mmDCP5_GRPH_Y_END[0], sizeof(mmDCP5_GRPH_Y_END)/sizeof(mmDCP5_GRPH_Y_END[0]), 0, 0 },
	{ "mmDCP5_INPUT_GAMMA_CONTROL", REG_MMIO, 0x0f69, 2, &mmDCP5_INPUT_GAMMA_CONTROL[0], sizeof(mmDCP5_INPUT_GAMMA_CONTROL)/sizeof(mmDCP5_INPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_UPDATE", REG_MMIO, 0x0f6a, 2, &mmDCP5_GRPH_UPDATE[0], sizeof(mmDCP5_GRPH_UPDATE)/sizeof(mmDCP5_GRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP5_GRPH_FLIP_CONTROL", REG_MMIO, 0x0f6b, 2, &mmDCP5_GRPH_FLIP_CONTROL[0], sizeof(mmDCP5_GRPH_FLIP_CONTROL)/sizeof(mmDCP5_GRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x0f6c, 2, &mmDCP5_GRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmDCP5_GRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmDCP5_GRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP5_GRPH_DFQ_CONTROL", REG_MMIO, 0x0f6d, 2, &mmDCP5_GRPH_DFQ_CONTROL[0], sizeof(mmDCP5_GRPH_DFQ_CONTROL)/sizeof(mmDCP5_GRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_DFQ_STATUS", REG_MMIO, 0x0f6e, 2, &mmDCP5_GRPH_DFQ_STATUS[0], sizeof(mmDCP5_GRPH_DFQ_STATUS)/sizeof(mmDCP5_GRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x0f6f, 2, &mmDCP5_GRPH_INTERRUPT_STATUS[0], sizeof(mmDCP5_GRPH_INTERRUPT_STATUS)/sizeof(mmDCP5_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x0f70, 2, &mmDCP5_GRPH_INTERRUPT_CONTROL[0], sizeof(mmDCP5_GRPH_INTERRUPT_CONTROL)/sizeof(mmDCP5_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x0f71, 2, &mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x0f72, 2, &mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_PITCH", REG_MMIO, 0x0f73, 2, &mmDCP5_GRPH_COMPRESS_PITCH[0], sizeof(mmDCP5_GRPH_COMPRESS_PITCH)/sizeof(mmDCP5_GRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0f74, 2, &mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x0f75, 2, &mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmDCP5_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x0f76, 2, &mmDCP5_PRESCALE_GRPH_CONTROL[0], sizeof(mmDCP5_PRESCALE_GRPH_CONTROL)/sizeof(mmDCP5_PRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x0f77, 2, &mmDCP5_PRESCALE_VALUES_GRPH_R[0], sizeof(mmDCP5_PRESCALE_VALUES_GRPH_R)/sizeof(mmDCP5_PRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x0f78, 2, &mmDCP5_PRESCALE_VALUES_GRPH_G[0], sizeof(mmDCP5_PRESCALE_VALUES_GRPH_G)/sizeof(mmDCP5_PRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x0f79, 2, &mmDCP5_PRESCALE_VALUES_GRPH_B[0], sizeof(mmDCP5_PRESCALE_VALUES_GRPH_B)/sizeof(mmDCP5_PRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP5_INPUT_CSC_CONTROL", REG_MMIO, 0x0f7a, 2, &mmDCP5_INPUT_CSC_CONTROL[0], sizeof(mmDCP5_INPUT_CSC_CONTROL)/sizeof(mmDCP5_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP5_INPUT_CSC_C11_C12", REG_MMIO, 0x0f7b, 2, &mmDCP5_INPUT_CSC_C11_C12[0], sizeof(mmDCP5_INPUT_CSC_C11_C12)/sizeof(mmDCP5_INPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP5_INPUT_CSC_C13_C14", REG_MMIO, 0x0f7c, 2, &mmDCP5_INPUT_CSC_C13_C14[0], sizeof(mmDCP5_INPUT_CSC_C13_C14)/sizeof(mmDCP5_INPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP5_INPUT_CSC_C21_C22", REG_MMIO, 0x0f7d, 2, &mmDCP5_INPUT_CSC_C21_C22[0], sizeof(mmDCP5_INPUT_CSC_C21_C22)/sizeof(mmDCP5_INPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP5_INPUT_CSC_C23_C24", REG_MMIO, 0x0f7e, 2, &mmDCP5_INPUT_CSC_C23_C24[0], sizeof(mmDCP5_INPUT_CSC_C23_C24)/sizeof(mmDCP5_INPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP5_INPUT_CSC_C31_C32", REG_MMIO, 0x0f7f, 2, &mmDCP5_INPUT_CSC_C31_C32[0], sizeof(mmDCP5_INPUT_CSC_C31_C32)/sizeof(mmDCP5_INPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP5_INPUT_CSC_C33_C34", REG_MMIO, 0x0f80, 2, &mmDCP5_INPUT_CSC_C33_C34[0], sizeof(mmDCP5_INPUT_CSC_C33_C34)/sizeof(mmDCP5_INPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_CONTROL", REG_MMIO, 0x0f81, 2, &mmDCP5_OUTPUT_CSC_CONTROL[0], sizeof(mmDCP5_OUTPUT_CSC_CONTROL)/sizeof(mmDCP5_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C11_C12", REG_MMIO, 0x0f82, 2, &mmDCP5_OUTPUT_CSC_C11_C12[0], sizeof(mmDCP5_OUTPUT_CSC_C11_C12)/sizeof(mmDCP5_OUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C13_C14", REG_MMIO, 0x0f83, 2, &mmDCP5_OUTPUT_CSC_C13_C14[0], sizeof(mmDCP5_OUTPUT_CSC_C13_C14)/sizeof(mmDCP5_OUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C21_C22", REG_MMIO, 0x0f84, 2, &mmDCP5_OUTPUT_CSC_C21_C22[0], sizeof(mmDCP5_OUTPUT_CSC_C21_C22)/sizeof(mmDCP5_OUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C23_C24", REG_MMIO, 0x0f85, 2, &mmDCP5_OUTPUT_CSC_C23_C24[0], sizeof(mmDCP5_OUTPUT_CSC_C23_C24)/sizeof(mmDCP5_OUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C31_C32", REG_MMIO, 0x0f86, 2, &mmDCP5_OUTPUT_CSC_C31_C32[0], sizeof(mmDCP5_OUTPUT_CSC_C31_C32)/sizeof(mmDCP5_OUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C33_C34", REG_MMIO, 0x0f87, 2, &mmDCP5_OUTPUT_CSC_C33_C34[0], sizeof(mmDCP5_OUTPUT_CSC_C33_C34)/sizeof(mmDCP5_OUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x0f88, 2, &mmDCP5_COMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmDCP5_COMM_MATRIXA_TRANS_C11_C12)/sizeof(mmDCP5_COMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x0f89, 2, &mmDCP5_COMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmDCP5_COMM_MATRIXA_TRANS_C13_C14)/sizeof(mmDCP5_COMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x0f8a, 2, &mmDCP5_COMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmDCP5_COMM_MATRIXA_TRANS_C21_C22)/sizeof(mmDCP5_COMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x0f8b, 2, &mmDCP5_COMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmDCP5_COMM_MATRIXA_TRANS_C23_C24)/sizeof(mmDCP5_COMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x0f8c, 2, &mmDCP5_COMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmDCP5_COMM_MATRIXA_TRANS_C31_C32)/sizeof(mmDCP5_COMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x0f8d, 2, &mmDCP5_COMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmDCP5_COMM_MATRIXA_TRANS_C33_C34)/sizeof(mmDCP5_COMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x0f8e, 2, &mmDCP5_COMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmDCP5_COMM_MATRIXB_TRANS_C11_C12)/sizeof(mmDCP5_COMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x0f8f, 2, &mmDCP5_COMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmDCP5_COMM_MATRIXB_TRANS_C13_C14)/sizeof(mmDCP5_COMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x0f90, 2, &mmDCP5_COMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmDCP5_COMM_MATRIXB_TRANS_C21_C22)/sizeof(mmDCP5_COMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x0f91, 2, &mmDCP5_COMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmDCP5_COMM_MATRIXB_TRANS_C23_C24)/sizeof(mmDCP5_COMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x0f92, 2, &mmDCP5_COMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmDCP5_COMM_MATRIXB_TRANS_C31_C32)/sizeof(mmDCP5_COMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x0f93, 2, &mmDCP5_COMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmDCP5_COMM_MATRIXB_TRANS_C33_C34)/sizeof(mmDCP5_COMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP5_DENORM_CONTROL", REG_MMIO, 0x0f94, 2, &mmDCP5_DENORM_CONTROL[0], sizeof(mmDCP5_DENORM_CONTROL)/sizeof(mmDCP5_DENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP5_OUT_ROUND_CONTROL", REG_MMIO, 0x0f95, 2, &mmDCP5_OUT_ROUND_CONTROL[0], sizeof(mmDCP5_OUT_ROUND_CONTROL)/sizeof(mmDCP5_OUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x0f96, 2, &mmDCP5_OUT_CLAMP_CONTROL_R_CR[0], sizeof(mmDCP5_OUT_CLAMP_CONTROL_R_CR)/sizeof(mmDCP5_OUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x0f97, 2, &mmDCP5_OUT_CLAMP_CONTROL_G_Y[0], sizeof(mmDCP5_OUT_CLAMP_CONTROL_G_Y)/sizeof(mmDCP5_OUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x0f98, 2, &mmDCP5_OUT_CLAMP_CONTROL_B_CB[0], sizeof(mmDCP5_OUT_CLAMP_CONTROL_B_CB)/sizeof(mmDCP5_OUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP5_KEY_CONTROL", REG_MMIO, 0x0f99, 2, &mmDCP5_KEY_CONTROL[0], sizeof(mmDCP5_KEY_CONTROL)/sizeof(mmDCP5_KEY_CONTROL[0]), 0, 0 },
	{ "mmDCP5_KEY_RANGE_ALPHA", REG_MMIO, 0x0f9a, 2, &mmDCP5_KEY_RANGE_ALPHA[0], sizeof(mmDCP5_KEY_RANGE_ALPHA)/sizeof(mmDCP5_KEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP5_KEY_RANGE_RED", REG_MMIO, 0x0f9b, 2, &mmDCP5_KEY_RANGE_RED[0], sizeof(mmDCP5_KEY_RANGE_RED)/sizeof(mmDCP5_KEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP5_KEY_RANGE_GREEN", REG_MMIO, 0x0f9c, 2, &mmDCP5_KEY_RANGE_GREEN[0], sizeof(mmDCP5_KEY_RANGE_GREEN)/sizeof(mmDCP5_KEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP5_KEY_RANGE_BLUE", REG_MMIO, 0x0f9d, 2, &mmDCP5_KEY_RANGE_BLUE[0], sizeof(mmDCP5_KEY_RANGE_BLUE)/sizeof(mmDCP5_KEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP5_DEGAMMA_CONTROL", REG_MMIO, 0x0f9e, 2, &mmDCP5_DEGAMMA_CONTROL[0], sizeof(mmDCP5_DEGAMMA_CONTROL)/sizeof(mmDCP5_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_CONTROL", REG_MMIO, 0x0f9f, 2, &mmDCP5_GAMUT_REMAP_CONTROL[0], sizeof(mmDCP5_GAMUT_REMAP_CONTROL)/sizeof(mmDCP5_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C11_C12", REG_MMIO, 0x0fa0, 2, &mmDCP5_GAMUT_REMAP_C11_C12[0], sizeof(mmDCP5_GAMUT_REMAP_C11_C12)/sizeof(mmDCP5_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C13_C14", REG_MMIO, 0x0fa1, 2, &mmDCP5_GAMUT_REMAP_C13_C14[0], sizeof(mmDCP5_GAMUT_REMAP_C13_C14)/sizeof(mmDCP5_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C21_C22", REG_MMIO, 0x0fa2, 2, &mmDCP5_GAMUT_REMAP_C21_C22[0], sizeof(mmDCP5_GAMUT_REMAP_C21_C22)/sizeof(mmDCP5_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C23_C24", REG_MMIO, 0x0fa3, 2, &mmDCP5_GAMUT_REMAP_C23_C24[0], sizeof(mmDCP5_GAMUT_REMAP_C23_C24)/sizeof(mmDCP5_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C31_C32", REG_MMIO, 0x0fa4, 2, &mmDCP5_GAMUT_REMAP_C31_C32[0], sizeof(mmDCP5_GAMUT_REMAP_C31_C32)/sizeof(mmDCP5_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C33_C34", REG_MMIO, 0x0fa5, 2, &mmDCP5_GAMUT_REMAP_C33_C34[0], sizeof(mmDCP5_GAMUT_REMAP_C33_C34)/sizeof(mmDCP5_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP5_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x0fa6, 2, &mmDCP5_DCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP5_DCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP5_DCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP5_DCP_RANDOM_SEEDS", REG_MMIO, 0x0fa7, 2, &mmDCP5_DCP_RANDOM_SEEDS[0], sizeof(mmDCP5_DCP_RANDOM_SEEDS)/sizeof(mmDCP5_DCP_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmDCP5_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x0fa8, 2, &mmDCP5_DCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP5_DCP_FP_CONVERTED_FIELD)/sizeof(mmDCP5_DCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP5_CUR_CONTROL", REG_MMIO, 0x0fa9, 2, &mmDCP5_CUR_CONTROL[0], sizeof(mmDCP5_CUR_CONTROL)/sizeof(mmDCP5_CUR_CONTROL[0]), 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS", REG_MMIO, 0x0faa, 2, &mmDCP5_CUR_SURFACE_ADDRESS[0], sizeof(mmDCP5_CUR_SURFACE_ADDRESS)/sizeof(mmDCP5_CUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP5_CUR_SIZE", REG_MMIO, 0x0fab, 2, &mmDCP5_CUR_SIZE[0], sizeof(mmDCP5_CUR_SIZE)/sizeof(mmDCP5_CUR_SIZE[0]), 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0fac, 2, &mmDCP5_CUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP5_CUR_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP5_CUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP5_CUR_POSITION", REG_MMIO, 0x0fad, 2, &mmDCP5_CUR_POSITION[0], sizeof(mmDCP5_CUR_POSITION)/sizeof(mmDCP5_CUR_POSITION[0]), 0, 0 },
	{ "mmDCP5_CUR_HOT_SPOT", REG_MMIO, 0x0fae, 2, &mmDCP5_CUR_HOT_SPOT[0], sizeof(mmDCP5_CUR_HOT_SPOT)/sizeof(mmDCP5_CUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP5_CUR_COLOR1", REG_MMIO, 0x0faf, 2, &mmDCP5_CUR_COLOR1[0], sizeof(mmDCP5_CUR_COLOR1)/sizeof(mmDCP5_CUR_COLOR1[0]), 0, 0 },
	{ "mmDCP5_CUR_COLOR2", REG_MMIO, 0x0fb0, 2, &mmDCP5_CUR_COLOR2[0], sizeof(mmDCP5_CUR_COLOR2)/sizeof(mmDCP5_CUR_COLOR2[0]), 0, 0 },
	{ "mmDCP5_CUR_UPDATE", REG_MMIO, 0x0fb1, 2, &mmDCP5_CUR_UPDATE[0], sizeof(mmDCP5_CUR_UPDATE)/sizeof(mmDCP5_CUR_UPDATE[0]), 0, 0 },
	{ "mmDCP5_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x0fbb, 2, &mmDCP5_CUR_REQUEST_FILTER_CNTL[0], sizeof(mmDCP5_CUR_REQUEST_FILTER_CNTL)/sizeof(mmDCP5_CUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP5_CUR_STEREO_CONTROL", REG_MMIO, 0x0fbc, 2, &mmDCP5_CUR_STEREO_CONTROL[0], sizeof(mmDCP5_CUR_STEREO_CONTROL)/sizeof(mmDCP5_CUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_RW_MODE", REG_MMIO, 0x0fbe, 2, &mmDCP5_DC_LUT_RW_MODE[0], sizeof(mmDCP5_DC_LUT_RW_MODE)/sizeof(mmDCP5_DC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_RW_INDEX", REG_MMIO, 0x0fbf, 2, &mmDCP5_DC_LUT_RW_INDEX[0], sizeof(mmDCP5_DC_LUT_RW_INDEX)/sizeof(mmDCP5_DC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_SEQ_COLOR", REG_MMIO, 0x0fc0, 2, &mmDCP5_DC_LUT_SEQ_COLOR[0], sizeof(mmDCP5_DC_LUT_SEQ_COLOR)/sizeof(mmDCP5_DC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_PWL_DATA", REG_MMIO, 0x0fc1, 2, &mmDCP5_DC_LUT_PWL_DATA[0], sizeof(mmDCP5_DC_LUT_PWL_DATA)/sizeof(mmDCP5_DC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_30_COLOR", REG_MMIO, 0x0fc2, 2, &mmDCP5_DC_LUT_30_COLOR[0], sizeof(mmDCP5_DC_LUT_30_COLOR)/sizeof(mmDCP5_DC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x0fc3, 2, &mmDCP5_DC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDCP5_DC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDCP5_DC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x0fc4, 2, &mmDCP5_DC_LUT_WRITE_EN_MASK[0], sizeof(mmDCP5_DC_LUT_WRITE_EN_MASK)/sizeof(mmDCP5_DC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_AUTOFILL", REG_MMIO, 0x0fc5, 2, &mmDCP5_DC_LUT_AUTOFILL[0], sizeof(mmDCP5_DC_LUT_AUTOFILL)/sizeof(mmDCP5_DC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_CONTROL", REG_MMIO, 0x0fc6, 2, &mmDCP5_DC_LUT_CONTROL[0], sizeof(mmDCP5_DC_LUT_CONTROL)/sizeof(mmDCP5_DC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x0fc7, 2, &mmDCP5_DC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDCP5_DC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDCP5_DC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x0fc8, 2, &mmDCP5_DC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDCP5_DC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDCP5_DC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x0fc9, 2, &mmDCP5_DC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDCP5_DC_LUT_BLACK_OFFSET_RED)/sizeof(mmDCP5_DC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x0fca, 2, &mmDCP5_DC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDCP5_DC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDCP5_DC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x0fcb, 2, &mmDCP5_DC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDCP5_DC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDCP5_DC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x0fcc, 2, &mmDCP5_DC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDCP5_DC_LUT_WHITE_OFFSET_RED)/sizeof(mmDCP5_DC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP5_DCP_CRC_CONTROL", REG_MMIO, 0x0fcd, 2, &mmDCP5_DCP_CRC_CONTROL[0], sizeof(mmDCP5_DCP_CRC_CONTROL)/sizeof(mmDCP5_DCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP5_DCP_CRC_MASK", REG_MMIO, 0x0fce, 2, &mmDCP5_DCP_CRC_MASK[0], sizeof(mmDCP5_DCP_CRC_MASK)/sizeof(mmDCP5_DCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP5_DCP_CRC_CURRENT", REG_MMIO, 0x0fcf, 2, &mmDCP5_DCP_CRC_CURRENT[0], sizeof(mmDCP5_DCP_CRC_CURRENT)/sizeof(mmDCP5_DCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP5_DVMM_PTE_CONTROL", REG_MMIO, 0x0fd0, 2, &mmDCP5_DVMM_PTE_CONTROL[0], sizeof(mmDCP5_DVMM_PTE_CONTROL)/sizeof(mmDCP5_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmDCP5_DCP_CRC_LAST", REG_MMIO, 0x0fd1, 2, &mmDCP5_DCP_CRC_LAST[0], sizeof(mmDCP5_DCP_CRC_LAST)/sizeof(mmDCP5_DCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP5_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x0fd2, 2, &mmDCP5_DVMM_PTE_ARB_CONTROL[0], sizeof(mmDCP5_DVMM_PTE_ARB_CONTROL)/sizeof(mmDCP5_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x0fd4, 2, &mmDCP5_GRPH_FLIP_RATE_CNTL[0], sizeof(mmDCP5_GRPH_FLIP_RATE_CNTL)/sizeof(mmDCP5_GRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP5_DCP_GSL_CONTROL", REG_MMIO, 0x0fd5, 2, &mmDCP5_DCP_GSL_CONTROL[0], sizeof(mmDCP5_DCP_GSL_CONTROL)/sizeof(mmDCP5_DCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x0fd6, 2, &mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP5_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x0fdc, 2, &mmDCP5_GRPH_STEREOSYNC_FLIP[0], sizeof(mmDCP5_GRPH_STEREOSYNC_FLIP)/sizeof(mmDCP5_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP5_HW_ROTATION", REG_MMIO, 0x0fde, 2, &mmDCP5_HW_ROTATION[0], sizeof(mmDCP5_HW_ROTATION)/sizeof(mmDCP5_HW_ROTATION[0]), 0, 0 },
	{ "mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x0fdf, 2, &mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CONTROL", REG_MMIO, 0x0fe0, 2, &mmDCP5_REGAMMA_CONTROL[0], sizeof(mmDCP5_REGAMMA_CONTROL)/sizeof(mmDCP5_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_INDEX", REG_MMIO, 0x0fe1, 2, &mmDCP5_REGAMMA_LUT_INDEX[0], sizeof(mmDCP5_REGAMMA_LUT_INDEX)/sizeof(mmDCP5_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_DATA", REG_MMIO, 0x0fe2, 2, &mmDCP5_REGAMMA_LUT_DATA[0], sizeof(mmDCP5_REGAMMA_LUT_DATA)/sizeof(mmDCP5_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x0fe3, 2, &mmDCP5_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmDCP5_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmDCP5_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x0fe4, 2, &mmDCP5_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmDCP5_REGAMMA_CNTLA_START_CNTL)/sizeof(mmDCP5_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x0fe5, 2, &mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x0fe6, 2, &mmDCP5_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmDCP5_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmDCP5_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x0fe7, 2, &mmDCP5_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmDCP5_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmDCP5_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x0fe8, 2, &mmDCP5_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x0fe9, 2, &mmDCP5_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x0fea, 2, &mmDCP5_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x0feb, 2, &mmDCP5_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x0fec, 2, &mmDCP5_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x0fed, 2, &mmDCP5_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x0fee, 2, &mmDCP5_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x0fef, 2, &mmDCP5_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmDCP5_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmDCP5_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x0ff0, 2, &mmDCP5_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmDCP5_REGAMMA_CNTLB_START_CNTL)/sizeof(mmDCP5_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x0ff1, 2, &mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x0ff2, 2, &mmDCP5_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmDCP5_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmDCP5_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x0ff3, 2, &mmDCP5_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmDCP5_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmDCP5_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x0ff4, 2, &mmDCP5_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x0ff5, 2, &mmDCP5_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x0ff6, 2, &mmDCP5_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x0ff7, 2, &mmDCP5_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x0ff8, 2, &mmDCP5_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x0ff9, 2, &mmDCP5_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x0ffa, 2, &mmDCP5_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x0ffb, 2, &mmDCP5_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmDCP5_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmDCP5_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP5_ALPHA_CONTROL", REG_MMIO, 0x0ffc, 2, &mmDCP5_ALPHA_CONTROL[0], sizeof(mmDCP5_ALPHA_CONTROL)/sizeof(mmDCP5_ALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x0ffd, 2, &mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0ffe, 2, &mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x0fff, 2, &mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmDCP5_GRPH_XDMA_FLIP_TIMEOUT", REG_MMIO, 0x1000, 2, &mmDCP5_GRPH_XDMA_FLIP_TIMEOUT[0], sizeof(mmDCP5_GRPH_XDMA_FLIP_TIMEOUT)/sizeof(mmDCP5_GRPH_XDMA_FLIP_TIMEOUT[0]), 0, 0 },
	{ "mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY", REG_MMIO, 0x1001, 2, &mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY[0], sizeof(mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY)/sizeof(mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY[0]), 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x1002, 2, &mmDCP5_GRPH_SURFACE_COUNTER_CONTROL[0], sizeof(mmDCP5_GRPH_SURFACE_COUNTER_CONTROL)/sizeof(mmDCP5_GRPH_SURFACE_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x1003, 2, &mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT[0], sizeof(mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT)/sizeof(mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT[0]), 0, 0 },
	{ "mmLB5_LB_DATA_FORMAT", REG_MMIO, 0x101a, 2, &mmLB5_LB_DATA_FORMAT[0], sizeof(mmLB5_LB_DATA_FORMAT)/sizeof(mmLB5_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB5_LB_MEMORY_CTRL", REG_MMIO, 0x101b, 2, &mmLB5_LB_MEMORY_CTRL[0], sizeof(mmLB5_LB_MEMORY_CTRL)/sizeof(mmLB5_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB5_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x101c, 2, &mmLB5_LB_MEMORY_SIZE_STATUS[0], sizeof(mmLB5_LB_MEMORY_SIZE_STATUS)/sizeof(mmLB5_LB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB5_LB_DESKTOP_HEIGHT", REG_MMIO, 0x101d, 2, &mmLB5_LB_DESKTOP_HEIGHT[0], sizeof(mmLB5_LB_DESKTOP_HEIGHT)/sizeof(mmLB5_LB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB5_LB_VLINE_START_END", REG_MMIO, 0x101e, 2, &mmLB5_LB_VLINE_START_END[0], sizeof(mmLB5_LB_VLINE_START_END)/sizeof(mmLB5_LB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB5_LB_VLINE2_START_END", REG_MMIO, 0x101f, 2, &mmLB5_LB_VLINE2_START_END[0], sizeof(mmLB5_LB_VLINE2_START_END)/sizeof(mmLB5_LB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB5_LB_V_COUNTER", REG_MMIO, 0x1020, 2, &mmLB5_LB_V_COUNTER[0], sizeof(mmLB5_LB_V_COUNTER)/sizeof(mmLB5_LB_V_COUNTER[0]), 0, 0 },
	{ "mmLB5_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1021, 2, &mmLB5_LB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB5_LB_SNAPSHOT_V_COUNTER)/sizeof(mmLB5_LB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB5_LB_INTERRUPT_MASK", REG_MMIO, 0x1022, 2, &mmLB5_LB_INTERRUPT_MASK[0], sizeof(mmLB5_LB_INTERRUPT_MASK)/sizeof(mmLB5_LB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB5_LB_VLINE_STATUS", REG_MMIO, 0x1023, 2, &mmLB5_LB_VLINE_STATUS[0], sizeof(mmLB5_LB_VLINE_STATUS)/sizeof(mmLB5_LB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB5_LB_VLINE2_STATUS", REG_MMIO, 0x1024, 2, &mmLB5_LB_VLINE2_STATUS[0], sizeof(mmLB5_LB_VLINE2_STATUS)/sizeof(mmLB5_LB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB5_LB_VBLANK_STATUS", REG_MMIO, 0x1025, 2, &mmLB5_LB_VBLANK_STATUS[0], sizeof(mmLB5_LB_VBLANK_STATUS)/sizeof(mmLB5_LB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB5_LB_SYNC_RESET_SEL", REG_MMIO, 0x1026, 2, &mmLB5_LB_SYNC_RESET_SEL[0], sizeof(mmLB5_LB_SYNC_RESET_SEL)/sizeof(mmLB5_LB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x1027, 2, &mmLB5_LB_BLACK_KEYER_R_CR[0], sizeof(mmLB5_LB_BLACK_KEYER_R_CR)/sizeof(mmLB5_LB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x1028, 2, &mmLB5_LB_BLACK_KEYER_G_Y[0], sizeof(mmLB5_LB_BLACK_KEYER_G_Y)/sizeof(mmLB5_LB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x1029, 2, &mmLB5_LB_BLACK_KEYER_B_CB[0], sizeof(mmLB5_LB_BLACK_KEYER_B_CB)/sizeof(mmLB5_LB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x102a, 2, &mmLB5_LB_KEYER_COLOR_CTRL[0], sizeof(mmLB5_LB_KEYER_COLOR_CTRL)/sizeof(mmLB5_LB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x102b, 2, &mmLB5_LB_KEYER_COLOR_R_CR[0], sizeof(mmLB5_LB_KEYER_COLOR_R_CR)/sizeof(mmLB5_LB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x102c, 2, &mmLB5_LB_KEYER_COLOR_G_Y[0], sizeof(mmLB5_LB_KEYER_COLOR_G_Y)/sizeof(mmLB5_LB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x102d, 2, &mmLB5_LB_KEYER_COLOR_B_CB[0], sizeof(mmLB5_LB_KEYER_COLOR_B_CB)/sizeof(mmLB5_LB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x102e, 2, &mmLB5_LB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB5_LB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB5_LB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x102f, 2, &mmLB5_LB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB5_LB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB5_LB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1030, 2, &mmLB5_LB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB5_LB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB5_LB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB5_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1031, 2, &mmLB5_LB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB5_LB_BUFFER_LEVEL_STATUS)/sizeof(mmLB5_LB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB5_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1032, 2, &mmLB5_LB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB5_LB_BUFFER_URGENCY_CTRL)/sizeof(mmLB5_LB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB5_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1033, 2, &mmLB5_LB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB5_LB_BUFFER_URGENCY_STATUS)/sizeof(mmLB5_LB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB5_LB_BUFFER_STATUS", REG_MMIO, 0x1034, 2, &mmLB5_LB_BUFFER_STATUS[0], sizeof(mmLB5_LB_BUFFER_STATUS)/sizeof(mmLB5_LB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB5_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1035, 2, &mmLB5_LB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB5_LB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB5_LB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1036, 2, &mmLB5_MVP_AFR_FLIP_MODE[0], sizeof(mmLB5_MVP_AFR_FLIP_MODE)/sizeof(mmLB5_MVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1037, 2, &mmLB5_MVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmLB5_MVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmLB5_MVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB5_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1038, 2, &mmLB5_MVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmLB5_MVP_FLIP_LINE_NUM_INSERT)/sizeof(mmLB5_MVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB5_DC_MVP_LB_CONTROL", REG_MMIO, 0x1039, 2, &mmLB5_DC_MVP_LB_CONTROL[0], sizeof(mmLB5_DC_MVP_LB_CONTROL)/sizeof(mmLB5_DC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmDCFE5_DCFE_CLOCK_CONTROL", REG_MMIO, 0x105a, 2, &mmDCFE5_DCFE_CLOCK_CONTROL[0], sizeof(mmDCFE5_DCFE_CLOCK_CONTROL)/sizeof(mmDCFE5_DCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFE5_DCFE_SOFT_RESET", REG_MMIO, 0x105b, 2, &mmDCFE5_DCFE_SOFT_RESET[0], sizeof(mmDCFE5_DCFE_SOFT_RESET)/sizeof(mmDCFE5_DCFE_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE5_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x105d, 2, &mmDCFE5_DCFE_MEM_PWR_CTRL[0], sizeof(mmDCFE5_DCFE_MEM_PWR_CTRL)/sizeof(mmDCFE5_DCFE_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFE5_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x105e, 2, &mmDCFE5_DCFE_MEM_PWR_CTRL2[0], sizeof(mmDCFE5_DCFE_MEM_PWR_CTRL2)/sizeof(mmDCFE5_DCFE_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFE5_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x105f, 2, &mmDCFE5_DCFE_MEM_PWR_STATUS[0], sizeof(mmDCFE5_DCFE_MEM_PWR_STATUS)/sizeof(mmDCFE5_DCFE_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFE5_DCFE_MISC", REG_MMIO, 0x1060, 2, &mmDCFE5_DCFE_MISC[0], sizeof(mmDCFE5_DCFE_MISC)/sizeof(mmDCFE5_DCFE_MISC[0]), 0, 0 },
	{ "mmDCFE5_DCFE_FLUSH", REG_MMIO, 0x1061, 2, &mmDCFE5_DCFE_FLUSH[0], sizeof(mmDCFE5_DCFE_FLUSH)/sizeof(mmDCFE5_DCFE_FLUSH[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_CNTL", REG_MMIO, 0x106e, 2, &mmDC_PERFMON8_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_CNTL2", REG_MMIO, 0x106f, 2, &mmDC_PERFMON8_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_STATE", REG_MMIO, 0x1070, 2, &mmDC_PERFMON8_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON8_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON8_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CNTL", REG_MMIO, 0x1071, 2, &mmDC_PERFMON8_PERFMON_CNTL[0], sizeof(mmDC_PERFMON8_PERFMON_CNTL)/sizeof(mmDC_PERFMON8_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CNTL2", REG_MMIO, 0x1072, 2, &mmDC_PERFMON8_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON8_PERFMON_CNTL2)/sizeof(mmDC_PERFMON8_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1073, 2, &mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_LOW", REG_MMIO, 0x1074, 2, &mmDC_PERFMON8_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON8_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON8_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_HI", REG_MMIO, 0x1075, 2, &mmDC_PERFMON8_PERFMON_HI[0], sizeof(mmDC_PERFMON8_PERFMON_HI)/sizeof(mmDC_PERFMON8_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_LOW", REG_MMIO, 0x1076, 2, &mmDC_PERFMON8_PERFMON_LOW[0], sizeof(mmDC_PERFMON8_PERFMON_LOW)/sizeof(mmDC_PERFMON8_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x107a, 2, &mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x107b, 2, &mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x107c, 2, &mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL)/sizeof(mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x107d, 2, &mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL)/sizeof(mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL", REG_MMIO, 0x107e, 2, &mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL[0], sizeof(mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL)/sizeof(mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x107f, 2, &mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL)/sizeof(mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2", REG_MMIO, 0x1080, 2, &mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2[0], sizeof(mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2)/sizeof(mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL", REG_MMIO, 0x1081, 2, &mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL[0], sizeof(mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL)/sizeof(mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_REPEATER_PROGRAM", REG_MMIO, 0x1082, 2, &mmDMIF_PG5_DPG_REPEATER_PROGRAM[0], sizeof(mmDMIF_PG5_DPG_REPEATER_PROGRAM)/sizeof(mmDMIF_PG5_DPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x1086, 2, &mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL)/sizeof(mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIF_PG5_DPG_DVMM_STATUS", REG_MMIO, 0x1087, 2, &mmDMIF_PG5_DPG_DVMM_STATUS[0], sizeof(mmDMIF_PG5_DPG_DVMM_STATUS)/sizeof(mmDMIF_PG5_DPG_DVMM_STATUS[0]), 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_SELECT", REG_MMIO, 0x109a, 2, &mmSCL5_SCL_COEF_RAM_SELECT[0], sizeof(mmSCL5_SCL_COEF_RAM_SELECT)/sizeof(mmSCL5_SCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x109b, 2, &mmSCL5_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL5_SCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL5_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL5_SCL_MODE", REG_MMIO, 0x109c, 2, &mmSCL5_SCL_MODE[0], sizeof(mmSCL5_SCL_MODE)/sizeof(mmSCL5_SCL_MODE[0]), 0, 0 },
	{ "mmSCL5_SCL_TAP_CONTROL", REG_MMIO, 0x109d, 2, &mmSCL5_SCL_TAP_CONTROL[0], sizeof(mmSCL5_SCL_TAP_CONTROL)/sizeof(mmSCL5_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_CONTROL", REG_MMIO, 0x109e, 2, &mmSCL5_SCL_CONTROL[0], sizeof(mmSCL5_SCL_CONTROL)/sizeof(mmSCL5_SCL_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_BYPASS_CONTROL", REG_MMIO, 0x109f, 2, &mmSCL5_SCL_BYPASS_CONTROL[0], sizeof(mmSCL5_SCL_BYPASS_CONTROL)/sizeof(mmSCL5_SCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x10a0, 2, &mmSCL5_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL5_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL5_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x10a1, 2, &mmSCL5_SCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL5_SCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL5_SCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x10a2, 2, &mmSCL5_SCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL5_SCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL5_SCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x10a3, 2, &mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x10a4, 2, &mmSCL5_SCL_HORZ_FILTER_INIT[0], sizeof(mmSCL5_SCL_HORZ_FILTER_INIT)/sizeof(mmSCL5_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x10a5, 2, &mmSCL5_SCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL5_SCL_VERT_FILTER_CONTROL)/sizeof(mmSCL5_SCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x10a6, 2, &mmSCL5_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL5_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL5_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT", REG_MMIO, 0x10a7, 2, &mmSCL5_SCL_VERT_FILTER_INIT[0], sizeof(mmSCL5_SCL_VERT_FILTER_INIT)/sizeof(mmSCL5_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x10a8, 2, &mmSCL5_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL5_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL5_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL5_SCL_ROUND_OFFSET", REG_MMIO, 0x10a9, 2, &mmSCL5_SCL_ROUND_OFFSET[0], sizeof(mmSCL5_SCL_ROUND_OFFSET)/sizeof(mmSCL5_SCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL5_SCL_UPDATE", REG_MMIO, 0x10aa, 2, &mmSCL5_SCL_UPDATE[0], sizeof(mmSCL5_SCL_UPDATE)/sizeof(mmSCL5_SCL_UPDATE[0]), 0, 0 },
	{ "mmSCL5_SCL_F_SHARP_CONTROL", REG_MMIO, 0x10ab, 2, &mmSCL5_SCL_F_SHARP_CONTROL[0], sizeof(mmSCL5_SCL_F_SHARP_CONTROL)/sizeof(mmSCL5_SCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_ALU_CONTROL", REG_MMIO, 0x10ac, 2, &mmSCL5_SCL_ALU_CONTROL[0], sizeof(mmSCL5_SCL_ALU_CONTROL)/sizeof(mmSCL5_SCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x10ad, 2, &mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL5_VIEWPORT_START_SECONDARY", REG_MMIO, 0x10ae, 2, &mmSCL5_VIEWPORT_START_SECONDARY[0], sizeof(mmSCL5_VIEWPORT_START_SECONDARY)/sizeof(mmSCL5_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCL5_VIEWPORT_START", REG_MMIO, 0x10af, 2, &mmSCL5_VIEWPORT_START[0], sizeof(mmSCL5_VIEWPORT_START)/sizeof(mmSCL5_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCL5_VIEWPORT_SIZE", REG_MMIO, 0x10b0, 2, &mmSCL5_VIEWPORT_SIZE[0], sizeof(mmSCL5_VIEWPORT_SIZE)/sizeof(mmSCL5_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x10b1, 2, &mmSCL5_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCL5_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCL5_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x10b2, 2, &mmSCL5_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCL5_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCL5_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x10b3, 2, &mmSCL5_SCL_MODE_CHANGE_DET1[0], sizeof(mmSCL5_SCL_MODE_CHANGE_DET1)/sizeof(mmSCL5_SCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x10b4, 2, &mmSCL5_SCL_MODE_CHANGE_DET2[0], sizeof(mmSCL5_SCL_MODE_CHANGE_DET2)/sizeof(mmSCL5_SCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x10b5, 2, &mmSCL5_SCL_MODE_CHANGE_DET3[0], sizeof(mmSCL5_SCL_MODE_CHANGE_DET3)/sizeof(mmSCL5_SCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x10b6, 2, &mmSCL5_SCL_MODE_CHANGE_MASK[0], sizeof(mmSCL5_SCL_MODE_CHANGE_MASK)/sizeof(mmSCL5_SCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmBLND5_BLND_CONTROL", REG_MMIO, 0x10c7, 2, &mmBLND5_BLND_CONTROL[0], sizeof(mmBLND5_BLND_CONTROL)/sizeof(mmBLND5_BLND_CONTROL[0]), 0, 0 },
	{ "mmBLND5_BLND_SM_CONTROL2", REG_MMIO, 0x10c8, 2, &mmBLND5_BLND_SM_CONTROL2[0], sizeof(mmBLND5_BLND_SM_CONTROL2)/sizeof(mmBLND5_BLND_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLND5_BLND_CONTROL2", REG_MMIO, 0x10c9, 2, &mmBLND5_BLND_CONTROL2[0], sizeof(mmBLND5_BLND_CONTROL2)/sizeof(mmBLND5_BLND_CONTROL2[0]), 0, 0 },
	{ "mmBLND5_BLND_UPDATE", REG_MMIO, 0x10ca, 2, &mmBLND5_BLND_UPDATE[0], sizeof(mmBLND5_BLND_UPDATE)/sizeof(mmBLND5_BLND_UPDATE[0]), 0, 0 },
	{ "mmBLND5_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x10cb, 2, &mmBLND5_BLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND5_BLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND5_BLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND5_BLND_V_UPDATE_LOCK", REG_MMIO, 0x10cc, 2, &mmBLND5_BLND_V_UPDATE_LOCK[0], sizeof(mmBLND5_BLND_V_UPDATE_LOCK)/sizeof(mmBLND5_BLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND5_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x10cd, 2, &mmBLND5_BLND_REG_UPDATE_STATUS[0], sizeof(mmBLND5_BLND_REG_UPDATE_STATUS)/sizeof(mmBLND5_BLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x10d2, 2, &mmCRTC5_CRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC5_CRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC5_CRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC5_CRTC_H_TOTAL", REG_MMIO, 0x10d3, 2, &mmCRTC5_CRTC_H_TOTAL[0], sizeof(mmCRTC5_CRTC_H_TOTAL)/sizeof(mmCRTC5_CRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_START_END", REG_MMIO, 0x10d4, 2, &mmCRTC5_CRTC_H_BLANK_START_END[0], sizeof(mmCRTC5_CRTC_H_BLANK_START_END)/sizeof(mmCRTC5_CRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A", REG_MMIO, 0x10d5, 2, &mmCRTC5_CRTC_H_SYNC_A[0], sizeof(mmCRTC5_CRTC_H_SYNC_A)/sizeof(mmCRTC5_CRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x10d6, 2, &mmCRTC5_CRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC5_CRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC5_CRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B", REG_MMIO, 0x10d7, 2, &mmCRTC5_CRTC_H_SYNC_B[0], sizeof(mmCRTC5_CRTC_H_SYNC_B)/sizeof(mmCRTC5_CRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x10d8, 2, &mmCRTC5_CRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC5_CRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC5_CRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VBI_END", REG_MMIO, 0x10d9, 2, &mmCRTC5_CRTC_VBI_END[0], sizeof(mmCRTC5_CRTC_VBI_END)/sizeof(mmCRTC5_CRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL", REG_MMIO, 0x10da, 2, &mmCRTC5_CRTC_V_TOTAL[0], sizeof(mmCRTC5_CRTC_V_TOTAL)/sizeof(mmCRTC5_CRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MIN", REG_MMIO, 0x10db, 2, &mmCRTC5_CRTC_V_TOTAL_MIN[0], sizeof(mmCRTC5_CRTC_V_TOTAL_MIN)/sizeof(mmCRTC5_CRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MAX", REG_MMIO, 0x10dc, 2, &mmCRTC5_CRTC_V_TOTAL_MAX[0], sizeof(mmCRTC5_CRTC_V_TOTAL_MAX)/sizeof(mmCRTC5_CRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x10dd, 2, &mmCRTC5_CRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC5_CRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC5_CRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x10de, 2, &mmCRTC5_CRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC5_CRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC5_CRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x10df, 2, &mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_BLANK_START_END", REG_MMIO, 0x10e0, 2, &mmCRTC5_CRTC_V_BLANK_START_END[0], sizeof(mmCRTC5_CRTC_V_BLANK_START_END)/sizeof(mmCRTC5_CRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A", REG_MMIO, 0x10e1, 2, &mmCRTC5_CRTC_V_SYNC_A[0], sizeof(mmCRTC5_CRTC_V_SYNC_A)/sizeof(mmCRTC5_CRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x10e2, 2, &mmCRTC5_CRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC5_CRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC5_CRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B", REG_MMIO, 0x10e3, 2, &mmCRTC5_CRTC_V_SYNC_B[0], sizeof(mmCRTC5_CRTC_V_SYNC_B)/sizeof(mmCRTC5_CRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x10e4, 2, &mmCRTC5_CRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC5_CRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC5_CRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_CNTL", REG_MMIO, 0x10e5, 2, &mmCRTC5_CRTC_DTMTEST_CNTL[0], sizeof(mmCRTC5_CRTC_DTMTEST_CNTL)/sizeof(mmCRTC5_CRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x10e6, 2, &mmCRTC5_CRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC5_CRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC5_CRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_CNTL", REG_MMIO, 0x10e7, 2, &mmCRTC5_CRTC_TRIGA_CNTL[0], sizeof(mmCRTC5_CRTC_TRIGA_CNTL)/sizeof(mmCRTC5_CRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x10e8, 2, &mmCRTC5_CRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC5_CRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC5_CRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_CNTL", REG_MMIO, 0x10e9, 2, &mmCRTC5_CRTC_TRIGB_CNTL[0], sizeof(mmCRTC5_CRTC_TRIGB_CNTL)/sizeof(mmCRTC5_CRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x10ea, 2, &mmCRTC5_CRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC5_CRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC5_CRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x10eb, 2, &mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_FLOW_CONTROL", REG_MMIO, 0x10ec, 2, &mmCRTC5_CRTC_FLOW_CONTROL[0], sizeof(mmCRTC5_CRTC_FLOW_CONTROL)/sizeof(mmCRTC5_CRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x10ed, 2, &mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC5_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x10ee, 2, &mmCRTC5_CRTC_AVSYNC_COUNTER[0], sizeof(mmCRTC5_CRTC_AVSYNC_COUNTER)/sizeof(mmCRTC5_CRTC_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CONTROL", REG_MMIO, 0x10ef, 2, &mmCRTC5_CRTC_CONTROL[0], sizeof(mmCRTC5_CRTC_CONTROL)/sizeof(mmCRTC5_CRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_CONTROL", REG_MMIO, 0x10f0, 2, &mmCRTC5_CRTC_BLANK_CONTROL[0], sizeof(mmCRTC5_CRTC_BLANK_CONTROL)/sizeof(mmCRTC5_CRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x10f1, 2, &mmCRTC5_CRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC5_CRTC_INTERLACE_CONTROL)/sizeof(mmCRTC5_CRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_STATUS", REG_MMIO, 0x10f2, 2, &mmCRTC5_CRTC_INTERLACE_STATUS[0], sizeof(mmCRTC5_CRTC_INTERLACE_STATUS)/sizeof(mmCRTC5_CRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x10f3, 2, &mmCRTC5_CRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC5_CRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC5_CRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x10f4, 2, &mmCRTC5_CRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC5_CRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC5_CRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC5_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x10f5, 2, &mmCRTC5_CRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC5_CRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC5_CRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STATUS", REG_MMIO, 0x10f6, 2, &mmCRTC5_CRTC_STATUS[0], sizeof(mmCRTC5_CRTC_STATUS)/sizeof(mmCRTC5_CRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_POSITION", REG_MMIO, 0x10f7, 2, &mmCRTC5_CRTC_STATUS_POSITION[0], sizeof(mmCRTC5_CRTC_STATUS_POSITION)/sizeof(mmCRTC5_CRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC5_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x10f8, 2, &mmCRTC5_CRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC5_CRTC_NOM_VERT_POSITION)/sizeof(mmCRTC5_CRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x10f9, 2, &mmCRTC5_CRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC5_CRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC5_CRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x10fa, 2, &mmCRTC5_CRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC5_CRTC_STATUS_VF_COUNT)/sizeof(mmCRTC5_CRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x10fb, 2, &mmCRTC5_CRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC5_CRTC_STATUS_HV_COUNT)/sizeof(mmCRTC5_CRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_CONTROL", REG_MMIO, 0x10fc, 2, &mmCRTC5_CRTC_COUNT_CONTROL[0], sizeof(mmCRTC5_CRTC_COUNT_CONTROL)/sizeof(mmCRTC5_CRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_RESET", REG_MMIO, 0x10fd, 2, &mmCRTC5_CRTC_COUNT_RESET[0], sizeof(mmCRTC5_CRTC_COUNT_RESET)/sizeof(mmCRTC5_CRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x10fe, 2, &mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x10ff, 2, &mmCRTC5_CRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC5_CRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC5_CRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_STATUS", REG_MMIO, 0x1100, 2, &mmCRTC5_CRTC_STEREO_STATUS[0], sizeof(mmCRTC5_CRTC_STEREO_STATUS)/sizeof(mmCRTC5_CRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_CONTROL", REG_MMIO, 0x1101, 2, &mmCRTC5_CRTC_STEREO_CONTROL[0], sizeof(mmCRTC5_CRTC_STEREO_CONTROL)/sizeof(mmCRTC5_CRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1102, 2, &mmCRTC5_CRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC5_CRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC5_CRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1103, 2, &mmCRTC5_CRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC5_CRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC5_CRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1104, 2, &mmCRTC5_CRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC5_CRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC5_CRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1105, 2, &mmCRTC5_CRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC5_CRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC5_CRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC5_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1106, 2, &mmCRTC5_CRTC_START_LINE_CONTROL[0], sizeof(mmCRTC5_CRTC_START_LINE_CONTROL)/sizeof(mmCRTC5_CRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1107, 2, &mmCRTC5_CRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC5_CRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC5_CRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_UPDATE_LOCK", REG_MMIO, 0x1108, 2, &mmCRTC5_CRTC_UPDATE_LOCK[0], sizeof(mmCRTC5_CRTC_UPDATE_LOCK)/sizeof(mmCRTC5_CRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1109, 2, &mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x110a, 2, &mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x110b, 2, &mmCRTC5_CRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC5_CRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC5_CRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x110c, 2, &mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x110d, 2, &mmCRTC5_CRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC5_CRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC5_CRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x110e, 2, &mmCRTC5_CRTC_MASTER_UPDATE_LOCK[0], sizeof(mmCRTC5_CRTC_MASTER_UPDATE_LOCK)/sizeof(mmCRTC5_CRTC_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x110f, 2, &mmCRTC5_CRTC_MASTER_UPDATE_MODE[0], sizeof(mmCRTC5_CRTC_MASTER_UPDATE_MODE)/sizeof(mmCRTC5_CRTC_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1110, 2, &mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1111, 2, &mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC5_CRTC_MVP_STATUS", REG_MMIO, 0x1112, 2, &mmCRTC5_CRTC_MVP_STATUS[0], sizeof(mmCRTC5_CRTC_MVP_STATUS)/sizeof(mmCRTC5_CRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_EN", REG_MMIO, 0x1113, 2, &mmCRTC5_CRTC_MASTER_EN[0], sizeof(mmCRTC5_CRTC_MASTER_EN)/sizeof(mmCRTC5_CRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1114, 2, &mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1115, 2, &mmCRTC5_CRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC5_CRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC5_CRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1117, 2, &mmCRTC5_CRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC5_CRTC_OVERSCAN_COLOR)/sizeof(mmCRTC5_CRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC5_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1118, 2, &mmCRTC5_CRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC5_CRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC5_CRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1119, 2, &mmCRTC5_CRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC5_CRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC5_CRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x111a, 2, &mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_BLACK_COLOR", REG_MMIO, 0x111b, 2, &mmCRTC5_CRTC_BLACK_COLOR[0], sizeof(mmCRTC5_CRTC_BLACK_COLOR)/sizeof(mmCRTC5_CRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC5_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x111c, 2, &mmCRTC5_CRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC5_CRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC5_CRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x111d, 2, &mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x111e, 2, &mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x111f, 2, &mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1120, 2, &mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1121, 2, &mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1122, 2, &mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC_CNTL", REG_MMIO, 0x1123, 2, &mmCRTC5_CRTC_CRC_CNTL[0], sizeof(mmCRTC5_CRTC_CRC_CNTL)/sizeof(mmCRTC5_CRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1124, 2, &mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1125, 2, &mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1126, 2, &mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1127, 2, &mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_DATA_RG", REG_MMIO, 0x1128, 2, &mmCRTC5_CRTC_CRC0_DATA_RG[0], sizeof(mmCRTC5_CRTC_CRC0_DATA_RG)/sizeof(mmCRTC5_CRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_DATA_B", REG_MMIO, 0x1129, 2, &mmCRTC5_CRTC_CRC0_DATA_B[0], sizeof(mmCRTC5_CRTC_CRC0_DATA_B)/sizeof(mmCRTC5_CRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x112a, 2, &mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x112b, 2, &mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x112c, 2, &mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x112d, 2, &mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_DATA_RG", REG_MMIO, 0x112e, 2, &mmCRTC5_CRTC_CRC1_DATA_RG[0], sizeof(mmCRTC5_CRTC_CRC1_DATA_RG)/sizeof(mmCRTC5_CRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_DATA_B", REG_MMIO, 0x112f, 2, &mmCRTC5_CRTC_CRC1_DATA_B[0], sizeof(mmCRTC5_CRTC_CRC1_DATA_B)/sizeof(mmCRTC5_CRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x1130, 2, &mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x1131, 2, &mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x1132, 2, &mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x1133, 2, &mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x1134, 2, &mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x1135, 2, &mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1136, 2, &mmCRTC5_CRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC5_CRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC5_CRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1137, 2, &mmCRTC5_CRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC5_CRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC5_CRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1138, 2, &mmCRTC5_CRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC5_CRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC5_CRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC5_CRTC_GSL_WINDOW", REG_MMIO, 0x1139, 2, &mmCRTC5_CRTC_GSL_WINDOW[0], sizeof(mmCRTC5_CRTC_GSL_WINDOW)/sizeof(mmCRTC5_CRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC5_CRTC_GSL_CONTROL", REG_MMIO, 0x113a, 2, &mmCRTC5_CRTC_GSL_CONTROL[0], sizeof(mmCRTC5_CRTC_GSL_CONTROL)/sizeof(mmCRTC5_CRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x113d, 2, &mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS[0], sizeof(mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS)/sizeof(mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC5_CRTC_DRR_CONTROL", REG_MMIO, 0x113e, 2, &mmCRTC5_CRTC_DRR_CONTROL[0], sizeof(mmCRTC5_CRTC_DRR_CONTROL)/sizeof(mmCRTC5_CRTC_DRR_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1142, 2, &mmFMT5_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT5_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT5_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1143, 2, &mmFMT5_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT5_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT5_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1144, 2, &mmFMT5_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT5_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT5_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT5_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1145, 2, &mmFMT5_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT5_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT5_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT5_FMT_CONTROL", REG_MMIO, 0x1146, 2, &mmFMT5_FMT_CONTROL[0], sizeof(mmFMT5_FMT_CONTROL)/sizeof(mmFMT5_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1147, 2, &mmFMT5_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT5_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT5_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1148, 2, &mmFMT5_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT5_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT5_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1149, 2, &mmFMT5_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT5_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT5_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x114a, 2, &mmFMT5_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT5_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT5_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_CNTL", REG_MMIO, 0x114e, 2, &mmFMT5_FMT_CLAMP_CNTL[0], sizeof(mmFMT5_FMT_CLAMP_CNTL)/sizeof(mmFMT5_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT5_FMT_CRC_CNTL", REG_MMIO, 0x114f, 2, &mmFMT5_FMT_CRC_CNTL[0], sizeof(mmFMT5_FMT_CRC_CNTL)/sizeof(mmFMT5_FMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1150, 2, &mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1151, 2, &mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1152, 2, &mmFMT5_FMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT5_FMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT5_FMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1153, 2, &mmFMT5_FMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT5_FMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT5_FMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x1154, 2, &mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_420_HBLANK_EARLY_START", REG_MMIO, 0x1155, 2, &mmFMT5_FMT_420_HBLANK_EARLY_START[0], sizeof(mmFMT5_FMT_420_HBLANK_EARLY_START)/sizeof(mmFMT5_FMT_420_HBLANK_EARLY_START[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_ENABLE", REG_MMIO, 0x115a, 2, &mmUNP0_UNP_GRPH_ENABLE[0], sizeof(mmUNP0_UNP_GRPH_ENABLE)/sizeof(mmUNP0_UNP_GRPH_ENABLE[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_CONTROL", REG_MMIO, 0x115b, 2, &mmUNP0_UNP_GRPH_CONTROL[0], sizeof(mmUNP0_UNP_GRPH_CONTROL)/sizeof(mmUNP0_UNP_GRPH_CONTROL[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_CONTROL_C", REG_MMIO, 0x115c, 2, &mmUNP0_UNP_GRPH_CONTROL_C[0], sizeof(mmUNP0_UNP_GRPH_CONTROL_C)/sizeof(mmUNP0_UNP_GRPH_CONTROL_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_CONTROL_EXP", REG_MMIO, 0x115d, 2, &mmUNP0_UNP_GRPH_CONTROL_EXP[0], sizeof(mmUNP0_UNP_GRPH_CONTROL_EXP)/sizeof(mmUNP0_UNP_GRPH_CONTROL_EXP[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SWAP_CNTL", REG_MMIO, 0x115e, 2, &mmUNP0_UNP_GRPH_SWAP_CNTL[0], sizeof(mmUNP0_UNP_GRPH_SWAP_CNTL)/sizeof(mmUNP0_UNP_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L", REG_MMIO, 0x115f, 2, &mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C", REG_MMIO, 0x1160, 2, &mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x1161, 2, &mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x1162, 2, &mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L", REG_MMIO, 0x1163, 2, &mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C", REG_MMIO, 0x1164, 2, &mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x1165, 2, &mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x1166, 2, &mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L", REG_MMIO, 0x1167, 2, &mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C", REG_MMIO, 0x1168, 2, &mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x1169, 2, &mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x116a, 2, &mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L", REG_MMIO, 0x116b, 2, &mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C", REG_MMIO, 0x116c, 2, &mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x116d, 2, &mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x116e, 2, &mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PITCH_L", REG_MMIO, 0x116f, 2, &mmUNP0_UNP_GRPH_PITCH_L[0], sizeof(mmUNP0_UNP_GRPH_PITCH_L)/sizeof(mmUNP0_UNP_GRPH_PITCH_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_PITCH_C", REG_MMIO, 0x1170, 2, &mmUNP0_UNP_GRPH_PITCH_C[0], sizeof(mmUNP0_UNP_GRPH_PITCH_C)/sizeof(mmUNP0_UNP_GRPH_PITCH_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L", REG_MMIO, 0x1171, 2, &mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L)/sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C", REG_MMIO, 0x1172, 2, &mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C)/sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L", REG_MMIO, 0x1173, 2, &mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L)/sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C", REG_MMIO, 0x1174, 2, &mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C)/sizeof(mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_X_START_L", REG_MMIO, 0x1175, 2, &mmUNP0_UNP_GRPH_X_START_L[0], sizeof(mmUNP0_UNP_GRPH_X_START_L)/sizeof(mmUNP0_UNP_GRPH_X_START_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_X_START_C", REG_MMIO, 0x1176, 2, &mmUNP0_UNP_GRPH_X_START_C[0], sizeof(mmUNP0_UNP_GRPH_X_START_C)/sizeof(mmUNP0_UNP_GRPH_X_START_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_Y_START_L", REG_MMIO, 0x1177, 2, &mmUNP0_UNP_GRPH_Y_START_L[0], sizeof(mmUNP0_UNP_GRPH_Y_START_L)/sizeof(mmUNP0_UNP_GRPH_Y_START_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_Y_START_C", REG_MMIO, 0x1178, 2, &mmUNP0_UNP_GRPH_Y_START_C[0], sizeof(mmUNP0_UNP_GRPH_Y_START_C)/sizeof(mmUNP0_UNP_GRPH_Y_START_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_X_END_L", REG_MMIO, 0x1179, 2, &mmUNP0_UNP_GRPH_X_END_L[0], sizeof(mmUNP0_UNP_GRPH_X_END_L)/sizeof(mmUNP0_UNP_GRPH_X_END_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_X_END_C", REG_MMIO, 0x117a, 2, &mmUNP0_UNP_GRPH_X_END_C[0], sizeof(mmUNP0_UNP_GRPH_X_END_C)/sizeof(mmUNP0_UNP_GRPH_X_END_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_Y_END_L", REG_MMIO, 0x117b, 2, &mmUNP0_UNP_GRPH_Y_END_L[0], sizeof(mmUNP0_UNP_GRPH_Y_END_L)/sizeof(mmUNP0_UNP_GRPH_Y_END_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_Y_END_C", REG_MMIO, 0x117c, 2, &mmUNP0_UNP_GRPH_Y_END_C[0], sizeof(mmUNP0_UNP_GRPH_Y_END_C)/sizeof(mmUNP0_UNP_GRPH_Y_END_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_UPDATE", REG_MMIO, 0x117d, 2, &mmUNP0_UNP_GRPH_UPDATE[0], sizeof(mmUNP0_UNP_GRPH_UPDATE)/sizeof(mmUNP0_UNP_GRPH_UPDATE[0]), 0, 0 },
	{ "mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x117e, 2, &mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L", REG_MMIO, 0x117f, 2, &mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L)/sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C", REG_MMIO, 0x1180, 2, &mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C)/sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L", REG_MMIO, 0x1181, 2, &mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L)/sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C", REG_MMIO, 0x1182, 2, &mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C[0], sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C)/sizeof(mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C[0]), 0, 0 },
	{ "mmUNP0_UNP_DVMM_PTE_CONTROL", REG_MMIO, 0x1183, 2, &mmUNP0_UNP_DVMM_PTE_CONTROL[0], sizeof(mmUNP0_UNP_DVMM_PTE_CONTROL)/sizeof(mmUNP0_UNP_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmUNP0_UNP_DVMM_PTE_CONTROL_C", REG_MMIO, 0x1184, 2, &mmUNP0_UNP_DVMM_PTE_CONTROL_C[0], sizeof(mmUNP0_UNP_DVMM_PTE_CONTROL_C)/sizeof(mmUNP0_UNP_DVMM_PTE_CONTROL_C[0]), 0, 0 },
	{ "mmUNP0_UNP_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x1185, 2, &mmUNP0_UNP_DVMM_PTE_ARB_CONTROL[0], sizeof(mmUNP0_UNP_DVMM_PTE_ARB_CONTROL)/sizeof(mmUNP0_UNP_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C", REG_MMIO, 0x1186, 2, &mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C[0], sizeof(mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C)/sizeof(mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1187, 2, &mmUNP0_UNP_GRPH_INTERRUPT_STATUS[0], sizeof(mmUNP0_UNP_GRPH_INTERRUPT_STATUS)/sizeof(mmUNP0_UNP_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1188, 2, &mmUNP0_UNP_GRPH_INTERRUPT_CONTROL[0], sizeof(mmUNP0_UNP_GRPH_INTERRUPT_CONTROL)/sizeof(mmUNP0_UNP_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmUNP0_UNP_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1189, 2, &mmUNP0_UNP_GRPH_STEREOSYNC_FLIP[0], sizeof(mmUNP0_UNP_GRPH_STEREOSYNC_FLIP)/sizeof(mmUNP0_UNP_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmUNP0_UNP_FLIP_CONTROL", REG_MMIO, 0x118a, 2, &mmUNP0_UNP_FLIP_CONTROL[0], sizeof(mmUNP0_UNP_FLIP_CONTROL)/sizeof(mmUNP0_UNP_FLIP_CONTROL[0]), 0, 0 },
	{ "mmUNP0_UNP_CRC_CONTROL", REG_MMIO, 0x118b, 2, &mmUNP0_UNP_CRC_CONTROL[0], sizeof(mmUNP0_UNP_CRC_CONTROL)/sizeof(mmUNP0_UNP_CRC_CONTROL[0]), 0, 0 },
	{ "mmUNP0_UNP_CRC_MASK", REG_MMIO, 0x118c, 2, &mmUNP0_UNP_CRC_MASK[0], sizeof(mmUNP0_UNP_CRC_MASK)/sizeof(mmUNP0_UNP_CRC_MASK[0]), 0, 0 },
	{ "mmUNP0_UNP_CRC_CURRENT", REG_MMIO, 0x118d, 2, &mmUNP0_UNP_CRC_CURRENT[0], sizeof(mmUNP0_UNP_CRC_CURRENT)/sizeof(mmUNP0_UNP_CRC_CURRENT[0]), 0, 0 },
	{ "mmUNP0_UNP_CRC_LAST", REG_MMIO, 0x118e, 2, &mmUNP0_UNP_CRC_LAST[0], sizeof(mmUNP0_UNP_CRC_LAST)/sizeof(mmUNP0_UNP_CRC_LAST[0]), 0, 0 },
	{ "mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x118f, 2, &mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmUNP0_UNP_HW_ROTATION", REG_MMIO, 0x1190, 2, &mmUNP0_UNP_HW_ROTATION[0], sizeof(mmUNP0_UNP_HW_ROTATION)/sizeof(mmUNP0_UNP_HW_ROTATION[0]), 0, 0 },
	{ "mmLBV0_LBV_DATA_FORMAT", REG_MMIO, 0x1196, 2, &mmLBV0_LBV_DATA_FORMAT[0], sizeof(mmLBV0_LBV_DATA_FORMAT)/sizeof(mmLBV0_LBV_DATA_FORMAT[0]), 0, 0 },
	{ "mmLBV0_LBV_MEMORY_CTRL", REG_MMIO, 0x1197, 2, &mmLBV0_LBV_MEMORY_CTRL[0], sizeof(mmLBV0_LBV_MEMORY_CTRL)/sizeof(mmLBV0_LBV_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLBV0_LBV_MEMORY_SIZE_STATUS", REG_MMIO, 0x1198, 2, &mmLBV0_LBV_MEMORY_SIZE_STATUS[0], sizeof(mmLBV0_LBV_MEMORY_SIZE_STATUS)/sizeof(mmLBV0_LBV_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLBV0_LBV_DESKTOP_HEIGHT", REG_MMIO, 0x1199, 2, &mmLBV0_LBV_DESKTOP_HEIGHT[0], sizeof(mmLBV0_LBV_DESKTOP_HEIGHT)/sizeof(mmLBV0_LBV_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLBV0_LBV_VLINE_START_END", REG_MMIO, 0x119a, 2, &mmLBV0_LBV_VLINE_START_END[0], sizeof(mmLBV0_LBV_VLINE_START_END)/sizeof(mmLBV0_LBV_VLINE_START_END[0]), 0, 0 },
	{ "mmLBV0_LBV_VLINE2_START_END", REG_MMIO, 0x119b, 2, &mmLBV0_LBV_VLINE2_START_END[0], sizeof(mmLBV0_LBV_VLINE2_START_END)/sizeof(mmLBV0_LBV_VLINE2_START_END[0]), 0, 0 },
	{ "mmLBV0_LBV_V_COUNTER", REG_MMIO, 0x119c, 2, &mmLBV0_LBV_V_COUNTER[0], sizeof(mmLBV0_LBV_V_COUNTER)/sizeof(mmLBV0_LBV_V_COUNTER[0]), 0, 0 },
	{ "mmLBV0_LBV_SNAPSHOT_V_COUNTER", REG_MMIO, 0x119d, 2, &mmLBV0_LBV_SNAPSHOT_V_COUNTER[0], sizeof(mmLBV0_LBV_SNAPSHOT_V_COUNTER)/sizeof(mmLBV0_LBV_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLBV0_LBV_V_COUNTER_CHROMA", REG_MMIO, 0x119e, 2, &mmLBV0_LBV_V_COUNTER_CHROMA[0], sizeof(mmLBV0_LBV_V_COUNTER_CHROMA)/sizeof(mmLBV0_LBV_V_COUNTER_CHROMA[0]), 0, 0 },
	{ "mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA", REG_MMIO, 0x119f, 2, &mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA[0], sizeof(mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA)/sizeof(mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA[0]), 0, 0 },
	{ "mmLBV0_LBV_INTERRUPT_MASK", REG_MMIO, 0x11a0, 2, &mmLBV0_LBV_INTERRUPT_MASK[0], sizeof(mmLBV0_LBV_INTERRUPT_MASK)/sizeof(mmLBV0_LBV_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLBV0_LBV_VLINE_STATUS", REG_MMIO, 0x11a1, 2, &mmLBV0_LBV_VLINE_STATUS[0], sizeof(mmLBV0_LBV_VLINE_STATUS)/sizeof(mmLBV0_LBV_VLINE_STATUS[0]), 0, 0 },
	{ "mmLBV0_LBV_VLINE2_STATUS", REG_MMIO, 0x11a2, 2, &mmLBV0_LBV_VLINE2_STATUS[0], sizeof(mmLBV0_LBV_VLINE2_STATUS)/sizeof(mmLBV0_LBV_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLBV0_LBV_VBLANK_STATUS", REG_MMIO, 0x11a3, 2, &mmLBV0_LBV_VBLANK_STATUS[0], sizeof(mmLBV0_LBV_VBLANK_STATUS)/sizeof(mmLBV0_LBV_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLBV0_LBV_SYNC_RESET_SEL", REG_MMIO, 0x11a4, 2, &mmLBV0_LBV_SYNC_RESET_SEL[0], sizeof(mmLBV0_LBV_SYNC_RESET_SEL)/sizeof(mmLBV0_LBV_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLBV0_LBV_BLACK_KEYER_R_CR", REG_MMIO, 0x11a5, 2, &mmLBV0_LBV_BLACK_KEYER_R_CR[0], sizeof(mmLBV0_LBV_BLACK_KEYER_R_CR)/sizeof(mmLBV0_LBV_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLBV0_LBV_BLACK_KEYER_G_Y", REG_MMIO, 0x11a6, 2, &mmLBV0_LBV_BLACK_KEYER_G_Y[0], sizeof(mmLBV0_LBV_BLACK_KEYER_G_Y)/sizeof(mmLBV0_LBV_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLBV0_LBV_BLACK_KEYER_B_CB", REG_MMIO, 0x11a7, 2, &mmLBV0_LBV_BLACK_KEYER_B_CB[0], sizeof(mmLBV0_LBV_BLACK_KEYER_B_CB)/sizeof(mmLBV0_LBV_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLBV0_LBV_KEYER_COLOR_CTRL", REG_MMIO, 0x11a8, 2, &mmLBV0_LBV_KEYER_COLOR_CTRL[0], sizeof(mmLBV0_LBV_KEYER_COLOR_CTRL)/sizeof(mmLBV0_LBV_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLBV0_LBV_KEYER_COLOR_R_CR", REG_MMIO, 0x11a9, 2, &mmLBV0_LBV_KEYER_COLOR_R_CR[0], sizeof(mmLBV0_LBV_KEYER_COLOR_R_CR)/sizeof(mmLBV0_LBV_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLBV0_LBV_KEYER_COLOR_G_Y", REG_MMIO, 0x11aa, 2, &mmLBV0_LBV_KEYER_COLOR_G_Y[0], sizeof(mmLBV0_LBV_KEYER_COLOR_G_Y)/sizeof(mmLBV0_LBV_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLBV0_LBV_KEYER_COLOR_B_CB", REG_MMIO, 0x11ab, 2, &mmLBV0_LBV_KEYER_COLOR_B_CB[0], sizeof(mmLBV0_LBV_KEYER_COLOR_B_CB)/sizeof(mmLBV0_LBV_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLBV0_LBV_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x11ac, 2, &mmLBV0_LBV_KEYER_COLOR_REP_R_CR[0], sizeof(mmLBV0_LBV_KEYER_COLOR_REP_R_CR)/sizeof(mmLBV0_LBV_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLBV0_LBV_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x11ad, 2, &mmLBV0_LBV_KEYER_COLOR_REP_G_Y[0], sizeof(mmLBV0_LBV_KEYER_COLOR_REP_G_Y)/sizeof(mmLBV0_LBV_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLBV0_LBV_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x11ae, 2, &mmLBV0_LBV_KEYER_COLOR_REP_B_CB[0], sizeof(mmLBV0_LBV_KEYER_COLOR_REP_B_CB)/sizeof(mmLBV0_LBV_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLBV0_LBV_BUFFER_LEVEL_STATUS", REG_MMIO, 0x11af, 2, &mmLBV0_LBV_BUFFER_LEVEL_STATUS[0], sizeof(mmLBV0_LBV_BUFFER_LEVEL_STATUS)/sizeof(mmLBV0_LBV_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLBV0_LBV_BUFFER_URGENCY_CTRL", REG_MMIO, 0x11b0, 2, &mmLBV0_LBV_BUFFER_URGENCY_CTRL[0], sizeof(mmLBV0_LBV_BUFFER_URGENCY_CTRL)/sizeof(mmLBV0_LBV_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLBV0_LBV_BUFFER_URGENCY_STATUS", REG_MMIO, 0x11b1, 2, &mmLBV0_LBV_BUFFER_URGENCY_STATUS[0], sizeof(mmLBV0_LBV_BUFFER_URGENCY_STATUS)/sizeof(mmLBV0_LBV_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLBV0_LBV_BUFFER_STATUS", REG_MMIO, 0x11b2, 2, &mmLBV0_LBV_BUFFER_STATUS[0], sizeof(mmLBV0_LBV_BUFFER_STATUS)/sizeof(mmLBV0_LBV_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x11b3, 2, &mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmSCLV0_SCLV_COEF_RAM_SELECT", REG_MMIO, 0x11ca, 2, &mmSCLV0_SCLV_COEF_RAM_SELECT[0], sizeof(mmSCLV0_SCLV_COEF_RAM_SELECT)/sizeof(mmSCLV0_SCLV_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCLV0_SCLV_COEF_RAM_TAP_DATA", REG_MMIO, 0x11cb, 2, &mmSCLV0_SCLV_COEF_RAM_TAP_DATA[0], sizeof(mmSCLV0_SCLV_COEF_RAM_TAP_DATA)/sizeof(mmSCLV0_SCLV_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCLV0_SCLV_MODE", REG_MMIO, 0x11cc, 2, &mmSCLV0_SCLV_MODE[0], sizeof(mmSCLV0_SCLV_MODE)/sizeof(mmSCLV0_SCLV_MODE[0]), 0, 0 },
	{ "mmSCLV0_SCLV_TAP_CONTROL", REG_MMIO, 0x11cd, 2, &mmSCLV0_SCLV_TAP_CONTROL[0], sizeof(mmSCLV0_SCLV_TAP_CONTROL)/sizeof(mmSCLV0_SCLV_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCLV0_SCLV_CONTROL", REG_MMIO, 0x11ce, 2, &mmSCLV0_SCLV_CONTROL[0], sizeof(mmSCLV0_SCLV_CONTROL)/sizeof(mmSCLV0_SCLV_CONTROL[0]), 0, 0 },
	{ "mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x11cf, 2, &mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x11d0, 2, &mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCLV0_SCLV_HORZ_FILTER_CONTROL", REG_MMIO, 0x11d1, 2, &mmSCLV0_SCLV_HORZ_FILTER_CONTROL[0], sizeof(mmSCLV0_SCLV_HORZ_FILTER_CONTROL)/sizeof(mmSCLV0_SCLV_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x11d2, 2, &mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCLV0_SCLV_HORZ_FILTER_INIT", REG_MMIO, 0x11d3, 2, &mmSCLV0_SCLV_HORZ_FILTER_INIT[0], sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT)/sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C", REG_MMIO, 0x11d4, 2, &mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C[0], sizeof(mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C)/sizeof(mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_HORZ_FILTER_INIT_C", REG_MMIO, 0x11d5, 2, &mmSCLV0_SCLV_HORZ_FILTER_INIT_C[0], sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT_C)/sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VERT_FILTER_CONTROL", REG_MMIO, 0x11d6, 2, &mmSCLV0_SCLV_VERT_FILTER_CONTROL[0], sizeof(mmSCLV0_SCLV_VERT_FILTER_CONTROL)/sizeof(mmSCLV0_SCLV_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x11d7, 2, &mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VERT_FILTER_INIT", REG_MMIO, 0x11d8, 2, &mmSCLV0_SCLV_VERT_FILTER_INIT[0], sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT)/sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VERT_FILTER_INIT_BOT", REG_MMIO, 0x11d9, 2, &mmSCLV0_SCLV_VERT_FILTER_INIT_BOT[0], sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT_BOT)/sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C", REG_MMIO, 0x11da, 2, &mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C[0], sizeof(mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C)/sizeof(mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VERT_FILTER_INIT_C", REG_MMIO, 0x11db, 2, &mmSCLV0_SCLV_VERT_FILTER_INIT_C[0], sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT_C)/sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C", REG_MMIO, 0x11dc, 2, &mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C[0], sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C)/sizeof(mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_ROUND_OFFSET", REG_MMIO, 0x11dd, 2, &mmSCLV0_SCLV_ROUND_OFFSET[0], sizeof(mmSCLV0_SCLV_ROUND_OFFSET)/sizeof(mmSCLV0_SCLV_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCLV0_SCLV_UPDATE", REG_MMIO, 0x11de, 2, &mmSCLV0_SCLV_UPDATE[0], sizeof(mmSCLV0_SCLV_UPDATE)/sizeof(mmSCLV0_SCLV_UPDATE[0]), 0, 0 },
	{ "mmSCLV0_SCLV_ALU_CONTROL", REG_MMIO, 0x11df, 2, &mmSCLV0_SCLV_ALU_CONTROL[0], sizeof(mmSCLV0_SCLV_ALU_CONTROL)/sizeof(mmSCLV0_SCLV_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VIEWPORT_START", REG_MMIO, 0x11e0, 2, &mmSCLV0_SCLV_VIEWPORT_START[0], sizeof(mmSCLV0_SCLV_VIEWPORT_START)/sizeof(mmSCLV0_SCLV_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VIEWPORT_START_SECONDARY", REG_MMIO, 0x11e1, 2, &mmSCLV0_SCLV_VIEWPORT_START_SECONDARY[0], sizeof(mmSCLV0_SCLV_VIEWPORT_START_SECONDARY)/sizeof(mmSCLV0_SCLV_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VIEWPORT_SIZE", REG_MMIO, 0x11e2, 2, &mmSCLV0_SCLV_VIEWPORT_SIZE[0], sizeof(mmSCLV0_SCLV_VIEWPORT_SIZE)/sizeof(mmSCLV0_SCLV_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VIEWPORT_START_C", REG_MMIO, 0x11e3, 2, &mmSCLV0_SCLV_VIEWPORT_START_C[0], sizeof(mmSCLV0_SCLV_VIEWPORT_START_C)/sizeof(mmSCLV0_SCLV_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C", REG_MMIO, 0x11e4, 2, &mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C[0], sizeof(mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C)/sizeof(mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_VIEWPORT_SIZE_C", REG_MMIO, 0x11e5, 2, &mmSCLV0_SCLV_VIEWPORT_SIZE_C[0], sizeof(mmSCLV0_SCLV_VIEWPORT_SIZE_C)/sizeof(mmSCLV0_SCLV_VIEWPORT_SIZE_C[0]), 0, 0 },
	{ "mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x11e6, 2, &mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x11e7, 2, &mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCLV0_SCLV_MODE_CHANGE_DET1", REG_MMIO, 0x11e8, 2, &mmSCLV0_SCLV_MODE_CHANGE_DET1[0], sizeof(mmSCLV0_SCLV_MODE_CHANGE_DET1)/sizeof(mmSCLV0_SCLV_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCLV0_SCLV_MODE_CHANGE_DET2", REG_MMIO, 0x11e9, 2, &mmSCLV0_SCLV_MODE_CHANGE_DET2[0], sizeof(mmSCLV0_SCLV_MODE_CHANGE_DET2)/sizeof(mmSCLV0_SCLV_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCLV0_SCLV_MODE_CHANGE_DET3", REG_MMIO, 0x11ea, 2, &mmSCLV0_SCLV_MODE_CHANGE_DET3[0], sizeof(mmSCLV0_SCLV_MODE_CHANGE_DET3)/sizeof(mmSCLV0_SCLV_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCLV0_SCLV_MODE_CHANGE_MASK", REG_MMIO, 0x11eb, 2, &mmSCLV0_SCLV_MODE_CHANGE_MASK[0], sizeof(mmSCLV0_SCLV_MODE_CHANGE_MASK)/sizeof(mmSCLV0_SCLV_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT", REG_MMIO, 0x11ec, 2, &mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT[0], sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT)/sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C", REG_MMIO, 0x11ed, 2, &mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C[0], sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C)/sizeof(mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_UPDATE", REG_MMIO, 0x11fe, 2, &mmCOL_MAN0_COL_MAN_UPDATE[0], sizeof(mmCOL_MAN0_COL_MAN_UPDATE)/sizeof(mmCOL_MAN0_COL_MAN_UPDATE[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL", REG_MMIO, 0x11ff, 2, &mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL[0], sizeof(mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL)/sizeof(mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C11_C12_A", REG_MMIO, 0x1200, 2, &mmCOL_MAN0_INPUT_CSC_C11_C12_A[0], sizeof(mmCOL_MAN0_INPUT_CSC_C11_C12_A)/sizeof(mmCOL_MAN0_INPUT_CSC_C11_C12_A[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C13_C14_A", REG_MMIO, 0x1201, 2, &mmCOL_MAN0_INPUT_CSC_C13_C14_A[0], sizeof(mmCOL_MAN0_INPUT_CSC_C13_C14_A)/sizeof(mmCOL_MAN0_INPUT_CSC_C13_C14_A[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C21_C22_A", REG_MMIO, 0x1202, 2, &mmCOL_MAN0_INPUT_CSC_C21_C22_A[0], sizeof(mmCOL_MAN0_INPUT_CSC_C21_C22_A)/sizeof(mmCOL_MAN0_INPUT_CSC_C21_C22_A[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C23_C24_A", REG_MMIO, 0x1203, 2, &mmCOL_MAN0_INPUT_CSC_C23_C24_A[0], sizeof(mmCOL_MAN0_INPUT_CSC_C23_C24_A)/sizeof(mmCOL_MAN0_INPUT_CSC_C23_C24_A[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C31_C32_A", REG_MMIO, 0x1204, 2, &mmCOL_MAN0_INPUT_CSC_C31_C32_A[0], sizeof(mmCOL_MAN0_INPUT_CSC_C31_C32_A)/sizeof(mmCOL_MAN0_INPUT_CSC_C31_C32_A[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C33_C34_A", REG_MMIO, 0x1205, 2, &mmCOL_MAN0_INPUT_CSC_C33_C34_A[0], sizeof(mmCOL_MAN0_INPUT_CSC_C33_C34_A)/sizeof(mmCOL_MAN0_INPUT_CSC_C33_C34_A[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C11_C12_B", REG_MMIO, 0x1206, 2, &mmCOL_MAN0_INPUT_CSC_C11_C12_B[0], sizeof(mmCOL_MAN0_INPUT_CSC_C11_C12_B)/sizeof(mmCOL_MAN0_INPUT_CSC_C11_C12_B[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C13_C14_B", REG_MMIO, 0x1207, 2, &mmCOL_MAN0_INPUT_CSC_C13_C14_B[0], sizeof(mmCOL_MAN0_INPUT_CSC_C13_C14_B)/sizeof(mmCOL_MAN0_INPUT_CSC_C13_C14_B[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C21_C22_B", REG_MMIO, 0x1208, 2, &mmCOL_MAN0_INPUT_CSC_C21_C22_B[0], sizeof(mmCOL_MAN0_INPUT_CSC_C21_C22_B)/sizeof(mmCOL_MAN0_INPUT_CSC_C21_C22_B[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C23_C24_B", REG_MMIO, 0x1209, 2, &mmCOL_MAN0_INPUT_CSC_C23_C24_B[0], sizeof(mmCOL_MAN0_INPUT_CSC_C23_C24_B)/sizeof(mmCOL_MAN0_INPUT_CSC_C23_C24_B[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C31_C32_B", REG_MMIO, 0x120a, 2, &mmCOL_MAN0_INPUT_CSC_C31_C32_B[0], sizeof(mmCOL_MAN0_INPUT_CSC_C31_C32_B)/sizeof(mmCOL_MAN0_INPUT_CSC_C31_C32_B[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_CSC_C33_C34_B", REG_MMIO, 0x120b, 2, &mmCOL_MAN0_INPUT_CSC_C33_C34_B[0], sizeof(mmCOL_MAN0_INPUT_CSC_C33_C34_B)/sizeof(mmCOL_MAN0_INPUT_CSC_C33_C34_B[0]), 0, 0 },
	{ "mmCOL_MAN0_PRESCALE_CONTROL", REG_MMIO, 0x120c, 2, &mmCOL_MAN0_PRESCALE_CONTROL[0], sizeof(mmCOL_MAN0_PRESCALE_CONTROL)/sizeof(mmCOL_MAN0_PRESCALE_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN0_PRESCALE_VALUES_R", REG_MMIO, 0x120d, 2, &mmCOL_MAN0_PRESCALE_VALUES_R[0], sizeof(mmCOL_MAN0_PRESCALE_VALUES_R)/sizeof(mmCOL_MAN0_PRESCALE_VALUES_R[0]), 0, 0 },
	{ "mmCOL_MAN0_PRESCALE_VALUES_G", REG_MMIO, 0x120e, 2, &mmCOL_MAN0_PRESCALE_VALUES_G[0], sizeof(mmCOL_MAN0_PRESCALE_VALUES_G)/sizeof(mmCOL_MAN0_PRESCALE_VALUES_G[0]), 0, 0 },
	{ "mmCOL_MAN0_PRESCALE_VALUES_B", REG_MMIO, 0x120f, 2, &mmCOL_MAN0_PRESCALE_VALUES_B[0], sizeof(mmCOL_MAN0_PRESCALE_VALUES_B)/sizeof(mmCOL_MAN0_PRESCALE_VALUES_B[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1210, 2, &mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL[0], sizeof(mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL)/sizeof(mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C11_C12_A", REG_MMIO, 0x1211, 2, &mmCOL_MAN0_OUTPUT_CSC_C11_C12_A[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C11_C12_A)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C11_C12_A[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C13_C14_A", REG_MMIO, 0x1212, 2, &mmCOL_MAN0_OUTPUT_CSC_C13_C14_A[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C13_C14_A)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C13_C14_A[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C21_C22_A", REG_MMIO, 0x1213, 2, &mmCOL_MAN0_OUTPUT_CSC_C21_C22_A[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C21_C22_A)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C21_C22_A[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C23_C24_A", REG_MMIO, 0x1214, 2, &mmCOL_MAN0_OUTPUT_CSC_C23_C24_A[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C23_C24_A)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C23_C24_A[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C31_C32_A", REG_MMIO, 0x1215, 2, &mmCOL_MAN0_OUTPUT_CSC_C31_C32_A[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C31_C32_A)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C31_C32_A[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C33_C34_A", REG_MMIO, 0x1216, 2, &mmCOL_MAN0_OUTPUT_CSC_C33_C34_A[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C33_C34_A)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C33_C34_A[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C11_C12_B", REG_MMIO, 0x1217, 2, &mmCOL_MAN0_OUTPUT_CSC_C11_C12_B[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C11_C12_B)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C11_C12_B[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C13_C14_B", REG_MMIO, 0x1218, 2, &mmCOL_MAN0_OUTPUT_CSC_C13_C14_B[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C13_C14_B)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C13_C14_B[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C21_C22_B", REG_MMIO, 0x1219, 2, &mmCOL_MAN0_OUTPUT_CSC_C21_C22_B[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C21_C22_B)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C21_C22_B[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C23_C24_B", REG_MMIO, 0x121a, 2, &mmCOL_MAN0_OUTPUT_CSC_C23_C24_B[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C23_C24_B)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C23_C24_B[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C31_C32_B", REG_MMIO, 0x121b, 2, &mmCOL_MAN0_OUTPUT_CSC_C31_C32_B[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C31_C32_B)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C31_C32_B[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_CSC_C33_C34_B", REG_MMIO, 0x121c, 2, &mmCOL_MAN0_OUTPUT_CSC_C33_C34_B[0], sizeof(mmCOL_MAN0_OUTPUT_CSC_C33_C34_B)/sizeof(mmCOL_MAN0_OUTPUT_CSC_C33_C34_B[0]), 0, 0 },
	{ "mmCOL_MAN0_DENORM_CLAMP_CONTROL", REG_MMIO, 0x121d, 2, &mmCOL_MAN0_DENORM_CLAMP_CONTROL[0], sizeof(mmCOL_MAN0_DENORM_CLAMP_CONTROL)/sizeof(mmCOL_MAN0_DENORM_CLAMP_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR", REG_MMIO, 0x121e, 2, &mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR[0], sizeof(mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR)/sizeof(mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR[0]), 0, 0 },
	{ "mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y", REG_MMIO, 0x121f, 2, &mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y[0], sizeof(mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y)/sizeof(mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y[0]), 0, 0 },
	{ "mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB", REG_MMIO, 0x1220, 2, &mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB[0], sizeof(mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB)/sizeof(mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD", REG_MMIO, 0x1221, 2, &mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD[0], sizeof(mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD)/sizeof(mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL", REG_MMIO, 0x1222, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX", REG_MMIO, 0x1223, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA", REG_MMIO, 0x1224, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1225, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1226, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1227, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1228, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1229, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x122a, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x122b, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x122c, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x122d, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x122e, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x122f, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1230, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1231, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1232, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1233, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1234, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1235, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1236, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1237, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1238, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1239, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x123a, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x123b, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x123c, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x123d, 2, &mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmCOL_MAN0_PACK_FIFO_ERROR", REG_MMIO, 0x123e, 2, &mmCOL_MAN0_PACK_FIFO_ERROR[0], sizeof(mmCOL_MAN0_PACK_FIFO_ERROR)/sizeof(mmCOL_MAN0_PACK_FIFO_ERROR[0]), 0, 0 },
	{ "mmCOL_MAN0_OUTPUT_FIFO_ERROR", REG_MMIO, 0x123f, 2, &mmCOL_MAN0_OUTPUT_FIFO_ERROR[0], sizeof(mmCOL_MAN0_OUTPUT_FIFO_ERROR)/sizeof(mmCOL_MAN0_OUTPUT_FIFO_ERROR[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL", REG_MMIO, 0x1240, 2, &mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL)/sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX", REG_MMIO, 0x1241, 2, &mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX)/sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR", REG_MMIO, 0x1242, 2, &mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR)/sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA", REG_MMIO, 0x1243, 2, &mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA)/sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR", REG_MMIO, 0x1244, 2, &mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR)/sizeof(mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1", REG_MMIO, 0x1245, 2, &mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1[0], sizeof(mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1)/sizeof(mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2", REG_MMIO, 0x1246, 2, &mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2[0], sizeof(mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2)/sizeof(mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B", REG_MMIO, 0x1247, 2, &mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B)/sizeof(mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G", REG_MMIO, 0x1248, 2, &mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G)/sizeof(mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G[0]), 0, 0 },
	{ "mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R", REG_MMIO, 0x1249, 2, &mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R[0], sizeof(mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R)/sizeof(mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL", REG_MMIO, 0x124a, 2, &mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL[0], sizeof(mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL)/sizeof(mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL", REG_MMIO, 0x124b, 2, &mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL[0], sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL)/sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12", REG_MMIO, 0x124c, 2, &mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12[0], sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12)/sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14", REG_MMIO, 0x124d, 2, &mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14[0], sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14)/sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22", REG_MMIO, 0x124e, 2, &mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22[0], sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22)/sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24", REG_MMIO, 0x124f, 2, &mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24[0], sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24)/sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1250, 2, &mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32[0], sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32)/sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1251, 2, &mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34[0], sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34)/sizeof(mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_CLOCK_CONTROL", REG_MMIO, 0x127e, 2, &mmDCFEV0_DCFEV_CLOCK_CONTROL[0], sizeof(mmDCFEV0_DCFEV_CLOCK_CONTROL)/sizeof(mmDCFEV0_DCFEV_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_SOFT_RESET", REG_MMIO, 0x127f, 2, &mmDCFEV0_DCFEV_SOFT_RESET[0], sizeof(mmDCFEV0_DCFEV_SOFT_RESET)/sizeof(mmDCFEV0_DCFEV_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL", REG_MMIO, 0x1280, 2, &mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL[0], sizeof(mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL)/sizeof(mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL", REG_MMIO, 0x1282, 2, &mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL[0], sizeof(mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL)/sizeof(mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS", REG_MMIO, 0x1283, 2, &mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS[0], sizeof(mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS)/sizeof(mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_MEM_PWR_CTRL", REG_MMIO, 0x1284, 2, &mmDCFEV0_DCFEV_MEM_PWR_CTRL[0], sizeof(mmDCFEV0_DCFEV_MEM_PWR_CTRL)/sizeof(mmDCFEV0_DCFEV_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_MEM_PWR_CTRL2", REG_MMIO, 0x1285, 2, &mmDCFEV0_DCFEV_MEM_PWR_CTRL2[0], sizeof(mmDCFEV0_DCFEV_MEM_PWR_CTRL2)/sizeof(mmDCFEV0_DCFEV_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_MEM_PWR_STATUS", REG_MMIO, 0x1286, 2, &mmDCFEV0_DCFEV_MEM_PWR_STATUS[0], sizeof(mmDCFEV0_DCFEV_MEM_PWR_STATUS)/sizeof(mmDCFEV0_DCFEV_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_L_FLUSH", REG_MMIO, 0x1287, 2, &mmDCFEV0_DCFEV_L_FLUSH[0], sizeof(mmDCFEV0_DCFEV_L_FLUSH)/sizeof(mmDCFEV0_DCFEV_L_FLUSH[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_C_FLUSH", REG_MMIO, 0x1288, 2, &mmDCFEV0_DCFEV_C_FLUSH[0], sizeof(mmDCFEV0_DCFEV_C_FLUSH)/sizeof(mmDCFEV0_DCFEV_C_FLUSH[0]), 0, 0 },
	{ "mmDCFEV0_DCFEV_MISC", REG_MMIO, 0x128a, 2, &mmDCFEV0_DCFEV_MISC[0], sizeof(mmDCFEV0_DCFEV_MISC)/sizeof(mmDCFEV0_DCFEV_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_CNTL", REG_MMIO, 0x1292, 2, &mmDC_PERFMON11_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_CNTL2", REG_MMIO, 0x1293, 2, &mmDC_PERFMON11_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_STATE", REG_MMIO, 0x1294, 2, &mmDC_PERFMON11_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON11_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON11_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CNTL", REG_MMIO, 0x1295, 2, &mmDC_PERFMON11_PERFMON_CNTL[0], sizeof(mmDC_PERFMON11_PERFMON_CNTL)/sizeof(mmDC_PERFMON11_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CNTL2", REG_MMIO, 0x1296, 2, &mmDC_PERFMON11_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON11_PERFMON_CNTL2)/sizeof(mmDC_PERFMON11_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1297, 2, &mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CVALUE_LOW", REG_MMIO, 0x1298, 2, &mmDC_PERFMON11_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON11_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON11_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_HI", REG_MMIO, 0x1299, 2, &mmDC_PERFMON11_PERFMON_HI[0], sizeof(mmDC_PERFMON11_PERFMON_HI)/sizeof(mmDC_PERFMON11_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_LOW", REG_MMIO, 0x129a, 2, &mmDC_PERFMON11_PERFMON_LOW[0], sizeof(mmDC_PERFMON11_PERFMON_LOW)/sizeof(mmDC_PERFMON11_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x129e, 2, &mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x129f, 2, &mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL", REG_MMIO, 0x12a0, 2, &mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL)/sizeof(mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL", REG_MMIO, 0x12a1, 2, &mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL)/sizeof(mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL", REG_MMIO, 0x12a2, 2, &mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL)/sizeof(mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL", REG_MMIO, 0x12a3, 2, &mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL)/sizeof(mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x12a4, 2, &mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x12a5, 2, &mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM", REG_MMIO, 0x12a6, 2, &mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM[0], sizeof(mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM)/sizeof(mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL", REG_MMIO, 0x12aa, 2, &mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL)/sizeof(mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x12ab, 2, &mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x12ac, 2, &mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL", REG_MMIO, 0x12ad, 2, &mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL)/sizeof(mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL", REG_MMIO, 0x12ae, 2, &mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL)/sizeof(mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL", REG_MMIO, 0x12af, 2, &mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL)/sizeof(mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL", REG_MMIO, 0x12b0, 2, &mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL)/sizeof(mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x12b1, 2, &mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x12b2, 2, &mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM", REG_MMIO, 0x12b3, 2, &mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM[0], sizeof(mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM)/sizeof(mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL", REG_MMIO, 0x12b7, 2, &mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL)/sizeof(mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmBLNDV0_BLNDV_CONTROL", REG_MMIO, 0x12db, 2, &mmBLNDV0_BLNDV_CONTROL[0], sizeof(mmBLNDV0_BLNDV_CONTROL)/sizeof(mmBLNDV0_BLNDV_CONTROL[0]), 0, 0 },
	{ "mmBLNDV0_BLNDV_SM_CONTROL2", REG_MMIO, 0x12dc, 2, &mmBLNDV0_BLNDV_SM_CONTROL2[0], sizeof(mmBLNDV0_BLNDV_SM_CONTROL2)/sizeof(mmBLNDV0_BLNDV_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLNDV0_BLNDV_CONTROL2", REG_MMIO, 0x12dd, 2, &mmBLNDV0_BLNDV_CONTROL2[0], sizeof(mmBLNDV0_BLNDV_CONTROL2)/sizeof(mmBLNDV0_BLNDV_CONTROL2[0]), 0, 0 },
	{ "mmBLNDV0_BLNDV_UPDATE", REG_MMIO, 0x12de, 2, &mmBLNDV0_BLNDV_UPDATE[0], sizeof(mmBLNDV0_BLNDV_UPDATE)/sizeof(mmBLNDV0_BLNDV_UPDATE[0]), 0, 0 },
	{ "mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT", REG_MMIO, 0x12df, 2, &mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT[0], sizeof(mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT)/sizeof(mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLNDV0_BLNDV_V_UPDATE_LOCK", REG_MMIO, 0x12e0, 2, &mmBLNDV0_BLNDV_V_UPDATE_LOCK[0], sizeof(mmBLNDV0_BLNDV_V_UPDATE_LOCK)/sizeof(mmBLNDV0_BLNDV_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLNDV0_BLNDV_REG_UPDATE_STATUS", REG_MMIO, 0x12e1, 2, &mmBLNDV0_BLNDV_REG_UPDATE_STATUS[0], sizeof(mmBLNDV0_BLNDV_REG_UPDATE_STATUS)/sizeof(mmBLNDV0_BLNDV_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM", REG_MMIO, 0x12e6, 2, &mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM[0], sizeof(mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM)/sizeof(mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_H_TOTAL", REG_MMIO, 0x12e7, 2, &mmCRTCV0_CRTCV_H_TOTAL[0], sizeof(mmCRTCV0_CRTCV_H_TOTAL)/sizeof(mmCRTCV0_CRTCV_H_TOTAL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_H_BLANK_START_END", REG_MMIO, 0x12e8, 2, &mmCRTCV0_CRTCV_H_BLANK_START_END[0], sizeof(mmCRTCV0_CRTCV_H_BLANK_START_END)/sizeof(mmCRTCV0_CRTCV_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_H_SYNC_A", REG_MMIO, 0x12e9, 2, &mmCRTCV0_CRTCV_H_SYNC_A[0], sizeof(mmCRTCV0_CRTCV_H_SYNC_A)/sizeof(mmCRTCV0_CRTCV_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_H_SYNC_A_CNTL", REG_MMIO, 0x12ea, 2, &mmCRTCV0_CRTCV_H_SYNC_A_CNTL[0], sizeof(mmCRTCV0_CRTCV_H_SYNC_A_CNTL)/sizeof(mmCRTCV0_CRTCV_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_H_SYNC_B", REG_MMIO, 0x12eb, 2, &mmCRTCV0_CRTCV_H_SYNC_B[0], sizeof(mmCRTCV0_CRTCV_H_SYNC_B)/sizeof(mmCRTCV0_CRTCV_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_H_SYNC_B_CNTL", REG_MMIO, 0x12ec, 2, &mmCRTCV0_CRTCV_H_SYNC_B_CNTL[0], sizeof(mmCRTCV0_CRTCV_H_SYNC_B_CNTL)/sizeof(mmCRTCV0_CRTCV_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VBI_END", REG_MMIO, 0x12ed, 2, &mmCRTCV0_CRTCV_VBI_END[0], sizeof(mmCRTCV0_CRTCV_VBI_END)/sizeof(mmCRTCV0_CRTCV_VBI_END[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_TOTAL", REG_MMIO, 0x12ee, 2, &mmCRTCV0_CRTCV_V_TOTAL[0], sizeof(mmCRTCV0_CRTCV_V_TOTAL)/sizeof(mmCRTCV0_CRTCV_V_TOTAL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_TOTAL_MIN", REG_MMIO, 0x12ef, 2, &mmCRTCV0_CRTCV_V_TOTAL_MIN[0], sizeof(mmCRTCV0_CRTCV_V_TOTAL_MIN)/sizeof(mmCRTCV0_CRTCV_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_TOTAL_MAX", REG_MMIO, 0x12f0, 2, &mmCRTCV0_CRTCV_V_TOTAL_MAX[0], sizeof(mmCRTCV0_CRTCV_V_TOTAL_MAX)/sizeof(mmCRTCV0_CRTCV_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_TOTAL_CONTROL", REG_MMIO, 0x12f1, 2, &mmCRTCV0_CRTCV_V_TOTAL_CONTROL[0], sizeof(mmCRTCV0_CRTCV_V_TOTAL_CONTROL)/sizeof(mmCRTCV0_CRTCV_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS", REG_MMIO, 0x12f2, 2, &mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS[0], sizeof(mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS)/sizeof(mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x12f3, 2, &mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_BLANK_START_END", REG_MMIO, 0x12f4, 2, &mmCRTCV0_CRTCV_V_BLANK_START_END[0], sizeof(mmCRTCV0_CRTCV_V_BLANK_START_END)/sizeof(mmCRTCV0_CRTCV_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_SYNC_A", REG_MMIO, 0x12f5, 2, &mmCRTCV0_CRTCV_V_SYNC_A[0], sizeof(mmCRTCV0_CRTCV_V_SYNC_A)/sizeof(mmCRTCV0_CRTCV_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_SYNC_A_CNTL", REG_MMIO, 0x12f6, 2, &mmCRTCV0_CRTCV_V_SYNC_A_CNTL[0], sizeof(mmCRTCV0_CRTCV_V_SYNC_A_CNTL)/sizeof(mmCRTCV0_CRTCV_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_SYNC_B", REG_MMIO, 0x12f7, 2, &mmCRTCV0_CRTCV_V_SYNC_B[0], sizeof(mmCRTCV0_CRTCV_V_SYNC_B)/sizeof(mmCRTCV0_CRTCV_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_SYNC_B_CNTL", REG_MMIO, 0x12f8, 2, &mmCRTCV0_CRTCV_V_SYNC_B_CNTL[0], sizeof(mmCRTCV0_CRTCV_V_SYNC_B_CNTL)/sizeof(mmCRTCV0_CRTCV_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_DTMTEST_CNTL", REG_MMIO, 0x12f9, 2, &mmCRTCV0_CRTCV_DTMTEST_CNTL[0], sizeof(mmCRTCV0_CRTCV_DTMTEST_CNTL)/sizeof(mmCRTCV0_CRTCV_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION", REG_MMIO, 0x12fa, 2, &mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION)/sizeof(mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_TRIGA_CNTL", REG_MMIO, 0x12fb, 2, &mmCRTCV0_CRTCV_TRIGA_CNTL[0], sizeof(mmCRTCV0_CRTCV_TRIGA_CNTL)/sizeof(mmCRTCV0_CRTCV_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG", REG_MMIO, 0x12fc, 2, &mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG)/sizeof(mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_TRIGB_CNTL", REG_MMIO, 0x12fd, 2, &mmCRTCV0_CRTCV_TRIGB_CNTL[0], sizeof(mmCRTCV0_CRTCV_TRIGB_CNTL)/sizeof(mmCRTCV0_CRTCV_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG", REG_MMIO, 0x12fe, 2, &mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG)/sizeof(mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x12ff, 2, &mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_FLOW_CONTROL", REG_MMIO, 0x1300, 2, &mmCRTCV0_CRTCV_FLOW_CONTROL[0], sizeof(mmCRTCV0_CRTCV_FLOW_CONTROL)/sizeof(mmCRTCV0_CRTCV_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1301, 2, &mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_AVSYNC_COUNTER", REG_MMIO, 0x1302, 2, &mmCRTCV0_CRTCV_AVSYNC_COUNTER[0], sizeof(mmCRTCV0_CRTCV_AVSYNC_COUNTER)/sizeof(mmCRTCV0_CRTCV_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CONTROL", REG_MMIO, 0x1303, 2, &mmCRTCV0_CRTCV_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CONTROL)/sizeof(mmCRTCV0_CRTCV_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_BLANK_CONTROL", REG_MMIO, 0x1304, 2, &mmCRTCV0_CRTCV_BLANK_CONTROL[0], sizeof(mmCRTCV0_CRTCV_BLANK_CONTROL)/sizeof(mmCRTCV0_CRTCV_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_INTERLACE_CONTROL", REG_MMIO, 0x1305, 2, &mmCRTCV0_CRTCV_INTERLACE_CONTROL[0], sizeof(mmCRTCV0_CRTCV_INTERLACE_CONTROL)/sizeof(mmCRTCV0_CRTCV_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_INTERLACE_STATUS", REG_MMIO, 0x1306, 2, &mmCRTCV0_CRTCV_INTERLACE_STATUS[0], sizeof(mmCRTCV0_CRTCV_INTERLACE_STATUS)/sizeof(mmCRTCV0_CRTCV_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1307, 2, &mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL)/sizeof(mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0", REG_MMIO, 0x1308, 2, &mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0[0], sizeof(mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0)/sizeof(mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1", REG_MMIO, 0x1309, 2, &mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1[0], sizeof(mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1)/sizeof(mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STATUS", REG_MMIO, 0x130a, 2, &mmCRTCV0_CRTCV_STATUS[0], sizeof(mmCRTCV0_CRTCV_STATUS)/sizeof(mmCRTCV0_CRTCV_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STATUS_POSITION", REG_MMIO, 0x130b, 2, &mmCRTCV0_CRTCV_STATUS_POSITION[0], sizeof(mmCRTCV0_CRTCV_STATUS_POSITION)/sizeof(mmCRTCV0_CRTCV_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_NOM_VERT_POSITION", REG_MMIO, 0x130c, 2, &mmCRTCV0_CRTCV_NOM_VERT_POSITION[0], sizeof(mmCRTCV0_CRTCV_NOM_VERT_POSITION)/sizeof(mmCRTCV0_CRTCV_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STATUS_FRAME_COUNT", REG_MMIO, 0x130d, 2, &mmCRTCV0_CRTCV_STATUS_FRAME_COUNT[0], sizeof(mmCRTCV0_CRTCV_STATUS_FRAME_COUNT)/sizeof(mmCRTCV0_CRTCV_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STATUS_VF_COUNT", REG_MMIO, 0x130e, 2, &mmCRTCV0_CRTCV_STATUS_VF_COUNT[0], sizeof(mmCRTCV0_CRTCV_STATUS_VF_COUNT)/sizeof(mmCRTCV0_CRTCV_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STATUS_HV_COUNT", REG_MMIO, 0x130f, 2, &mmCRTCV0_CRTCV_STATUS_HV_COUNT[0], sizeof(mmCRTCV0_CRTCV_STATUS_HV_COUNT)/sizeof(mmCRTCV0_CRTCV_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_COUNT_CONTROL", REG_MMIO, 0x1310, 2, &mmCRTCV0_CRTCV_COUNT_CONTROL[0], sizeof(mmCRTCV0_CRTCV_COUNT_CONTROL)/sizeof(mmCRTCV0_CRTCV_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_COUNT_RESET", REG_MMIO, 0x1311, 2, &mmCRTCV0_CRTCV_COUNT_RESET[0], sizeof(mmCRTCV0_CRTCV_COUNT_RESET)/sizeof(mmCRTCV0_CRTCV_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1312, 2, &mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VERT_SYNC_CONTROL", REG_MMIO, 0x1313, 2, &mmCRTCV0_CRTCV_VERT_SYNC_CONTROL[0], sizeof(mmCRTCV0_CRTCV_VERT_SYNC_CONTROL)/sizeof(mmCRTCV0_CRTCV_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STEREO_STATUS", REG_MMIO, 0x1314, 2, &mmCRTCV0_CRTCV_STEREO_STATUS[0], sizeof(mmCRTCV0_CRTCV_STEREO_STATUS)/sizeof(mmCRTCV0_CRTCV_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STEREO_CONTROL", REG_MMIO, 0x1315, 2, &mmCRTCV0_CRTCV_STEREO_CONTROL[0], sizeof(mmCRTCV0_CRTCV_STEREO_CONTROL)/sizeof(mmCRTCV0_CRTCV_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_SNAPSHOT_STATUS", REG_MMIO, 0x1316, 2, &mmCRTCV0_CRTCV_SNAPSHOT_STATUS[0], sizeof(mmCRTCV0_CRTCV_SNAPSHOT_STATUS)/sizeof(mmCRTCV0_CRTCV_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_SNAPSHOT_CONTROL", REG_MMIO, 0x1317, 2, &mmCRTCV0_CRTCV_SNAPSHOT_CONTROL[0], sizeof(mmCRTCV0_CRTCV_SNAPSHOT_CONTROL)/sizeof(mmCRTCV0_CRTCV_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_SNAPSHOT_POSITION", REG_MMIO, 0x1318, 2, &mmCRTCV0_CRTCV_SNAPSHOT_POSITION[0], sizeof(mmCRTCV0_CRTCV_SNAPSHOT_POSITION)/sizeof(mmCRTCV0_CRTCV_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_SNAPSHOT_FRAME", REG_MMIO, 0x1319, 2, &mmCRTCV0_CRTCV_SNAPSHOT_FRAME[0], sizeof(mmCRTCV0_CRTCV_SNAPSHOT_FRAME)/sizeof(mmCRTCV0_CRTCV_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_START_LINE_CONTROL", REG_MMIO, 0x131a, 2, &mmCRTCV0_CRTCV_START_LINE_CONTROL[0], sizeof(mmCRTCV0_CRTCV_START_LINE_CONTROL)/sizeof(mmCRTCV0_CRTCV_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_INTERRUPT_CONTROL", REG_MMIO, 0x131b, 2, &mmCRTCV0_CRTCV_INTERRUPT_CONTROL[0], sizeof(mmCRTCV0_CRTCV_INTERRUPT_CONTROL)/sizeof(mmCRTCV0_CRTCV_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_UPDATE_LOCK", REG_MMIO, 0x131c, 2, &mmCRTCV0_CRTCV_UPDATE_LOCK[0], sizeof(mmCRTCV0_CRTCV_UPDATE_LOCK)/sizeof(mmCRTCV0_CRTCV_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x131d, 2, &mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x131e, 2, &mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL", REG_MMIO, 0x131f, 2, &mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL[0], sizeof(mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL)/sizeof(mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1320, 2, &mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_TEST_PATTERN_COLOR", REG_MMIO, 0x1321, 2, &mmCRTCV0_CRTCV_TEST_PATTERN_COLOR[0], sizeof(mmCRTCV0_CRTCV_TEST_PATTERN_COLOR)/sizeof(mmCRTCV0_CRTCV_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK", REG_MMIO, 0x1322, 2, &mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK[0], sizeof(mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK)/sizeof(mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_MASTER_UPDATE_MODE", REG_MMIO, 0x1323, 2, &mmCRTCV0_CRTCV_MASTER_UPDATE_MODE[0], sizeof(mmCRTCV0_CRTCV_MASTER_UPDATE_MODE)/sizeof(mmCRTCV0_CRTCV_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1324, 2, &mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1325, 2, &mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_MVP_STATUS", REG_MMIO, 0x1326, 2, &mmCRTCV0_CRTCV_MVP_STATUS[0], sizeof(mmCRTCV0_CRTCV_MVP_STATUS)/sizeof(mmCRTCV0_CRTCV_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_MASTER_EN", REG_MMIO, 0x1327, 2, &mmCRTCV0_CRTCV_MASTER_EN[0], sizeof(mmCRTCV0_CRTCV_MASTER_EN)/sizeof(mmCRTCV0_CRTCV_MASTER_EN[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1328, 2, &mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS", REG_MMIO, 0x1329, 2, &mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS[0], sizeof(mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS)/sizeof(mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_OVERSCAN_COLOR", REG_MMIO, 0x132b, 2, &mmCRTCV0_CRTCV_OVERSCAN_COLOR[0], sizeof(mmCRTCV0_CRTCV_OVERSCAN_COLOR)/sizeof(mmCRTCV0_CRTCV_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT", REG_MMIO, 0x132c, 2, &mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT)/sizeof(mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_BLANK_DATA_COLOR", REG_MMIO, 0x132d, 2, &mmCRTCV0_CRTCV_BLANK_DATA_COLOR[0], sizeof(mmCRTCV0_CRTCV_BLANK_DATA_COLOR)/sizeof(mmCRTCV0_CRTCV_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x132e, 2, &mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_BLACK_COLOR", REG_MMIO, 0x132f, 2, &mmCRTCV0_CRTCV_BLACK_COLOR[0], sizeof(mmCRTCV0_CRTCV_BLACK_COLOR)/sizeof(mmCRTCV0_CRTCV_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_BLACK_COLOR_EXT", REG_MMIO, 0x1330, 2, &mmCRTCV0_CRTCV_BLACK_COLOR_EXT[0], sizeof(mmCRTCV0_CRTCV_BLACK_COLOR_EXT)/sizeof(mmCRTCV0_CRTCV_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1331, 2, &mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1332, 2, &mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1333, 2, &mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1334, 2, &mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1335, 2, &mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1336, 2, &mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC_CNTL", REG_MMIO, 0x1337, 2, &mmCRTCV0_CRTCV_CRC_CNTL[0], sizeof(mmCRTCV0_CRTCV_CRC_CNTL)/sizeof(mmCRTCV0_CRTCV_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1338, 2, &mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1339, 2, &mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x133a, 2, &mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x133b, 2, &mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC0_DATA_RG", REG_MMIO, 0x133c, 2, &mmCRTCV0_CRTCV_CRC0_DATA_RG[0], sizeof(mmCRTCV0_CRTCV_CRC0_DATA_RG)/sizeof(mmCRTCV0_CRTCV_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC0_DATA_B", REG_MMIO, 0x133d, 2, &mmCRTCV0_CRTCV_CRC0_DATA_B[0], sizeof(mmCRTCV0_CRTCV_CRC0_DATA_B)/sizeof(mmCRTCV0_CRTCV_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x133e, 2, &mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x133f, 2, &mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1340, 2, &mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1341, 2, &mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC1_DATA_RG", REG_MMIO, 0x1342, 2, &mmCRTCV0_CRTCV_CRC1_DATA_RG[0], sizeof(mmCRTCV0_CRTCV_CRC1_DATA_RG)/sizeof(mmCRTCV0_CRTCV_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_CRC1_DATA_B", REG_MMIO, 0x1343, 2, &mmCRTCV0_CRTCV_CRC1_DATA_B[0], sizeof(mmCRTCV0_CRTCV_CRC1_DATA_B)/sizeof(mmCRTCV0_CRTCV_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x1344, 2, &mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x1345, 2, &mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x1346, 2, &mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x1347, 2, &mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x1348, 2, &mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x1349, 2, &mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL", REG_MMIO, 0x134a, 2, &mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL)/sizeof(mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL", REG_MMIO, 0x134b, 2, &mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL)/sizeof(mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_GSL_VSYNC_GAP", REG_MMIO, 0x134c, 2, &mmCRTCV0_CRTCV_GSL_VSYNC_GAP[0], sizeof(mmCRTCV0_CRTCV_GSL_VSYNC_GAP)/sizeof(mmCRTCV0_CRTCV_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_GSL_WINDOW", REG_MMIO, 0x134d, 2, &mmCRTCV0_CRTCV_GSL_WINDOW[0], sizeof(mmCRTCV0_CRTCV_GSL_WINDOW)/sizeof(mmCRTCV0_CRTCV_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTCV0_CRTCV_GSL_CONTROL", REG_MMIO, 0x134e, 2, &mmCRTCV0_CRTCV_GSL_CONTROL[0], sizeof(mmCRTCV0_CRTCV_GSL_CONTROL)/sizeof(mmCRTCV0_CRTCV_GSL_CONTROL[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_ENABLE", REG_MMIO, 0x135a, 2, &mmUNP1_UNP_GRPH_ENABLE[0], sizeof(mmUNP1_UNP_GRPH_ENABLE)/sizeof(mmUNP1_UNP_GRPH_ENABLE[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_CONTROL", REG_MMIO, 0x135b, 2, &mmUNP1_UNP_GRPH_CONTROL[0], sizeof(mmUNP1_UNP_GRPH_CONTROL)/sizeof(mmUNP1_UNP_GRPH_CONTROL[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_CONTROL_C", REG_MMIO, 0x135c, 2, &mmUNP1_UNP_GRPH_CONTROL_C[0], sizeof(mmUNP1_UNP_GRPH_CONTROL_C)/sizeof(mmUNP1_UNP_GRPH_CONTROL_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_CONTROL_EXP", REG_MMIO, 0x135d, 2, &mmUNP1_UNP_GRPH_CONTROL_EXP[0], sizeof(mmUNP1_UNP_GRPH_CONTROL_EXP)/sizeof(mmUNP1_UNP_GRPH_CONTROL_EXP[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SWAP_CNTL", REG_MMIO, 0x135e, 2, &mmUNP1_UNP_GRPH_SWAP_CNTL[0], sizeof(mmUNP1_UNP_GRPH_SWAP_CNTL)/sizeof(mmUNP1_UNP_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L", REG_MMIO, 0x135f, 2, &mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C", REG_MMIO, 0x1360, 2, &mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x1361, 2, &mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x1362, 2, &mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L", REG_MMIO, 0x1363, 2, &mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C", REG_MMIO, 0x1364, 2, &mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x1365, 2, &mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x1366, 2, &mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L", REG_MMIO, 0x1367, 2, &mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C", REG_MMIO, 0x1368, 2, &mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x1369, 2, &mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x136a, 2, &mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L", REG_MMIO, 0x136b, 2, &mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C", REG_MMIO, 0x136c, 2, &mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x136d, 2, &mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x136e, 2, &mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PITCH_L", REG_MMIO, 0x136f, 2, &mmUNP1_UNP_GRPH_PITCH_L[0], sizeof(mmUNP1_UNP_GRPH_PITCH_L)/sizeof(mmUNP1_UNP_GRPH_PITCH_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_PITCH_C", REG_MMIO, 0x1370, 2, &mmUNP1_UNP_GRPH_PITCH_C[0], sizeof(mmUNP1_UNP_GRPH_PITCH_C)/sizeof(mmUNP1_UNP_GRPH_PITCH_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L", REG_MMIO, 0x1371, 2, &mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L)/sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C", REG_MMIO, 0x1372, 2, &mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C)/sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L", REG_MMIO, 0x1373, 2, &mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L)/sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C", REG_MMIO, 0x1374, 2, &mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C)/sizeof(mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_X_START_L", REG_MMIO, 0x1375, 2, &mmUNP1_UNP_GRPH_X_START_L[0], sizeof(mmUNP1_UNP_GRPH_X_START_L)/sizeof(mmUNP1_UNP_GRPH_X_START_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_X_START_C", REG_MMIO, 0x1376, 2, &mmUNP1_UNP_GRPH_X_START_C[0], sizeof(mmUNP1_UNP_GRPH_X_START_C)/sizeof(mmUNP1_UNP_GRPH_X_START_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_Y_START_L", REG_MMIO, 0x1377, 2, &mmUNP1_UNP_GRPH_Y_START_L[0], sizeof(mmUNP1_UNP_GRPH_Y_START_L)/sizeof(mmUNP1_UNP_GRPH_Y_START_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_Y_START_C", REG_MMIO, 0x1378, 2, &mmUNP1_UNP_GRPH_Y_START_C[0], sizeof(mmUNP1_UNP_GRPH_Y_START_C)/sizeof(mmUNP1_UNP_GRPH_Y_START_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_X_END_L", REG_MMIO, 0x1379, 2, &mmUNP1_UNP_GRPH_X_END_L[0], sizeof(mmUNP1_UNP_GRPH_X_END_L)/sizeof(mmUNP1_UNP_GRPH_X_END_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_X_END_C", REG_MMIO, 0x137a, 2, &mmUNP1_UNP_GRPH_X_END_C[0], sizeof(mmUNP1_UNP_GRPH_X_END_C)/sizeof(mmUNP1_UNP_GRPH_X_END_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_Y_END_L", REG_MMIO, 0x137b, 2, &mmUNP1_UNP_GRPH_Y_END_L[0], sizeof(mmUNP1_UNP_GRPH_Y_END_L)/sizeof(mmUNP1_UNP_GRPH_Y_END_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_Y_END_C", REG_MMIO, 0x137c, 2, &mmUNP1_UNP_GRPH_Y_END_C[0], sizeof(mmUNP1_UNP_GRPH_Y_END_C)/sizeof(mmUNP1_UNP_GRPH_Y_END_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_UPDATE", REG_MMIO, 0x137d, 2, &mmUNP1_UNP_GRPH_UPDATE[0], sizeof(mmUNP1_UNP_GRPH_UPDATE)/sizeof(mmUNP1_UNP_GRPH_UPDATE[0]), 0, 0 },
	{ "mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x137e, 2, &mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L", REG_MMIO, 0x137f, 2, &mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L)/sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C", REG_MMIO, 0x1380, 2, &mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C)/sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L", REG_MMIO, 0x1381, 2, &mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L)/sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C", REG_MMIO, 0x1382, 2, &mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C[0], sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C)/sizeof(mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C[0]), 0, 0 },
	{ "mmUNP1_UNP_DVMM_PTE_CONTROL", REG_MMIO, 0x1383, 2, &mmUNP1_UNP_DVMM_PTE_CONTROL[0], sizeof(mmUNP1_UNP_DVMM_PTE_CONTROL)/sizeof(mmUNP1_UNP_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmUNP1_UNP_DVMM_PTE_CONTROL_C", REG_MMIO, 0x1384, 2, &mmUNP1_UNP_DVMM_PTE_CONTROL_C[0], sizeof(mmUNP1_UNP_DVMM_PTE_CONTROL_C)/sizeof(mmUNP1_UNP_DVMM_PTE_CONTROL_C[0]), 0, 0 },
	{ "mmUNP1_UNP_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x1385, 2, &mmUNP1_UNP_DVMM_PTE_ARB_CONTROL[0], sizeof(mmUNP1_UNP_DVMM_PTE_ARB_CONTROL)/sizeof(mmUNP1_UNP_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C", REG_MMIO, 0x1386, 2, &mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C[0], sizeof(mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C)/sizeof(mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1387, 2, &mmUNP1_UNP_GRPH_INTERRUPT_STATUS[0], sizeof(mmUNP1_UNP_GRPH_INTERRUPT_STATUS)/sizeof(mmUNP1_UNP_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1388, 2, &mmUNP1_UNP_GRPH_INTERRUPT_CONTROL[0], sizeof(mmUNP1_UNP_GRPH_INTERRUPT_CONTROL)/sizeof(mmUNP1_UNP_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmUNP1_UNP_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1389, 2, &mmUNP1_UNP_GRPH_STEREOSYNC_FLIP[0], sizeof(mmUNP1_UNP_GRPH_STEREOSYNC_FLIP)/sizeof(mmUNP1_UNP_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmUNP1_UNP_FLIP_CONTROL", REG_MMIO, 0x138a, 2, &mmUNP1_UNP_FLIP_CONTROL[0], sizeof(mmUNP1_UNP_FLIP_CONTROL)/sizeof(mmUNP1_UNP_FLIP_CONTROL[0]), 0, 0 },
	{ "mmUNP1_UNP_CRC_CONTROL", REG_MMIO, 0x138b, 2, &mmUNP1_UNP_CRC_CONTROL[0], sizeof(mmUNP1_UNP_CRC_CONTROL)/sizeof(mmUNP1_UNP_CRC_CONTROL[0]), 0, 0 },
	{ "mmUNP1_UNP_CRC_MASK", REG_MMIO, 0x138c, 2, &mmUNP1_UNP_CRC_MASK[0], sizeof(mmUNP1_UNP_CRC_MASK)/sizeof(mmUNP1_UNP_CRC_MASK[0]), 0, 0 },
	{ "mmUNP1_UNP_CRC_CURRENT", REG_MMIO, 0x138d, 2, &mmUNP1_UNP_CRC_CURRENT[0], sizeof(mmUNP1_UNP_CRC_CURRENT)/sizeof(mmUNP1_UNP_CRC_CURRENT[0]), 0, 0 },
	{ "mmUNP1_UNP_CRC_LAST", REG_MMIO, 0x138e, 2, &mmUNP1_UNP_CRC_LAST[0], sizeof(mmUNP1_UNP_CRC_LAST)/sizeof(mmUNP1_UNP_CRC_LAST[0]), 0, 0 },
	{ "mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x138f, 2, &mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmUNP1_UNP_HW_ROTATION", REG_MMIO, 0x1390, 2, &mmUNP1_UNP_HW_ROTATION[0], sizeof(mmUNP1_UNP_HW_ROTATION)/sizeof(mmUNP1_UNP_HW_ROTATION[0]), 0, 0 },
	{ "mmLBV1_LBV_DATA_FORMAT", REG_MMIO, 0x1396, 2, &mmLBV1_LBV_DATA_FORMAT[0], sizeof(mmLBV1_LBV_DATA_FORMAT)/sizeof(mmLBV1_LBV_DATA_FORMAT[0]), 0, 0 },
	{ "mmLBV1_LBV_MEMORY_CTRL", REG_MMIO, 0x1397, 2, &mmLBV1_LBV_MEMORY_CTRL[0], sizeof(mmLBV1_LBV_MEMORY_CTRL)/sizeof(mmLBV1_LBV_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLBV1_LBV_MEMORY_SIZE_STATUS", REG_MMIO, 0x1398, 2, &mmLBV1_LBV_MEMORY_SIZE_STATUS[0], sizeof(mmLBV1_LBV_MEMORY_SIZE_STATUS)/sizeof(mmLBV1_LBV_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLBV1_LBV_DESKTOP_HEIGHT", REG_MMIO, 0x1399, 2, &mmLBV1_LBV_DESKTOP_HEIGHT[0], sizeof(mmLBV1_LBV_DESKTOP_HEIGHT)/sizeof(mmLBV1_LBV_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLBV1_LBV_VLINE_START_END", REG_MMIO, 0x139a, 2, &mmLBV1_LBV_VLINE_START_END[0], sizeof(mmLBV1_LBV_VLINE_START_END)/sizeof(mmLBV1_LBV_VLINE_START_END[0]), 0, 0 },
	{ "mmLBV1_LBV_VLINE2_START_END", REG_MMIO, 0x139b, 2, &mmLBV1_LBV_VLINE2_START_END[0], sizeof(mmLBV1_LBV_VLINE2_START_END)/sizeof(mmLBV1_LBV_VLINE2_START_END[0]), 0, 0 },
	{ "mmLBV1_LBV_V_COUNTER", REG_MMIO, 0x139c, 2, &mmLBV1_LBV_V_COUNTER[0], sizeof(mmLBV1_LBV_V_COUNTER)/sizeof(mmLBV1_LBV_V_COUNTER[0]), 0, 0 },
	{ "mmLBV1_LBV_SNAPSHOT_V_COUNTER", REG_MMIO, 0x139d, 2, &mmLBV1_LBV_SNAPSHOT_V_COUNTER[0], sizeof(mmLBV1_LBV_SNAPSHOT_V_COUNTER)/sizeof(mmLBV1_LBV_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLBV1_LBV_V_COUNTER_CHROMA", REG_MMIO, 0x139e, 2, &mmLBV1_LBV_V_COUNTER_CHROMA[0], sizeof(mmLBV1_LBV_V_COUNTER_CHROMA)/sizeof(mmLBV1_LBV_V_COUNTER_CHROMA[0]), 0, 0 },
	{ "mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA", REG_MMIO, 0x139f, 2, &mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA[0], sizeof(mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA)/sizeof(mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA[0]), 0, 0 },
	{ "mmLBV1_LBV_INTERRUPT_MASK", REG_MMIO, 0x13a0, 2, &mmLBV1_LBV_INTERRUPT_MASK[0], sizeof(mmLBV1_LBV_INTERRUPT_MASK)/sizeof(mmLBV1_LBV_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLBV1_LBV_VLINE_STATUS", REG_MMIO, 0x13a1, 2, &mmLBV1_LBV_VLINE_STATUS[0], sizeof(mmLBV1_LBV_VLINE_STATUS)/sizeof(mmLBV1_LBV_VLINE_STATUS[0]), 0, 0 },
	{ "mmLBV1_LBV_VLINE2_STATUS", REG_MMIO, 0x13a2, 2, &mmLBV1_LBV_VLINE2_STATUS[0], sizeof(mmLBV1_LBV_VLINE2_STATUS)/sizeof(mmLBV1_LBV_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLBV1_LBV_VBLANK_STATUS", REG_MMIO, 0x13a3, 2, &mmLBV1_LBV_VBLANK_STATUS[0], sizeof(mmLBV1_LBV_VBLANK_STATUS)/sizeof(mmLBV1_LBV_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLBV1_LBV_SYNC_RESET_SEL", REG_MMIO, 0x13a4, 2, &mmLBV1_LBV_SYNC_RESET_SEL[0], sizeof(mmLBV1_LBV_SYNC_RESET_SEL)/sizeof(mmLBV1_LBV_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLBV1_LBV_BLACK_KEYER_R_CR", REG_MMIO, 0x13a5, 2, &mmLBV1_LBV_BLACK_KEYER_R_CR[0], sizeof(mmLBV1_LBV_BLACK_KEYER_R_CR)/sizeof(mmLBV1_LBV_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLBV1_LBV_BLACK_KEYER_G_Y", REG_MMIO, 0x13a6, 2, &mmLBV1_LBV_BLACK_KEYER_G_Y[0], sizeof(mmLBV1_LBV_BLACK_KEYER_G_Y)/sizeof(mmLBV1_LBV_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLBV1_LBV_BLACK_KEYER_B_CB", REG_MMIO, 0x13a7, 2, &mmLBV1_LBV_BLACK_KEYER_B_CB[0], sizeof(mmLBV1_LBV_BLACK_KEYER_B_CB)/sizeof(mmLBV1_LBV_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLBV1_LBV_KEYER_COLOR_CTRL", REG_MMIO, 0x13a8, 2, &mmLBV1_LBV_KEYER_COLOR_CTRL[0], sizeof(mmLBV1_LBV_KEYER_COLOR_CTRL)/sizeof(mmLBV1_LBV_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLBV1_LBV_KEYER_COLOR_R_CR", REG_MMIO, 0x13a9, 2, &mmLBV1_LBV_KEYER_COLOR_R_CR[0], sizeof(mmLBV1_LBV_KEYER_COLOR_R_CR)/sizeof(mmLBV1_LBV_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLBV1_LBV_KEYER_COLOR_G_Y", REG_MMIO, 0x13aa, 2, &mmLBV1_LBV_KEYER_COLOR_G_Y[0], sizeof(mmLBV1_LBV_KEYER_COLOR_G_Y)/sizeof(mmLBV1_LBV_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLBV1_LBV_KEYER_COLOR_B_CB", REG_MMIO, 0x13ab, 2, &mmLBV1_LBV_KEYER_COLOR_B_CB[0], sizeof(mmLBV1_LBV_KEYER_COLOR_B_CB)/sizeof(mmLBV1_LBV_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLBV1_LBV_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x13ac, 2, &mmLBV1_LBV_KEYER_COLOR_REP_R_CR[0], sizeof(mmLBV1_LBV_KEYER_COLOR_REP_R_CR)/sizeof(mmLBV1_LBV_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLBV1_LBV_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x13ad, 2, &mmLBV1_LBV_KEYER_COLOR_REP_G_Y[0], sizeof(mmLBV1_LBV_KEYER_COLOR_REP_G_Y)/sizeof(mmLBV1_LBV_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLBV1_LBV_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x13ae, 2, &mmLBV1_LBV_KEYER_COLOR_REP_B_CB[0], sizeof(mmLBV1_LBV_KEYER_COLOR_REP_B_CB)/sizeof(mmLBV1_LBV_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLBV1_LBV_BUFFER_LEVEL_STATUS", REG_MMIO, 0x13af, 2, &mmLBV1_LBV_BUFFER_LEVEL_STATUS[0], sizeof(mmLBV1_LBV_BUFFER_LEVEL_STATUS)/sizeof(mmLBV1_LBV_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLBV1_LBV_BUFFER_URGENCY_CTRL", REG_MMIO, 0x13b0, 2, &mmLBV1_LBV_BUFFER_URGENCY_CTRL[0], sizeof(mmLBV1_LBV_BUFFER_URGENCY_CTRL)/sizeof(mmLBV1_LBV_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLBV1_LBV_BUFFER_URGENCY_STATUS", REG_MMIO, 0x13b1, 2, &mmLBV1_LBV_BUFFER_URGENCY_STATUS[0], sizeof(mmLBV1_LBV_BUFFER_URGENCY_STATUS)/sizeof(mmLBV1_LBV_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLBV1_LBV_BUFFER_STATUS", REG_MMIO, 0x13b2, 2, &mmLBV1_LBV_BUFFER_STATUS[0], sizeof(mmLBV1_LBV_BUFFER_STATUS)/sizeof(mmLBV1_LBV_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x13b3, 2, &mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmSCLV1_SCLV_COEF_RAM_SELECT", REG_MMIO, 0x13ca, 2, &mmSCLV1_SCLV_COEF_RAM_SELECT[0], sizeof(mmSCLV1_SCLV_COEF_RAM_SELECT)/sizeof(mmSCLV1_SCLV_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCLV1_SCLV_COEF_RAM_TAP_DATA", REG_MMIO, 0x13cb, 2, &mmSCLV1_SCLV_COEF_RAM_TAP_DATA[0], sizeof(mmSCLV1_SCLV_COEF_RAM_TAP_DATA)/sizeof(mmSCLV1_SCLV_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCLV1_SCLV_MODE", REG_MMIO, 0x13cc, 2, &mmSCLV1_SCLV_MODE[0], sizeof(mmSCLV1_SCLV_MODE)/sizeof(mmSCLV1_SCLV_MODE[0]), 0, 0 },
	{ "mmSCLV1_SCLV_TAP_CONTROL", REG_MMIO, 0x13cd, 2, &mmSCLV1_SCLV_TAP_CONTROL[0], sizeof(mmSCLV1_SCLV_TAP_CONTROL)/sizeof(mmSCLV1_SCLV_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCLV1_SCLV_CONTROL", REG_MMIO, 0x13ce, 2, &mmSCLV1_SCLV_CONTROL[0], sizeof(mmSCLV1_SCLV_CONTROL)/sizeof(mmSCLV1_SCLV_CONTROL[0]), 0, 0 },
	{ "mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x13cf, 2, &mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x13d0, 2, &mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCLV1_SCLV_HORZ_FILTER_CONTROL", REG_MMIO, 0x13d1, 2, &mmSCLV1_SCLV_HORZ_FILTER_CONTROL[0], sizeof(mmSCLV1_SCLV_HORZ_FILTER_CONTROL)/sizeof(mmSCLV1_SCLV_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x13d2, 2, &mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCLV1_SCLV_HORZ_FILTER_INIT", REG_MMIO, 0x13d3, 2, &mmSCLV1_SCLV_HORZ_FILTER_INIT[0], sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT)/sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C", REG_MMIO, 0x13d4, 2, &mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C[0], sizeof(mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C)/sizeof(mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_HORZ_FILTER_INIT_C", REG_MMIO, 0x13d5, 2, &mmSCLV1_SCLV_HORZ_FILTER_INIT_C[0], sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT_C)/sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VERT_FILTER_CONTROL", REG_MMIO, 0x13d6, 2, &mmSCLV1_SCLV_VERT_FILTER_CONTROL[0], sizeof(mmSCLV1_SCLV_VERT_FILTER_CONTROL)/sizeof(mmSCLV1_SCLV_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x13d7, 2, &mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VERT_FILTER_INIT", REG_MMIO, 0x13d8, 2, &mmSCLV1_SCLV_VERT_FILTER_INIT[0], sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT)/sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VERT_FILTER_INIT_BOT", REG_MMIO, 0x13d9, 2, &mmSCLV1_SCLV_VERT_FILTER_INIT_BOT[0], sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT_BOT)/sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C", REG_MMIO, 0x13da, 2, &mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C[0], sizeof(mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C)/sizeof(mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VERT_FILTER_INIT_C", REG_MMIO, 0x13db, 2, &mmSCLV1_SCLV_VERT_FILTER_INIT_C[0], sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT_C)/sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C", REG_MMIO, 0x13dc, 2, &mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C[0], sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C)/sizeof(mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_ROUND_OFFSET", REG_MMIO, 0x13dd, 2, &mmSCLV1_SCLV_ROUND_OFFSET[0], sizeof(mmSCLV1_SCLV_ROUND_OFFSET)/sizeof(mmSCLV1_SCLV_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCLV1_SCLV_UPDATE", REG_MMIO, 0x13de, 2, &mmSCLV1_SCLV_UPDATE[0], sizeof(mmSCLV1_SCLV_UPDATE)/sizeof(mmSCLV1_SCLV_UPDATE[0]), 0, 0 },
	{ "mmSCLV1_SCLV_ALU_CONTROL", REG_MMIO, 0x13df, 2, &mmSCLV1_SCLV_ALU_CONTROL[0], sizeof(mmSCLV1_SCLV_ALU_CONTROL)/sizeof(mmSCLV1_SCLV_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VIEWPORT_START", REG_MMIO, 0x13e0, 2, &mmSCLV1_SCLV_VIEWPORT_START[0], sizeof(mmSCLV1_SCLV_VIEWPORT_START)/sizeof(mmSCLV1_SCLV_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VIEWPORT_START_SECONDARY", REG_MMIO, 0x13e1, 2, &mmSCLV1_SCLV_VIEWPORT_START_SECONDARY[0], sizeof(mmSCLV1_SCLV_VIEWPORT_START_SECONDARY)/sizeof(mmSCLV1_SCLV_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VIEWPORT_SIZE", REG_MMIO, 0x13e2, 2, &mmSCLV1_SCLV_VIEWPORT_SIZE[0], sizeof(mmSCLV1_SCLV_VIEWPORT_SIZE)/sizeof(mmSCLV1_SCLV_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VIEWPORT_START_C", REG_MMIO, 0x13e3, 2, &mmSCLV1_SCLV_VIEWPORT_START_C[0], sizeof(mmSCLV1_SCLV_VIEWPORT_START_C)/sizeof(mmSCLV1_SCLV_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C", REG_MMIO, 0x13e4, 2, &mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C[0], sizeof(mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C)/sizeof(mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_VIEWPORT_SIZE_C", REG_MMIO, 0x13e5, 2, &mmSCLV1_SCLV_VIEWPORT_SIZE_C[0], sizeof(mmSCLV1_SCLV_VIEWPORT_SIZE_C)/sizeof(mmSCLV1_SCLV_VIEWPORT_SIZE_C[0]), 0, 0 },
	{ "mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x13e6, 2, &mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x13e7, 2, &mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCLV1_SCLV_MODE_CHANGE_DET1", REG_MMIO, 0x13e8, 2, &mmSCLV1_SCLV_MODE_CHANGE_DET1[0], sizeof(mmSCLV1_SCLV_MODE_CHANGE_DET1)/sizeof(mmSCLV1_SCLV_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCLV1_SCLV_MODE_CHANGE_DET2", REG_MMIO, 0x13e9, 2, &mmSCLV1_SCLV_MODE_CHANGE_DET2[0], sizeof(mmSCLV1_SCLV_MODE_CHANGE_DET2)/sizeof(mmSCLV1_SCLV_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCLV1_SCLV_MODE_CHANGE_DET3", REG_MMIO, 0x13ea, 2, &mmSCLV1_SCLV_MODE_CHANGE_DET3[0], sizeof(mmSCLV1_SCLV_MODE_CHANGE_DET3)/sizeof(mmSCLV1_SCLV_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCLV1_SCLV_MODE_CHANGE_MASK", REG_MMIO, 0x13eb, 2, &mmSCLV1_SCLV_MODE_CHANGE_MASK[0], sizeof(mmSCLV1_SCLV_MODE_CHANGE_MASK)/sizeof(mmSCLV1_SCLV_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT", REG_MMIO, 0x13ec, 2, &mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT[0], sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT)/sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C", REG_MMIO, 0x13ed, 2, &mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C[0], sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C)/sizeof(mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_UPDATE", REG_MMIO, 0x13fe, 2, &mmCOL_MAN1_COL_MAN_UPDATE[0], sizeof(mmCOL_MAN1_COL_MAN_UPDATE)/sizeof(mmCOL_MAN1_COL_MAN_UPDATE[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL", REG_MMIO, 0x13ff, 2, &mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL[0], sizeof(mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL)/sizeof(mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C11_C12_A", REG_MMIO, 0x1400, 2, &mmCOL_MAN1_INPUT_CSC_C11_C12_A[0], sizeof(mmCOL_MAN1_INPUT_CSC_C11_C12_A)/sizeof(mmCOL_MAN1_INPUT_CSC_C11_C12_A[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C13_C14_A", REG_MMIO, 0x1401, 2, &mmCOL_MAN1_INPUT_CSC_C13_C14_A[0], sizeof(mmCOL_MAN1_INPUT_CSC_C13_C14_A)/sizeof(mmCOL_MAN1_INPUT_CSC_C13_C14_A[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C21_C22_A", REG_MMIO, 0x1402, 2, &mmCOL_MAN1_INPUT_CSC_C21_C22_A[0], sizeof(mmCOL_MAN1_INPUT_CSC_C21_C22_A)/sizeof(mmCOL_MAN1_INPUT_CSC_C21_C22_A[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C23_C24_A", REG_MMIO, 0x1403, 2, &mmCOL_MAN1_INPUT_CSC_C23_C24_A[0], sizeof(mmCOL_MAN1_INPUT_CSC_C23_C24_A)/sizeof(mmCOL_MAN1_INPUT_CSC_C23_C24_A[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C31_C32_A", REG_MMIO, 0x1404, 2, &mmCOL_MAN1_INPUT_CSC_C31_C32_A[0], sizeof(mmCOL_MAN1_INPUT_CSC_C31_C32_A)/sizeof(mmCOL_MAN1_INPUT_CSC_C31_C32_A[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C33_C34_A", REG_MMIO, 0x1405, 2, &mmCOL_MAN1_INPUT_CSC_C33_C34_A[0], sizeof(mmCOL_MAN1_INPUT_CSC_C33_C34_A)/sizeof(mmCOL_MAN1_INPUT_CSC_C33_C34_A[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C11_C12_B", REG_MMIO, 0x1406, 2, &mmCOL_MAN1_INPUT_CSC_C11_C12_B[0], sizeof(mmCOL_MAN1_INPUT_CSC_C11_C12_B)/sizeof(mmCOL_MAN1_INPUT_CSC_C11_C12_B[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C13_C14_B", REG_MMIO, 0x1407, 2, &mmCOL_MAN1_INPUT_CSC_C13_C14_B[0], sizeof(mmCOL_MAN1_INPUT_CSC_C13_C14_B)/sizeof(mmCOL_MAN1_INPUT_CSC_C13_C14_B[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C21_C22_B", REG_MMIO, 0x1408, 2, &mmCOL_MAN1_INPUT_CSC_C21_C22_B[0], sizeof(mmCOL_MAN1_INPUT_CSC_C21_C22_B)/sizeof(mmCOL_MAN1_INPUT_CSC_C21_C22_B[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C23_C24_B", REG_MMIO, 0x1409, 2, &mmCOL_MAN1_INPUT_CSC_C23_C24_B[0], sizeof(mmCOL_MAN1_INPUT_CSC_C23_C24_B)/sizeof(mmCOL_MAN1_INPUT_CSC_C23_C24_B[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C31_C32_B", REG_MMIO, 0x140a, 2, &mmCOL_MAN1_INPUT_CSC_C31_C32_B[0], sizeof(mmCOL_MAN1_INPUT_CSC_C31_C32_B)/sizeof(mmCOL_MAN1_INPUT_CSC_C31_C32_B[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_CSC_C33_C34_B", REG_MMIO, 0x140b, 2, &mmCOL_MAN1_INPUT_CSC_C33_C34_B[0], sizeof(mmCOL_MAN1_INPUT_CSC_C33_C34_B)/sizeof(mmCOL_MAN1_INPUT_CSC_C33_C34_B[0]), 0, 0 },
	{ "mmCOL_MAN1_PRESCALE_CONTROL", REG_MMIO, 0x140c, 2, &mmCOL_MAN1_PRESCALE_CONTROL[0], sizeof(mmCOL_MAN1_PRESCALE_CONTROL)/sizeof(mmCOL_MAN1_PRESCALE_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN1_PRESCALE_VALUES_R", REG_MMIO, 0x140d, 2, &mmCOL_MAN1_PRESCALE_VALUES_R[0], sizeof(mmCOL_MAN1_PRESCALE_VALUES_R)/sizeof(mmCOL_MAN1_PRESCALE_VALUES_R[0]), 0, 0 },
	{ "mmCOL_MAN1_PRESCALE_VALUES_G", REG_MMIO, 0x140e, 2, &mmCOL_MAN1_PRESCALE_VALUES_G[0], sizeof(mmCOL_MAN1_PRESCALE_VALUES_G)/sizeof(mmCOL_MAN1_PRESCALE_VALUES_G[0]), 0, 0 },
	{ "mmCOL_MAN1_PRESCALE_VALUES_B", REG_MMIO, 0x140f, 2, &mmCOL_MAN1_PRESCALE_VALUES_B[0], sizeof(mmCOL_MAN1_PRESCALE_VALUES_B)/sizeof(mmCOL_MAN1_PRESCALE_VALUES_B[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1410, 2, &mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL[0], sizeof(mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL)/sizeof(mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C11_C12_A", REG_MMIO, 0x1411, 2, &mmCOL_MAN1_OUTPUT_CSC_C11_C12_A[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C11_C12_A)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C11_C12_A[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C13_C14_A", REG_MMIO, 0x1412, 2, &mmCOL_MAN1_OUTPUT_CSC_C13_C14_A[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C13_C14_A)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C13_C14_A[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C21_C22_A", REG_MMIO, 0x1413, 2, &mmCOL_MAN1_OUTPUT_CSC_C21_C22_A[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C21_C22_A)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C21_C22_A[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C23_C24_A", REG_MMIO, 0x1414, 2, &mmCOL_MAN1_OUTPUT_CSC_C23_C24_A[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C23_C24_A)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C23_C24_A[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C31_C32_A", REG_MMIO, 0x1415, 2, &mmCOL_MAN1_OUTPUT_CSC_C31_C32_A[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C31_C32_A)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C31_C32_A[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C33_C34_A", REG_MMIO, 0x1416, 2, &mmCOL_MAN1_OUTPUT_CSC_C33_C34_A[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C33_C34_A)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C33_C34_A[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C11_C12_B", REG_MMIO, 0x1417, 2, &mmCOL_MAN1_OUTPUT_CSC_C11_C12_B[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C11_C12_B)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C11_C12_B[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C13_C14_B", REG_MMIO, 0x1418, 2, &mmCOL_MAN1_OUTPUT_CSC_C13_C14_B[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C13_C14_B)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C13_C14_B[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C21_C22_B", REG_MMIO, 0x1419, 2, &mmCOL_MAN1_OUTPUT_CSC_C21_C22_B[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C21_C22_B)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C21_C22_B[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C23_C24_B", REG_MMIO, 0x141a, 2, &mmCOL_MAN1_OUTPUT_CSC_C23_C24_B[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C23_C24_B)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C23_C24_B[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C31_C32_B", REG_MMIO, 0x141b, 2, &mmCOL_MAN1_OUTPUT_CSC_C31_C32_B[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C31_C32_B)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C31_C32_B[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_CSC_C33_C34_B", REG_MMIO, 0x141c, 2, &mmCOL_MAN1_OUTPUT_CSC_C33_C34_B[0], sizeof(mmCOL_MAN1_OUTPUT_CSC_C33_C34_B)/sizeof(mmCOL_MAN1_OUTPUT_CSC_C33_C34_B[0]), 0, 0 },
	{ "mmCOL_MAN1_DENORM_CLAMP_CONTROL", REG_MMIO, 0x141d, 2, &mmCOL_MAN1_DENORM_CLAMP_CONTROL[0], sizeof(mmCOL_MAN1_DENORM_CLAMP_CONTROL)/sizeof(mmCOL_MAN1_DENORM_CLAMP_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR", REG_MMIO, 0x141e, 2, &mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR[0], sizeof(mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR)/sizeof(mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR[0]), 0, 0 },
	{ "mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y", REG_MMIO, 0x141f, 2, &mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y[0], sizeof(mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y)/sizeof(mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y[0]), 0, 0 },
	{ "mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB", REG_MMIO, 0x1420, 2, &mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB[0], sizeof(mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB)/sizeof(mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD", REG_MMIO, 0x1421, 2, &mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD[0], sizeof(mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD)/sizeof(mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL", REG_MMIO, 0x1422, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX", REG_MMIO, 0x1423, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA", REG_MMIO, 0x1424, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1425, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1426, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1427, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1428, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1429, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x142a, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x142b, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x142c, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x142d, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x142e, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x142f, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1430, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1431, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1432, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1433, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1434, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1435, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1436, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1437, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1438, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1439, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x143a, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x143b, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x143c, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x143d, 2, &mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15[0], sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15)/sizeof(mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmCOL_MAN1_PACK_FIFO_ERROR", REG_MMIO, 0x143e, 2, &mmCOL_MAN1_PACK_FIFO_ERROR[0], sizeof(mmCOL_MAN1_PACK_FIFO_ERROR)/sizeof(mmCOL_MAN1_PACK_FIFO_ERROR[0]), 0, 0 },
	{ "mmCOL_MAN1_OUTPUT_FIFO_ERROR", REG_MMIO, 0x143f, 2, &mmCOL_MAN1_OUTPUT_FIFO_ERROR[0], sizeof(mmCOL_MAN1_OUTPUT_FIFO_ERROR)/sizeof(mmCOL_MAN1_OUTPUT_FIFO_ERROR[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL", REG_MMIO, 0x1440, 2, &mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL)/sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX", REG_MMIO, 0x1441, 2, &mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX)/sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR", REG_MMIO, 0x1442, 2, &mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR)/sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA", REG_MMIO, 0x1443, 2, &mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA)/sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR", REG_MMIO, 0x1444, 2, &mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR)/sizeof(mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1", REG_MMIO, 0x1445, 2, &mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1[0], sizeof(mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1)/sizeof(mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2", REG_MMIO, 0x1446, 2, &mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2[0], sizeof(mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2)/sizeof(mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B", REG_MMIO, 0x1447, 2, &mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B)/sizeof(mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G", REG_MMIO, 0x1448, 2, &mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G)/sizeof(mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G[0]), 0, 0 },
	{ "mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R", REG_MMIO, 0x1449, 2, &mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R[0], sizeof(mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R)/sizeof(mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL", REG_MMIO, 0x144a, 2, &mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL[0], sizeof(mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL)/sizeof(mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL", REG_MMIO, 0x144b, 2, &mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL[0], sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL)/sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12", REG_MMIO, 0x144c, 2, &mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12[0], sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12)/sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14", REG_MMIO, 0x144d, 2, &mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14[0], sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14)/sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22", REG_MMIO, 0x144e, 2, &mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22[0], sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22)/sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24", REG_MMIO, 0x144f, 2, &mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24[0], sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24)/sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1450, 2, &mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32[0], sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32)/sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1451, 2, &mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34[0], sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34)/sizeof(mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_CLOCK_CONTROL", REG_MMIO, 0x147e, 2, &mmDCFEV1_DCFEV_CLOCK_CONTROL[0], sizeof(mmDCFEV1_DCFEV_CLOCK_CONTROL)/sizeof(mmDCFEV1_DCFEV_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_SOFT_RESET", REG_MMIO, 0x147f, 2, &mmDCFEV1_DCFEV_SOFT_RESET[0], sizeof(mmDCFEV1_DCFEV_SOFT_RESET)/sizeof(mmDCFEV1_DCFEV_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL", REG_MMIO, 0x1480, 2, &mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL[0], sizeof(mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL)/sizeof(mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL", REG_MMIO, 0x1482, 2, &mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL[0], sizeof(mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL)/sizeof(mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS", REG_MMIO, 0x1483, 2, &mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS[0], sizeof(mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS)/sizeof(mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_MEM_PWR_CTRL", REG_MMIO, 0x1484, 2, &mmDCFEV1_DCFEV_MEM_PWR_CTRL[0], sizeof(mmDCFEV1_DCFEV_MEM_PWR_CTRL)/sizeof(mmDCFEV1_DCFEV_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_MEM_PWR_CTRL2", REG_MMIO, 0x1485, 2, &mmDCFEV1_DCFEV_MEM_PWR_CTRL2[0], sizeof(mmDCFEV1_DCFEV_MEM_PWR_CTRL2)/sizeof(mmDCFEV1_DCFEV_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_MEM_PWR_STATUS", REG_MMIO, 0x1486, 2, &mmDCFEV1_DCFEV_MEM_PWR_STATUS[0], sizeof(mmDCFEV1_DCFEV_MEM_PWR_STATUS)/sizeof(mmDCFEV1_DCFEV_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_L_FLUSH", REG_MMIO, 0x1487, 2, &mmDCFEV1_DCFEV_L_FLUSH[0], sizeof(mmDCFEV1_DCFEV_L_FLUSH)/sizeof(mmDCFEV1_DCFEV_L_FLUSH[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_C_FLUSH", REG_MMIO, 0x1488, 2, &mmDCFEV1_DCFEV_C_FLUSH[0], sizeof(mmDCFEV1_DCFEV_C_FLUSH)/sizeof(mmDCFEV1_DCFEV_C_FLUSH[0]), 0, 0 },
	{ "mmDCFEV1_DCFEV_MISC", REG_MMIO, 0x148a, 2, &mmDCFEV1_DCFEV_MISC[0], sizeof(mmDCFEV1_DCFEV_MISC)/sizeof(mmDCFEV1_DCFEV_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFCOUNTER_CNTL", REG_MMIO, 0x1492, 2, &mmDC_PERFMON12_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFCOUNTER_CNTL2", REG_MMIO, 0x1493, 2, &mmDC_PERFMON12_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFCOUNTER_STATE", REG_MMIO, 0x1494, 2, &mmDC_PERFMON12_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON12_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON12_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CNTL", REG_MMIO, 0x1495, 2, &mmDC_PERFMON12_PERFMON_CNTL[0], sizeof(mmDC_PERFMON12_PERFMON_CNTL)/sizeof(mmDC_PERFMON12_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CNTL2", REG_MMIO, 0x1496, 2, &mmDC_PERFMON12_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON12_PERFMON_CNTL2)/sizeof(mmDC_PERFMON12_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1497, 2, &mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CVALUE_LOW", REG_MMIO, 0x1498, 2, &mmDC_PERFMON12_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON12_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON12_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_HI", REG_MMIO, 0x1499, 2, &mmDC_PERFMON12_PERFMON_HI[0], sizeof(mmDC_PERFMON12_PERFMON_HI)/sizeof(mmDC_PERFMON12_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_LOW", REG_MMIO, 0x149a, 2, &mmDC_PERFMON12_PERFMON_LOW[0], sizeof(mmDC_PERFMON12_PERFMON_LOW)/sizeof(mmDC_PERFMON12_PERFMON_LOW[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x149e, 2, &mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x149f, 2, &mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL", REG_MMIO, 0x14a0, 2, &mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL)/sizeof(mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL", REG_MMIO, 0x14a1, 2, &mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL)/sizeof(mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL", REG_MMIO, 0x14a2, 2, &mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL)/sizeof(mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL", REG_MMIO, 0x14a3, 2, &mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL)/sizeof(mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x14a4, 2, &mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x14a5, 2, &mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM", REG_MMIO, 0x14a6, 2, &mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM[0], sizeof(mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM)/sizeof(mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL", REG_MMIO, 0x14aa, 2, &mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL)/sizeof(mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x14ab, 2, &mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x14ac, 2, &mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL", REG_MMIO, 0x14ad, 2, &mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL)/sizeof(mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL", REG_MMIO, 0x14ae, 2, &mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL)/sizeof(mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL", REG_MMIO, 0x14af, 2, &mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL)/sizeof(mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL", REG_MMIO, 0x14b0, 2, &mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL)/sizeof(mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x14b1, 2, &mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x14b2, 2, &mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM", REG_MMIO, 0x14b3, 2, &mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM[0], sizeof(mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM)/sizeof(mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL", REG_MMIO, 0x14b7, 2, &mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL[0], sizeof(mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL)/sizeof(mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmBLNDV1_BLNDV_CONTROL", REG_MMIO, 0x14db, 2, &mmBLNDV1_BLNDV_CONTROL[0], sizeof(mmBLNDV1_BLNDV_CONTROL)/sizeof(mmBLNDV1_BLNDV_CONTROL[0]), 0, 0 },
	{ "mmBLNDV1_BLNDV_SM_CONTROL2", REG_MMIO, 0x14dc, 2, &mmBLNDV1_BLNDV_SM_CONTROL2[0], sizeof(mmBLNDV1_BLNDV_SM_CONTROL2)/sizeof(mmBLNDV1_BLNDV_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLNDV1_BLNDV_CONTROL2", REG_MMIO, 0x14dd, 2, &mmBLNDV1_BLNDV_CONTROL2[0], sizeof(mmBLNDV1_BLNDV_CONTROL2)/sizeof(mmBLNDV1_BLNDV_CONTROL2[0]), 0, 0 },
	{ "mmBLNDV1_BLNDV_UPDATE", REG_MMIO, 0x14de, 2, &mmBLNDV1_BLNDV_UPDATE[0], sizeof(mmBLNDV1_BLNDV_UPDATE)/sizeof(mmBLNDV1_BLNDV_UPDATE[0]), 0, 0 },
	{ "mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT", REG_MMIO, 0x14df, 2, &mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT[0], sizeof(mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT)/sizeof(mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLNDV1_BLNDV_V_UPDATE_LOCK", REG_MMIO, 0x14e0, 2, &mmBLNDV1_BLNDV_V_UPDATE_LOCK[0], sizeof(mmBLNDV1_BLNDV_V_UPDATE_LOCK)/sizeof(mmBLNDV1_BLNDV_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLNDV1_BLNDV_REG_UPDATE_STATUS", REG_MMIO, 0x14e1, 2, &mmBLNDV1_BLNDV_REG_UPDATE_STATUS[0], sizeof(mmBLNDV1_BLNDV_REG_UPDATE_STATUS)/sizeof(mmBLNDV1_BLNDV_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM", REG_MMIO, 0x14e6, 2, &mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM[0], sizeof(mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM)/sizeof(mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_H_TOTAL", REG_MMIO, 0x14e7, 2, &mmCRTCV1_CRTCV_H_TOTAL[0], sizeof(mmCRTCV1_CRTCV_H_TOTAL)/sizeof(mmCRTCV1_CRTCV_H_TOTAL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_H_BLANK_START_END", REG_MMIO, 0x14e8, 2, &mmCRTCV1_CRTCV_H_BLANK_START_END[0], sizeof(mmCRTCV1_CRTCV_H_BLANK_START_END)/sizeof(mmCRTCV1_CRTCV_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_H_SYNC_A", REG_MMIO, 0x14e9, 2, &mmCRTCV1_CRTCV_H_SYNC_A[0], sizeof(mmCRTCV1_CRTCV_H_SYNC_A)/sizeof(mmCRTCV1_CRTCV_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_H_SYNC_A_CNTL", REG_MMIO, 0x14ea, 2, &mmCRTCV1_CRTCV_H_SYNC_A_CNTL[0], sizeof(mmCRTCV1_CRTCV_H_SYNC_A_CNTL)/sizeof(mmCRTCV1_CRTCV_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_H_SYNC_B", REG_MMIO, 0x14eb, 2, &mmCRTCV1_CRTCV_H_SYNC_B[0], sizeof(mmCRTCV1_CRTCV_H_SYNC_B)/sizeof(mmCRTCV1_CRTCV_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_H_SYNC_B_CNTL", REG_MMIO, 0x14ec, 2, &mmCRTCV1_CRTCV_H_SYNC_B_CNTL[0], sizeof(mmCRTCV1_CRTCV_H_SYNC_B_CNTL)/sizeof(mmCRTCV1_CRTCV_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VBI_END", REG_MMIO, 0x14ed, 2, &mmCRTCV1_CRTCV_VBI_END[0], sizeof(mmCRTCV1_CRTCV_VBI_END)/sizeof(mmCRTCV1_CRTCV_VBI_END[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_TOTAL", REG_MMIO, 0x14ee, 2, &mmCRTCV1_CRTCV_V_TOTAL[0], sizeof(mmCRTCV1_CRTCV_V_TOTAL)/sizeof(mmCRTCV1_CRTCV_V_TOTAL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_TOTAL_MIN", REG_MMIO, 0x14ef, 2, &mmCRTCV1_CRTCV_V_TOTAL_MIN[0], sizeof(mmCRTCV1_CRTCV_V_TOTAL_MIN)/sizeof(mmCRTCV1_CRTCV_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_TOTAL_MAX", REG_MMIO, 0x14f0, 2, &mmCRTCV1_CRTCV_V_TOTAL_MAX[0], sizeof(mmCRTCV1_CRTCV_V_TOTAL_MAX)/sizeof(mmCRTCV1_CRTCV_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_TOTAL_CONTROL", REG_MMIO, 0x14f1, 2, &mmCRTCV1_CRTCV_V_TOTAL_CONTROL[0], sizeof(mmCRTCV1_CRTCV_V_TOTAL_CONTROL)/sizeof(mmCRTCV1_CRTCV_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS", REG_MMIO, 0x14f2, 2, &mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS[0], sizeof(mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS)/sizeof(mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x14f3, 2, &mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_BLANK_START_END", REG_MMIO, 0x14f4, 2, &mmCRTCV1_CRTCV_V_BLANK_START_END[0], sizeof(mmCRTCV1_CRTCV_V_BLANK_START_END)/sizeof(mmCRTCV1_CRTCV_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_SYNC_A", REG_MMIO, 0x14f5, 2, &mmCRTCV1_CRTCV_V_SYNC_A[0], sizeof(mmCRTCV1_CRTCV_V_SYNC_A)/sizeof(mmCRTCV1_CRTCV_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_SYNC_A_CNTL", REG_MMIO, 0x14f6, 2, &mmCRTCV1_CRTCV_V_SYNC_A_CNTL[0], sizeof(mmCRTCV1_CRTCV_V_SYNC_A_CNTL)/sizeof(mmCRTCV1_CRTCV_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_SYNC_B", REG_MMIO, 0x14f7, 2, &mmCRTCV1_CRTCV_V_SYNC_B[0], sizeof(mmCRTCV1_CRTCV_V_SYNC_B)/sizeof(mmCRTCV1_CRTCV_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_SYNC_B_CNTL", REG_MMIO, 0x14f8, 2, &mmCRTCV1_CRTCV_V_SYNC_B_CNTL[0], sizeof(mmCRTCV1_CRTCV_V_SYNC_B_CNTL)/sizeof(mmCRTCV1_CRTCV_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_DTMTEST_CNTL", REG_MMIO, 0x14f9, 2, &mmCRTCV1_CRTCV_DTMTEST_CNTL[0], sizeof(mmCRTCV1_CRTCV_DTMTEST_CNTL)/sizeof(mmCRTCV1_CRTCV_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION", REG_MMIO, 0x14fa, 2, &mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION)/sizeof(mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_TRIGA_CNTL", REG_MMIO, 0x14fb, 2, &mmCRTCV1_CRTCV_TRIGA_CNTL[0], sizeof(mmCRTCV1_CRTCV_TRIGA_CNTL)/sizeof(mmCRTCV1_CRTCV_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG", REG_MMIO, 0x14fc, 2, &mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG)/sizeof(mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_TRIGB_CNTL", REG_MMIO, 0x14fd, 2, &mmCRTCV1_CRTCV_TRIGB_CNTL[0], sizeof(mmCRTCV1_CRTCV_TRIGB_CNTL)/sizeof(mmCRTCV1_CRTCV_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG", REG_MMIO, 0x14fe, 2, &mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG)/sizeof(mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x14ff, 2, &mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_FLOW_CONTROL", REG_MMIO, 0x1500, 2, &mmCRTCV1_CRTCV_FLOW_CONTROL[0], sizeof(mmCRTCV1_CRTCV_FLOW_CONTROL)/sizeof(mmCRTCV1_CRTCV_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1501, 2, &mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_AVSYNC_COUNTER", REG_MMIO, 0x1502, 2, &mmCRTCV1_CRTCV_AVSYNC_COUNTER[0], sizeof(mmCRTCV1_CRTCV_AVSYNC_COUNTER)/sizeof(mmCRTCV1_CRTCV_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CONTROL", REG_MMIO, 0x1503, 2, &mmCRTCV1_CRTCV_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CONTROL)/sizeof(mmCRTCV1_CRTCV_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_BLANK_CONTROL", REG_MMIO, 0x1504, 2, &mmCRTCV1_CRTCV_BLANK_CONTROL[0], sizeof(mmCRTCV1_CRTCV_BLANK_CONTROL)/sizeof(mmCRTCV1_CRTCV_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_INTERLACE_CONTROL", REG_MMIO, 0x1505, 2, &mmCRTCV1_CRTCV_INTERLACE_CONTROL[0], sizeof(mmCRTCV1_CRTCV_INTERLACE_CONTROL)/sizeof(mmCRTCV1_CRTCV_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_INTERLACE_STATUS", REG_MMIO, 0x1506, 2, &mmCRTCV1_CRTCV_INTERLACE_STATUS[0], sizeof(mmCRTCV1_CRTCV_INTERLACE_STATUS)/sizeof(mmCRTCV1_CRTCV_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1507, 2, &mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL)/sizeof(mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0", REG_MMIO, 0x1508, 2, &mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0[0], sizeof(mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0)/sizeof(mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1", REG_MMIO, 0x1509, 2, &mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1[0], sizeof(mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1)/sizeof(mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STATUS", REG_MMIO, 0x150a, 2, &mmCRTCV1_CRTCV_STATUS[0], sizeof(mmCRTCV1_CRTCV_STATUS)/sizeof(mmCRTCV1_CRTCV_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STATUS_POSITION", REG_MMIO, 0x150b, 2, &mmCRTCV1_CRTCV_STATUS_POSITION[0], sizeof(mmCRTCV1_CRTCV_STATUS_POSITION)/sizeof(mmCRTCV1_CRTCV_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_NOM_VERT_POSITION", REG_MMIO, 0x150c, 2, &mmCRTCV1_CRTCV_NOM_VERT_POSITION[0], sizeof(mmCRTCV1_CRTCV_NOM_VERT_POSITION)/sizeof(mmCRTCV1_CRTCV_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STATUS_FRAME_COUNT", REG_MMIO, 0x150d, 2, &mmCRTCV1_CRTCV_STATUS_FRAME_COUNT[0], sizeof(mmCRTCV1_CRTCV_STATUS_FRAME_COUNT)/sizeof(mmCRTCV1_CRTCV_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STATUS_VF_COUNT", REG_MMIO, 0x150e, 2, &mmCRTCV1_CRTCV_STATUS_VF_COUNT[0], sizeof(mmCRTCV1_CRTCV_STATUS_VF_COUNT)/sizeof(mmCRTCV1_CRTCV_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STATUS_HV_COUNT", REG_MMIO, 0x150f, 2, &mmCRTCV1_CRTCV_STATUS_HV_COUNT[0], sizeof(mmCRTCV1_CRTCV_STATUS_HV_COUNT)/sizeof(mmCRTCV1_CRTCV_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_COUNT_CONTROL", REG_MMIO, 0x1510, 2, &mmCRTCV1_CRTCV_COUNT_CONTROL[0], sizeof(mmCRTCV1_CRTCV_COUNT_CONTROL)/sizeof(mmCRTCV1_CRTCV_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_COUNT_RESET", REG_MMIO, 0x1511, 2, &mmCRTCV1_CRTCV_COUNT_RESET[0], sizeof(mmCRTCV1_CRTCV_COUNT_RESET)/sizeof(mmCRTCV1_CRTCV_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1512, 2, &mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VERT_SYNC_CONTROL", REG_MMIO, 0x1513, 2, &mmCRTCV1_CRTCV_VERT_SYNC_CONTROL[0], sizeof(mmCRTCV1_CRTCV_VERT_SYNC_CONTROL)/sizeof(mmCRTCV1_CRTCV_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STEREO_STATUS", REG_MMIO, 0x1514, 2, &mmCRTCV1_CRTCV_STEREO_STATUS[0], sizeof(mmCRTCV1_CRTCV_STEREO_STATUS)/sizeof(mmCRTCV1_CRTCV_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STEREO_CONTROL", REG_MMIO, 0x1515, 2, &mmCRTCV1_CRTCV_STEREO_CONTROL[0], sizeof(mmCRTCV1_CRTCV_STEREO_CONTROL)/sizeof(mmCRTCV1_CRTCV_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_SNAPSHOT_STATUS", REG_MMIO, 0x1516, 2, &mmCRTCV1_CRTCV_SNAPSHOT_STATUS[0], sizeof(mmCRTCV1_CRTCV_SNAPSHOT_STATUS)/sizeof(mmCRTCV1_CRTCV_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_SNAPSHOT_CONTROL", REG_MMIO, 0x1517, 2, &mmCRTCV1_CRTCV_SNAPSHOT_CONTROL[0], sizeof(mmCRTCV1_CRTCV_SNAPSHOT_CONTROL)/sizeof(mmCRTCV1_CRTCV_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_SNAPSHOT_POSITION", REG_MMIO, 0x1518, 2, &mmCRTCV1_CRTCV_SNAPSHOT_POSITION[0], sizeof(mmCRTCV1_CRTCV_SNAPSHOT_POSITION)/sizeof(mmCRTCV1_CRTCV_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_SNAPSHOT_FRAME", REG_MMIO, 0x1519, 2, &mmCRTCV1_CRTCV_SNAPSHOT_FRAME[0], sizeof(mmCRTCV1_CRTCV_SNAPSHOT_FRAME)/sizeof(mmCRTCV1_CRTCV_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_START_LINE_CONTROL", REG_MMIO, 0x151a, 2, &mmCRTCV1_CRTCV_START_LINE_CONTROL[0], sizeof(mmCRTCV1_CRTCV_START_LINE_CONTROL)/sizeof(mmCRTCV1_CRTCV_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_INTERRUPT_CONTROL", REG_MMIO, 0x151b, 2, &mmCRTCV1_CRTCV_INTERRUPT_CONTROL[0], sizeof(mmCRTCV1_CRTCV_INTERRUPT_CONTROL)/sizeof(mmCRTCV1_CRTCV_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_UPDATE_LOCK", REG_MMIO, 0x151c, 2, &mmCRTCV1_CRTCV_UPDATE_LOCK[0], sizeof(mmCRTCV1_CRTCV_UPDATE_LOCK)/sizeof(mmCRTCV1_CRTCV_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x151d, 2, &mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x151e, 2, &mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL", REG_MMIO, 0x151f, 2, &mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL[0], sizeof(mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL)/sizeof(mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1520, 2, &mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_TEST_PATTERN_COLOR", REG_MMIO, 0x1521, 2, &mmCRTCV1_CRTCV_TEST_PATTERN_COLOR[0], sizeof(mmCRTCV1_CRTCV_TEST_PATTERN_COLOR)/sizeof(mmCRTCV1_CRTCV_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK", REG_MMIO, 0x1522, 2, &mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK[0], sizeof(mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK)/sizeof(mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_MASTER_UPDATE_MODE", REG_MMIO, 0x1523, 2, &mmCRTCV1_CRTCV_MASTER_UPDATE_MODE[0], sizeof(mmCRTCV1_CRTCV_MASTER_UPDATE_MODE)/sizeof(mmCRTCV1_CRTCV_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1524, 2, &mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1525, 2, &mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_MVP_STATUS", REG_MMIO, 0x1526, 2, &mmCRTCV1_CRTCV_MVP_STATUS[0], sizeof(mmCRTCV1_CRTCV_MVP_STATUS)/sizeof(mmCRTCV1_CRTCV_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_MASTER_EN", REG_MMIO, 0x1527, 2, &mmCRTCV1_CRTCV_MASTER_EN[0], sizeof(mmCRTCV1_CRTCV_MASTER_EN)/sizeof(mmCRTCV1_CRTCV_MASTER_EN[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1528, 2, &mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS", REG_MMIO, 0x1529, 2, &mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS[0], sizeof(mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS)/sizeof(mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_OVERSCAN_COLOR", REG_MMIO, 0x152b, 2, &mmCRTCV1_CRTCV_OVERSCAN_COLOR[0], sizeof(mmCRTCV1_CRTCV_OVERSCAN_COLOR)/sizeof(mmCRTCV1_CRTCV_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT", REG_MMIO, 0x152c, 2, &mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT)/sizeof(mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_BLANK_DATA_COLOR", REG_MMIO, 0x152d, 2, &mmCRTCV1_CRTCV_BLANK_DATA_COLOR[0], sizeof(mmCRTCV1_CRTCV_BLANK_DATA_COLOR)/sizeof(mmCRTCV1_CRTCV_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x152e, 2, &mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_BLACK_COLOR", REG_MMIO, 0x152f, 2, &mmCRTCV1_CRTCV_BLACK_COLOR[0], sizeof(mmCRTCV1_CRTCV_BLACK_COLOR)/sizeof(mmCRTCV1_CRTCV_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_BLACK_COLOR_EXT", REG_MMIO, 0x1530, 2, &mmCRTCV1_CRTCV_BLACK_COLOR_EXT[0], sizeof(mmCRTCV1_CRTCV_BLACK_COLOR_EXT)/sizeof(mmCRTCV1_CRTCV_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1531, 2, &mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1532, 2, &mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1533, 2, &mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1534, 2, &mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1535, 2, &mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1536, 2, &mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC_CNTL", REG_MMIO, 0x1537, 2, &mmCRTCV1_CRTCV_CRC_CNTL[0], sizeof(mmCRTCV1_CRTCV_CRC_CNTL)/sizeof(mmCRTCV1_CRTCV_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1538, 2, &mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1539, 2, &mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x153a, 2, &mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x153b, 2, &mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC0_DATA_RG", REG_MMIO, 0x153c, 2, &mmCRTCV1_CRTCV_CRC0_DATA_RG[0], sizeof(mmCRTCV1_CRTCV_CRC0_DATA_RG)/sizeof(mmCRTCV1_CRTCV_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC0_DATA_B", REG_MMIO, 0x153d, 2, &mmCRTCV1_CRTCV_CRC0_DATA_B[0], sizeof(mmCRTCV1_CRTCV_CRC0_DATA_B)/sizeof(mmCRTCV1_CRTCV_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x153e, 2, &mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x153f, 2, &mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1540, 2, &mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1541, 2, &mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC1_DATA_RG", REG_MMIO, 0x1542, 2, &mmCRTCV1_CRTCV_CRC1_DATA_RG[0], sizeof(mmCRTCV1_CRTCV_CRC1_DATA_RG)/sizeof(mmCRTCV1_CRTCV_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_CRC1_DATA_B", REG_MMIO, 0x1543, 2, &mmCRTCV1_CRTCV_CRC1_DATA_B[0], sizeof(mmCRTCV1_CRTCV_CRC1_DATA_B)/sizeof(mmCRTCV1_CRTCV_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL", REG_MMIO, 0x1544, 2, &mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL[0], sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL)/sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START", REG_MMIO, 0x1545, 2, &mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START[0], sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START)/sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END", REG_MMIO, 0x1546, 2, &mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END[0], sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END)/sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL", REG_MMIO, 0x1547, 2, &mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0], sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL)/sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL", REG_MMIO, 0x1548, 2, &mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0], sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL)/sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL", REG_MMIO, 0x1549, 2, &mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0], sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL)/sizeof(mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL", REG_MMIO, 0x154a, 2, &mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL)/sizeof(mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL", REG_MMIO, 0x154b, 2, &mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL)/sizeof(mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_GSL_VSYNC_GAP", REG_MMIO, 0x154c, 2, &mmCRTCV1_CRTCV_GSL_VSYNC_GAP[0], sizeof(mmCRTCV1_CRTCV_GSL_VSYNC_GAP)/sizeof(mmCRTCV1_CRTCV_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_GSL_WINDOW", REG_MMIO, 0x154d, 2, &mmCRTCV1_CRTCV_GSL_WINDOW[0], sizeof(mmCRTCV1_CRTCV_GSL_WINDOW)/sizeof(mmCRTCV1_CRTCV_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTCV1_CRTCV_GSL_CONTROL", REG_MMIO, 0x154e, 2, &mmCRTCV1_CRTCV_GSL_CONTROL[0], sizeof(mmCRTCV1_CRTCV_GSL_CONTROL)/sizeof(mmCRTCV1_CRTCV_GSL_CONTROL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_INT_STATUS", REG_MMIO, 0x1600, 2, &mmHPD0_DC_HPD_INT_STATUS[0], sizeof(mmHPD0_DC_HPD_INT_STATUS)/sizeof(mmHPD0_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_INT_CONTROL", REG_MMIO, 0x1601, 2, &mmHPD0_DC_HPD_INT_CONTROL[0], sizeof(mmHPD0_DC_HPD_INT_CONTROL)/sizeof(mmHPD0_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_CONTROL", REG_MMIO, 0x1602, 2, &mmHPD0_DC_HPD_CONTROL[0], sizeof(mmHPD0_DC_HPD_CONTROL)/sizeof(mmHPD0_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1603, 2, &mmHPD0_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD0_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD0_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1604, 2, &mmHPD0_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD0_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD0_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_INT_STATUS", REG_MMIO, 0x1608, 2, &mmHPD1_DC_HPD_INT_STATUS[0], sizeof(mmHPD1_DC_HPD_INT_STATUS)/sizeof(mmHPD1_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_INT_CONTROL", REG_MMIO, 0x1609, 2, &mmHPD1_DC_HPD_INT_CONTROL[0], sizeof(mmHPD1_DC_HPD_INT_CONTROL)/sizeof(mmHPD1_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_CONTROL", REG_MMIO, 0x160a, 2, &mmHPD1_DC_HPD_CONTROL[0], sizeof(mmHPD1_DC_HPD_CONTROL)/sizeof(mmHPD1_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x160b, 2, &mmHPD1_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD1_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD1_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x160c, 2, &mmHPD1_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD1_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD1_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_INT_STATUS", REG_MMIO, 0x1610, 2, &mmHPD2_DC_HPD_INT_STATUS[0], sizeof(mmHPD2_DC_HPD_INT_STATUS)/sizeof(mmHPD2_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_INT_CONTROL", REG_MMIO, 0x1611, 2, &mmHPD2_DC_HPD_INT_CONTROL[0], sizeof(mmHPD2_DC_HPD_INT_CONTROL)/sizeof(mmHPD2_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_CONTROL", REG_MMIO, 0x1612, 2, &mmHPD2_DC_HPD_CONTROL[0], sizeof(mmHPD2_DC_HPD_CONTROL)/sizeof(mmHPD2_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1613, 2, &mmHPD2_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD2_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD2_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1614, 2, &mmHPD2_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD2_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD2_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_INT_STATUS", REG_MMIO, 0x1618, 2, &mmHPD3_DC_HPD_INT_STATUS[0], sizeof(mmHPD3_DC_HPD_INT_STATUS)/sizeof(mmHPD3_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_INT_CONTROL", REG_MMIO, 0x1619, 2, &mmHPD3_DC_HPD_INT_CONTROL[0], sizeof(mmHPD3_DC_HPD_INT_CONTROL)/sizeof(mmHPD3_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_CONTROL", REG_MMIO, 0x161a, 2, &mmHPD3_DC_HPD_CONTROL[0], sizeof(mmHPD3_DC_HPD_CONTROL)/sizeof(mmHPD3_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x161b, 2, &mmHPD3_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD3_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD3_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x161c, 2, &mmHPD3_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD3_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD3_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_INT_STATUS", REG_MMIO, 0x1620, 2, &mmHPD4_DC_HPD_INT_STATUS[0], sizeof(mmHPD4_DC_HPD_INT_STATUS)/sizeof(mmHPD4_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_INT_CONTROL", REG_MMIO, 0x1621, 2, &mmHPD4_DC_HPD_INT_CONTROL[0], sizeof(mmHPD4_DC_HPD_INT_CONTROL)/sizeof(mmHPD4_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_CONTROL", REG_MMIO, 0x1622, 2, &mmHPD4_DC_HPD_CONTROL[0], sizeof(mmHPD4_DC_HPD_CONTROL)/sizeof(mmHPD4_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1623, 2, &mmHPD4_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD4_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD4_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1624, 2, &mmHPD4_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD4_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD4_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_INT_STATUS", REG_MMIO, 0x1628, 2, &mmHPD5_DC_HPD_INT_STATUS[0], sizeof(mmHPD5_DC_HPD_INT_STATUS)/sizeof(mmHPD5_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_INT_CONTROL", REG_MMIO, 0x1629, 2, &mmHPD5_DC_HPD_INT_CONTROL[0], sizeof(mmHPD5_DC_HPD_INT_CONTROL)/sizeof(mmHPD5_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_CONTROL", REG_MMIO, 0x162a, 2, &mmHPD5_DC_HPD_CONTROL[0], sizeof(mmHPD5_DC_HPD_CONTROL)/sizeof(mmHPD5_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x162b, 2, &mmHPD5_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD5_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD5_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x162c, 2, &mmHPD5_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD5_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD5_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_CNTL", REG_MMIO, 0x1630, 2, &mmDC_PERFMON2_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_CNTL2", REG_MMIO, 0x1631, 2, &mmDC_PERFMON2_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_STATE", REG_MMIO, 0x1632, 2, &mmDC_PERFMON2_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON2_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON2_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CNTL", REG_MMIO, 0x1633, 2, &mmDC_PERFMON2_PERFMON_CNTL[0], sizeof(mmDC_PERFMON2_PERFMON_CNTL)/sizeof(mmDC_PERFMON2_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CNTL2", REG_MMIO, 0x1634, 2, &mmDC_PERFMON2_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON2_PERFMON_CNTL2)/sizeof(mmDC_PERFMON2_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1635, 2, &mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_LOW", REG_MMIO, 0x1636, 2, &mmDC_PERFMON2_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON2_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON2_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_HI", REG_MMIO, 0x1637, 2, &mmDC_PERFMON2_PERFMON_HI[0], sizeof(mmDC_PERFMON2_PERFMON_HI)/sizeof(mmDC_PERFMON2_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_LOW", REG_MMIO, 0x1638, 2, &mmDC_PERFMON2_PERFMON_LOW[0], sizeof(mmDC_PERFMON2_PERFMON_LOW)/sizeof(mmDC_PERFMON2_PERFMON_LOW[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_CONTROL", REG_MMIO, 0x1766, 2, &mmDP_AUX0_AUX_CONTROL[0], sizeof(mmDP_AUX0_AUX_CONTROL)/sizeof(mmDP_AUX0_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_CONTROL", REG_MMIO, 0x1767, 2, &mmDP_AUX0_AUX_SW_CONTROL[0], sizeof(mmDP_AUX0_AUX_SW_CONTROL)/sizeof(mmDP_AUX0_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_ARB_CONTROL", REG_MMIO, 0x1768, 2, &mmDP_AUX0_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX0_AUX_ARB_CONTROL)/sizeof(mmDP_AUX0_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1769, 2, &mmDP_AUX0_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX0_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX0_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_STATUS", REG_MMIO, 0x176a, 2, &mmDP_AUX0_AUX_SW_STATUS[0], sizeof(mmDP_AUX0_AUX_SW_STATUS)/sizeof(mmDP_AUX0_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_STATUS", REG_MMIO, 0x176b, 2, &mmDP_AUX0_AUX_LS_STATUS[0], sizeof(mmDP_AUX0_AUX_LS_STATUS)/sizeof(mmDP_AUX0_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_DATA", REG_MMIO, 0x176c, 2, &mmDP_AUX0_AUX_SW_DATA[0], sizeof(mmDP_AUX0_AUX_SW_DATA)/sizeof(mmDP_AUX0_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_DATA", REG_MMIO, 0x176d, 2, &mmDP_AUX0_AUX_LS_DATA[0], sizeof(mmDP_AUX0_AUX_LS_DATA)/sizeof(mmDP_AUX0_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x176e, 2, &mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x176f, 2, &mmDP_AUX0_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX0_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX0_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x1770, 2, &mmDP_AUX0_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x1771, 2, &mmDP_AUX0_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_STATUS", REG_MMIO, 0x1772, 2, &mmDP_AUX0_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX0_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX0_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_STATUS", REG_MMIO, 0x1773, 2, &mmDP_AUX0_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX0_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX0_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1775, 2, &mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1776, 2, &mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1777, 2, &mmDP_AUX0_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX0_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX0_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_CONTROL", REG_MMIO, 0x1782, 2, &mmDP_AUX1_AUX_CONTROL[0], sizeof(mmDP_AUX1_AUX_CONTROL)/sizeof(mmDP_AUX1_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_SW_CONTROL", REG_MMIO, 0x1783, 2, &mmDP_AUX1_AUX_SW_CONTROL[0], sizeof(mmDP_AUX1_AUX_SW_CONTROL)/sizeof(mmDP_AUX1_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_ARB_CONTROL", REG_MMIO, 0x1784, 2, &mmDP_AUX1_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX1_AUX_ARB_CONTROL)/sizeof(mmDP_AUX1_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1785, 2, &mmDP_AUX1_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX1_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX1_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_SW_STATUS", REG_MMIO, 0x1786, 2, &mmDP_AUX1_AUX_SW_STATUS[0], sizeof(mmDP_AUX1_AUX_SW_STATUS)/sizeof(mmDP_AUX1_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_LS_STATUS", REG_MMIO, 0x1787, 2, &mmDP_AUX1_AUX_LS_STATUS[0], sizeof(mmDP_AUX1_AUX_LS_STATUS)/sizeof(mmDP_AUX1_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_SW_DATA", REG_MMIO, 0x1788, 2, &mmDP_AUX1_AUX_SW_DATA[0], sizeof(mmDP_AUX1_AUX_SW_DATA)/sizeof(mmDP_AUX1_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_LS_DATA", REG_MMIO, 0x1789, 2, &mmDP_AUX1_AUX_LS_DATA[0], sizeof(mmDP_AUX1_AUX_LS_DATA)/sizeof(mmDP_AUX1_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x178a, 2, &mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x178b, 2, &mmDP_AUX1_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX1_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX1_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x178c, 2, &mmDP_AUX1_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x178d, 2, &mmDP_AUX1_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_STATUS", REG_MMIO, 0x178e, 2, &mmDP_AUX1_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX1_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX1_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_STATUS", REG_MMIO, 0x178f, 2, &mmDP_AUX1_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX1_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX1_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1791, 2, &mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1792, 2, &mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1793, 2, &mmDP_AUX1_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX1_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX1_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_CONTROL", REG_MMIO, 0x179e, 2, &mmDP_AUX2_AUX_CONTROL[0], sizeof(mmDP_AUX2_AUX_CONTROL)/sizeof(mmDP_AUX2_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_SW_CONTROL", REG_MMIO, 0x179f, 2, &mmDP_AUX2_AUX_SW_CONTROL[0], sizeof(mmDP_AUX2_AUX_SW_CONTROL)/sizeof(mmDP_AUX2_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_ARB_CONTROL", REG_MMIO, 0x17a0, 2, &mmDP_AUX2_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX2_AUX_ARB_CONTROL)/sizeof(mmDP_AUX2_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x17a1, 2, &mmDP_AUX2_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX2_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX2_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_SW_STATUS", REG_MMIO, 0x17a2, 2, &mmDP_AUX2_AUX_SW_STATUS[0], sizeof(mmDP_AUX2_AUX_SW_STATUS)/sizeof(mmDP_AUX2_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_LS_STATUS", REG_MMIO, 0x17a3, 2, &mmDP_AUX2_AUX_LS_STATUS[0], sizeof(mmDP_AUX2_AUX_LS_STATUS)/sizeof(mmDP_AUX2_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_SW_DATA", REG_MMIO, 0x17a4, 2, &mmDP_AUX2_AUX_SW_DATA[0], sizeof(mmDP_AUX2_AUX_SW_DATA)/sizeof(mmDP_AUX2_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_LS_DATA", REG_MMIO, 0x17a5, 2, &mmDP_AUX2_AUX_LS_DATA[0], sizeof(mmDP_AUX2_AUX_LS_DATA)/sizeof(mmDP_AUX2_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x17a6, 2, &mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x17a7, 2, &mmDP_AUX2_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX2_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX2_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x17a8, 2, &mmDP_AUX2_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x17a9, 2, &mmDP_AUX2_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_STATUS", REG_MMIO, 0x17aa, 2, &mmDP_AUX2_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX2_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX2_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_STATUS", REG_MMIO, 0x17ab, 2, &mmDP_AUX2_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX2_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX2_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x17ad, 2, &mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x17ae, 2, &mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x17af, 2, &mmDP_AUX2_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX2_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX2_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_CONTROL", REG_MMIO, 0x17ba, 2, &mmDP_AUX3_AUX_CONTROL[0], sizeof(mmDP_AUX3_AUX_CONTROL)/sizeof(mmDP_AUX3_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_SW_CONTROL", REG_MMIO, 0x17bb, 2, &mmDP_AUX3_AUX_SW_CONTROL[0], sizeof(mmDP_AUX3_AUX_SW_CONTROL)/sizeof(mmDP_AUX3_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_ARB_CONTROL", REG_MMIO, 0x17bc, 2, &mmDP_AUX3_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX3_AUX_ARB_CONTROL)/sizeof(mmDP_AUX3_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x17bd, 2, &mmDP_AUX3_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX3_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX3_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_SW_STATUS", REG_MMIO, 0x17be, 2, &mmDP_AUX3_AUX_SW_STATUS[0], sizeof(mmDP_AUX3_AUX_SW_STATUS)/sizeof(mmDP_AUX3_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_LS_STATUS", REG_MMIO, 0x17bf, 2, &mmDP_AUX3_AUX_LS_STATUS[0], sizeof(mmDP_AUX3_AUX_LS_STATUS)/sizeof(mmDP_AUX3_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_SW_DATA", REG_MMIO, 0x17c0, 2, &mmDP_AUX3_AUX_SW_DATA[0], sizeof(mmDP_AUX3_AUX_SW_DATA)/sizeof(mmDP_AUX3_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_LS_DATA", REG_MMIO, 0x17c1, 2, &mmDP_AUX3_AUX_LS_DATA[0], sizeof(mmDP_AUX3_AUX_LS_DATA)/sizeof(mmDP_AUX3_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x17c2, 2, &mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x17c3, 2, &mmDP_AUX3_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX3_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX3_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x17c4, 2, &mmDP_AUX3_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x17c5, 2, &mmDP_AUX3_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_STATUS", REG_MMIO, 0x17c6, 2, &mmDP_AUX3_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX3_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX3_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_STATUS", REG_MMIO, 0x17c7, 2, &mmDP_AUX3_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX3_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX3_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x17c9, 2, &mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x17ca, 2, &mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x17cb, 2, &mmDP_AUX3_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX3_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX3_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_CONTROL", REG_MMIO, 0x17d6, 2, &mmDP_AUX4_AUX_CONTROL[0], sizeof(mmDP_AUX4_AUX_CONTROL)/sizeof(mmDP_AUX4_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_SW_CONTROL", REG_MMIO, 0x17d7, 2, &mmDP_AUX4_AUX_SW_CONTROL[0], sizeof(mmDP_AUX4_AUX_SW_CONTROL)/sizeof(mmDP_AUX4_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_ARB_CONTROL", REG_MMIO, 0x17d8, 2, &mmDP_AUX4_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX4_AUX_ARB_CONTROL)/sizeof(mmDP_AUX4_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x17d9, 2, &mmDP_AUX4_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX4_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX4_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_SW_STATUS", REG_MMIO, 0x17da, 2, &mmDP_AUX4_AUX_SW_STATUS[0], sizeof(mmDP_AUX4_AUX_SW_STATUS)/sizeof(mmDP_AUX4_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_LS_STATUS", REG_MMIO, 0x17db, 2, &mmDP_AUX4_AUX_LS_STATUS[0], sizeof(mmDP_AUX4_AUX_LS_STATUS)/sizeof(mmDP_AUX4_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_SW_DATA", REG_MMIO, 0x17dc, 2, &mmDP_AUX4_AUX_SW_DATA[0], sizeof(mmDP_AUX4_AUX_SW_DATA)/sizeof(mmDP_AUX4_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_LS_DATA", REG_MMIO, 0x17dd, 2, &mmDP_AUX4_AUX_LS_DATA[0], sizeof(mmDP_AUX4_AUX_LS_DATA)/sizeof(mmDP_AUX4_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x17de, 2, &mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x17df, 2, &mmDP_AUX4_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX4_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX4_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x17e0, 2, &mmDP_AUX4_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x17e1, 2, &mmDP_AUX4_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_STATUS", REG_MMIO, 0x17e2, 2, &mmDP_AUX4_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX4_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX4_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_STATUS", REG_MMIO, 0x17e3, 2, &mmDP_AUX4_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX4_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX4_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x17e5, 2, &mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x17e6, 2, &mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x17e7, 2, &mmDP_AUX4_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX4_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX4_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_CONTROL", REG_MMIO, 0x17f2, 2, &mmDP_AUX5_AUX_CONTROL[0], sizeof(mmDP_AUX5_AUX_CONTROL)/sizeof(mmDP_AUX5_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_SW_CONTROL", REG_MMIO, 0x17f3, 2, &mmDP_AUX5_AUX_SW_CONTROL[0], sizeof(mmDP_AUX5_AUX_SW_CONTROL)/sizeof(mmDP_AUX5_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_ARB_CONTROL", REG_MMIO, 0x17f4, 2, &mmDP_AUX5_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX5_AUX_ARB_CONTROL)/sizeof(mmDP_AUX5_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x17f5, 2, &mmDP_AUX5_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX5_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX5_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_SW_STATUS", REG_MMIO, 0x17f6, 2, &mmDP_AUX5_AUX_SW_STATUS[0], sizeof(mmDP_AUX5_AUX_SW_STATUS)/sizeof(mmDP_AUX5_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_LS_STATUS", REG_MMIO, 0x17f7, 2, &mmDP_AUX5_AUX_LS_STATUS[0], sizeof(mmDP_AUX5_AUX_LS_STATUS)/sizeof(mmDP_AUX5_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_SW_DATA", REG_MMIO, 0x17f8, 2, &mmDP_AUX5_AUX_SW_DATA[0], sizeof(mmDP_AUX5_AUX_SW_DATA)/sizeof(mmDP_AUX5_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_LS_DATA", REG_MMIO, 0x17f9, 2, &mmDP_AUX5_AUX_LS_DATA[0], sizeof(mmDP_AUX5_AUX_LS_DATA)/sizeof(mmDP_AUX5_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x17fa, 2, &mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x17fb, 2, &mmDP_AUX5_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX5_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX5_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x17fc, 2, &mmDP_AUX5_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x17fd, 2, &mmDP_AUX5_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_STATUS", REG_MMIO, 0x17fe, 2, &mmDP_AUX5_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX5_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX5_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_STATUS", REG_MMIO, 0x17ff, 2, &mmDP_AUX5_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX5_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX5_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1801, 2, &mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1802, 2, &mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1803, 2, &mmDP_AUX5_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX5_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX5_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDIG0_DIG_FE_CNTL", REG_MMIO, 0x187e, 2, &mmDIG0_DIG_FE_CNTL[0], sizeof(mmDIG0_DIG_FE_CNTL)/sizeof(mmDIG0_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x187f, 2, &mmDIG0_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG0_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG0_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1880, 2, &mmDIG0_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG0_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG0_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_DIG_CLOCK_PATTERN", REG_MMIO, 0x1881, 2, &mmDIG0_DIG_CLOCK_PATTERN[0], sizeof(mmDIG0_DIG_CLOCK_PATTERN)/sizeof(mmDIG0_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_TEST_PATTERN", REG_MMIO, 0x1882, 2, &mmDIG0_DIG_TEST_PATTERN[0], sizeof(mmDIG0_DIG_TEST_PATTERN)/sizeof(mmDIG0_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1883, 2, &mmDIG0_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG0_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG0_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG0_DIG_FIFO_STATUS", REG_MMIO, 0x1884, 2, &mmDIG0_DIG_FIFO_STATUS[0], sizeof(mmDIG0_DIG_FIFO_STATUS)/sizeof(mmDIG0_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG0_HDMI_CONTROL", REG_MMIO, 0x1887, 2, &mmDIG0_HDMI_CONTROL[0], sizeof(mmDIG0_HDMI_CONTROL)/sizeof(mmDIG0_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_STATUS", REG_MMIO, 0x1888, 2, &mmDIG0_HDMI_STATUS[0], sizeof(mmDIG0_HDMI_STATUS)/sizeof(mmDIG0_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG0_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1889, 2, &mmDIG0_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG0_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG0_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x188a, 2, &mmDIG0_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG0_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG0_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x188b, 2, &mmDIG0_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG0_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG0_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x188c, 2, &mmDIG0_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x188d, 2, &mmDIG0_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x188e, 2, &mmDIG0_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x188f, 2, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_GC", REG_MMIO, 0x1891, 2, &mmDIG0_HDMI_GC[0], sizeof(mmDIG0_HDMI_GC)/sizeof(mmDIG0_HDMI_GC[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1892, 2, &mmDIG0_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_0", REG_MMIO, 0x1893, 2, &mmDIG0_AFMT_ISRC1_0[0], sizeof(mmDIG0_AFMT_ISRC1_0)/sizeof(mmDIG0_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_1", REG_MMIO, 0x1894, 2, &mmDIG0_AFMT_ISRC1_1[0], sizeof(mmDIG0_AFMT_ISRC1_1)/sizeof(mmDIG0_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_2", REG_MMIO, 0x1895, 2, &mmDIG0_AFMT_ISRC1_2[0], sizeof(mmDIG0_AFMT_ISRC1_2)/sizeof(mmDIG0_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_3", REG_MMIO, 0x1896, 2, &mmDIG0_AFMT_ISRC1_3[0], sizeof(mmDIG0_AFMT_ISRC1_3)/sizeof(mmDIG0_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_4", REG_MMIO, 0x1897, 2, &mmDIG0_AFMT_ISRC1_4[0], sizeof(mmDIG0_AFMT_ISRC1_4)/sizeof(mmDIG0_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_0", REG_MMIO, 0x1898, 2, &mmDIG0_AFMT_ISRC2_0[0], sizeof(mmDIG0_AFMT_ISRC2_0)/sizeof(mmDIG0_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_1", REG_MMIO, 0x1899, 2, &mmDIG0_AFMT_ISRC2_1[0], sizeof(mmDIG0_AFMT_ISRC2_1)/sizeof(mmDIG0_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_2", REG_MMIO, 0x189a, 2, &mmDIG0_AFMT_ISRC2_2[0], sizeof(mmDIG0_AFMT_ISRC2_2)/sizeof(mmDIG0_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_3", REG_MMIO, 0x189b, 2, &mmDIG0_AFMT_ISRC2_3[0], sizeof(mmDIG0_AFMT_ISRC2_3)/sizeof(mmDIG0_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO0", REG_MMIO, 0x189c, 2, &mmDIG0_AFMT_AVI_INFO0[0], sizeof(mmDIG0_AFMT_AVI_INFO0)/sizeof(mmDIG0_AFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO1", REG_MMIO, 0x189d, 2, &mmDIG0_AFMT_AVI_INFO1[0], sizeof(mmDIG0_AFMT_AVI_INFO1)/sizeof(mmDIG0_AFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO2", REG_MMIO, 0x189e, 2, &mmDIG0_AFMT_AVI_INFO2[0], sizeof(mmDIG0_AFMT_AVI_INFO2)/sizeof(mmDIG0_AFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO3", REG_MMIO, 0x189f, 2, &mmDIG0_AFMT_AVI_INFO3[0], sizeof(mmDIG0_AFMT_AVI_INFO3)/sizeof(mmDIG0_AFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO0", REG_MMIO, 0x18a0, 2, &mmDIG0_AFMT_MPEG_INFO0[0], sizeof(mmDIG0_AFMT_MPEG_INFO0)/sizeof(mmDIG0_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO1", REG_MMIO, 0x18a1, 2, &mmDIG0_AFMT_MPEG_INFO1[0], sizeof(mmDIG0_AFMT_MPEG_INFO1)/sizeof(mmDIG0_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_HDR", REG_MMIO, 0x18a2, 2, &mmDIG0_AFMT_GENERIC_HDR[0], sizeof(mmDIG0_AFMT_GENERIC_HDR)/sizeof(mmDIG0_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_0", REG_MMIO, 0x18a3, 2, &mmDIG0_AFMT_GENERIC_0[0], sizeof(mmDIG0_AFMT_GENERIC_0)/sizeof(mmDIG0_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_1", REG_MMIO, 0x18a4, 2, &mmDIG0_AFMT_GENERIC_1[0], sizeof(mmDIG0_AFMT_GENERIC_1)/sizeof(mmDIG0_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_2", REG_MMIO, 0x18a5, 2, &mmDIG0_AFMT_GENERIC_2[0], sizeof(mmDIG0_AFMT_GENERIC_2)/sizeof(mmDIG0_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_3", REG_MMIO, 0x18a6, 2, &mmDIG0_AFMT_GENERIC_3[0], sizeof(mmDIG0_AFMT_GENERIC_3)/sizeof(mmDIG0_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_4", REG_MMIO, 0x18a7, 2, &mmDIG0_AFMT_GENERIC_4[0], sizeof(mmDIG0_AFMT_GENERIC_4)/sizeof(mmDIG0_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_5", REG_MMIO, 0x18a8, 2, &mmDIG0_AFMT_GENERIC_5[0], sizeof(mmDIG0_AFMT_GENERIC_5)/sizeof(mmDIG0_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_6", REG_MMIO, 0x18a9, 2, &mmDIG0_AFMT_GENERIC_6[0], sizeof(mmDIG0_AFMT_GENERIC_6)/sizeof(mmDIG0_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_7", REG_MMIO, 0x18aa, 2, &mmDIG0_AFMT_GENERIC_7[0], sizeof(mmDIG0_AFMT_GENERIC_7)/sizeof(mmDIG0_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x18ab, 2, &mmDIG0_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_0", REG_MMIO, 0x18ac, 2, &mmDIG0_HDMI_ACR_32_0[0], sizeof(mmDIG0_HDMI_ACR_32_0)/sizeof(mmDIG0_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_1", REG_MMIO, 0x18ad, 2, &mmDIG0_HDMI_ACR_32_1[0], sizeof(mmDIG0_HDMI_ACR_32_1)/sizeof(mmDIG0_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_0", REG_MMIO, 0x18ae, 2, &mmDIG0_HDMI_ACR_44_0[0], sizeof(mmDIG0_HDMI_ACR_44_0)/sizeof(mmDIG0_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_1", REG_MMIO, 0x18af, 2, &mmDIG0_HDMI_ACR_44_1[0], sizeof(mmDIG0_HDMI_ACR_44_1)/sizeof(mmDIG0_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_0", REG_MMIO, 0x18b0, 2, &mmDIG0_HDMI_ACR_48_0[0], sizeof(mmDIG0_HDMI_ACR_48_0)/sizeof(mmDIG0_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_1", REG_MMIO, 0x18b1, 2, &mmDIG0_HDMI_ACR_48_1[0], sizeof(mmDIG0_HDMI_ACR_48_1)/sizeof(mmDIG0_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_0", REG_MMIO, 0x18b2, 2, &mmDIG0_HDMI_ACR_STATUS_0[0], sizeof(mmDIG0_HDMI_ACR_STATUS_0)/sizeof(mmDIG0_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_1", REG_MMIO, 0x18b3, 2, &mmDIG0_HDMI_ACR_STATUS_1[0], sizeof(mmDIG0_HDMI_ACR_STATUS_1)/sizeof(mmDIG0_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO0", REG_MMIO, 0x18b4, 2, &mmDIG0_AFMT_AUDIO_INFO0[0], sizeof(mmDIG0_AFMT_AUDIO_INFO0)/sizeof(mmDIG0_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO1", REG_MMIO, 0x18b5, 2, &mmDIG0_AFMT_AUDIO_INFO1[0], sizeof(mmDIG0_AFMT_AUDIO_INFO1)/sizeof(mmDIG0_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_0", REG_MMIO, 0x18b6, 2, &mmDIG0_AFMT_60958_0[0], sizeof(mmDIG0_AFMT_60958_0)/sizeof(mmDIG0_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_1", REG_MMIO, 0x18b7, 2, &mmDIG0_AFMT_60958_1[0], sizeof(mmDIG0_AFMT_60958_1)/sizeof(mmDIG0_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x18b8, 2, &mmDIG0_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG0_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG0_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL0", REG_MMIO, 0x18b9, 2, &mmDIG0_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL0)/sizeof(mmDIG0_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL1", REG_MMIO, 0x18ba, 2, &mmDIG0_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL1)/sizeof(mmDIG0_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL2", REG_MMIO, 0x18bb, 2, &mmDIG0_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL2)/sizeof(mmDIG0_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL3", REG_MMIO, 0x18bc, 2, &mmDIG0_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL3)/sizeof(mmDIG0_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_2", REG_MMIO, 0x18bd, 2, &mmDIG0_AFMT_60958_2[0], sizeof(mmDIG0_AFMT_60958_2)/sizeof(mmDIG0_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x18be, 2, &mmDIG0_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG0_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG0_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_AFMT_STATUS", REG_MMIO, 0x18bf, 2, &mmDIG0_AFMT_STATUS[0], sizeof(mmDIG0_AFMT_STATUS)/sizeof(mmDIG0_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x18c0, 2, &mmDIG0_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x18c1, 2, &mmDIG0_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG0_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG0_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x18c2, 2, &mmDIG0_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG0_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG0_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x18c3, 2, &mmDIG0_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG0_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG0_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_CNTL", REG_MMIO, 0x18c5, 2, &mmDIG0_DIG_BE_CNTL[0], sizeof(mmDIG0_DIG_BE_CNTL)/sizeof(mmDIG0_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_EN_CNTL", REG_MMIO, 0x18c6, 2, &mmDIG0_DIG_BE_EN_CNTL[0], sizeof(mmDIG0_DIG_BE_EN_CNTL)/sizeof(mmDIG0_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CNTL", REG_MMIO, 0x18e9, 2, &mmDIG0_TMDS_CNTL[0], sizeof(mmDIG0_TMDS_CNTL)/sizeof(mmDIG0_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL_CHAR", REG_MMIO, 0x18ea, 2, &mmDIG0_TMDS_CONTROL_CHAR[0], sizeof(mmDIG0_TMDS_CONTROL_CHAR)/sizeof(mmDIG0_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x18eb, 2, &mmDIG0_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG0_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG0_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG0_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x18ec, 2, &mmDIG0_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG0_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG0_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x18ed, 2, &mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x18ee, 2, &mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL_BITS", REG_MMIO, 0x18f0, 2, &mmDIG0_TMDS_CTL_BITS[0], sizeof(mmDIG0_TMDS_CTL_BITS)/sizeof(mmDIG0_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG0_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x18f1, 2, &mmDIG0_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG0_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG0_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x18f3, 2, &mmDIG0_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG0_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG0_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x18f4, 2, &mmDIG0_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG0_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG0_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_VERSION", REG_MMIO, 0x18f6, 2, &mmDIG0_DIG_VERSION[0], sizeof(mmDIG0_DIG_VERSION)/sizeof(mmDIG0_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG0_DIG_LANE_ENABLE", REG_MMIO, 0x18f7, 2, &mmDIG0_DIG_LANE_ENABLE[0], sizeof(mmDIG0_DIG_LANE_ENABLE)/sizeof(mmDIG0_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG0_AFMT_CNTL", REG_MMIO, 0x18fc, 2, &mmDIG0_AFMT_CNTL[0], sizeof(mmDIG0_AFMT_CNTL)/sizeof(mmDIG0_AFMT_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_LINK_CNTL", REG_MMIO, 0x191e, 2, &mmDP0_DP_LINK_CNTL[0], sizeof(mmDP0_DP_LINK_CNTL)/sizeof(mmDP0_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_PIXEL_FORMAT", REG_MMIO, 0x191f, 2, &mmDP0_DP_PIXEL_FORMAT[0], sizeof(mmDP0_DP_PIXEL_FORMAT)/sizeof(mmDP0_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP0_DP_MSA_COLORIMETRY", REG_MMIO, 0x1920, 2, &mmDP0_DP_MSA_COLORIMETRY[0], sizeof(mmDP0_DP_MSA_COLORIMETRY)/sizeof(mmDP0_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP0_DP_CONFIG", REG_MMIO, 0x1921, 2, &mmDP0_DP_CONFIG[0], sizeof(mmDP0_DP_CONFIG)/sizeof(mmDP0_DP_CONFIG[0]), 0, 0 },
	{ "mmDP0_DP_VID_STREAM_CNTL", REG_MMIO, 0x1922, 2, &mmDP0_DP_VID_STREAM_CNTL[0], sizeof(mmDP0_DP_VID_STREAM_CNTL)/sizeof(mmDP0_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_STEER_FIFO", REG_MMIO, 0x1923, 2, &mmDP0_DP_STEER_FIFO[0], sizeof(mmDP0_DP_STEER_FIFO)/sizeof(mmDP0_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP0_DP_MSA_MISC", REG_MMIO, 0x1924, 2, &mmDP0_DP_MSA_MISC[0], sizeof(mmDP0_DP_MSA_MISC)/sizeof(mmDP0_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP0_DP_VID_TIMING", REG_MMIO, 0x1926, 2, &mmDP0_DP_VID_TIMING[0], sizeof(mmDP0_DP_VID_TIMING)/sizeof(mmDP0_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_VID_N", REG_MMIO, 0x1927, 2, &mmDP0_DP_VID_N[0], sizeof(mmDP0_DP_VID_N)/sizeof(mmDP0_DP_VID_N[0]), 0, 0 },
	{ "mmDP0_DP_VID_M", REG_MMIO, 0x1928, 2, &mmDP0_DP_VID_M[0], sizeof(mmDP0_DP_VID_M)/sizeof(mmDP0_DP_VID_M[0]), 0, 0 },
	{ "mmDP0_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1929, 2, &mmDP0_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP0_DP_LINK_FRAMING_CNTL)/sizeof(mmDP0_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x192a, 2, &mmDP0_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP0_DP_HBR2_EYE_PATTERN)/sizeof(mmDP0_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP0_DP_VID_MSA_VBID", REG_MMIO, 0x192b, 2, &mmDP0_DP_VID_MSA_VBID[0], sizeof(mmDP0_DP_VID_MSA_VBID)/sizeof(mmDP0_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP0_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x192c, 2, &mmDP0_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP0_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP0_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CNTL", REG_MMIO, 0x192d, 2, &mmDP0_DP_DPHY_CNTL[0], sizeof(mmDP0_DP_DPHY_CNTL)/sizeof(mmDP0_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x192e, 2, &mmDP0_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP0_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP0_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM0", REG_MMIO, 0x192f, 2, &mmDP0_DP_DPHY_SYM0[0], sizeof(mmDP0_DP_DPHY_SYM0)/sizeof(mmDP0_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM1", REG_MMIO, 0x1930, 2, &mmDP0_DP_DPHY_SYM1[0], sizeof(mmDP0_DP_DPHY_SYM1)/sizeof(mmDP0_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM2", REG_MMIO, 0x1931, 2, &mmDP0_DP_DPHY_SYM2[0], sizeof(mmDP0_DP_DPHY_SYM2)/sizeof(mmDP0_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1932, 2, &mmDP0_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP0_DP_DPHY_8B10B_CNTL)/sizeof(mmDP0_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1933, 2, &mmDP0_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP0_DP_DPHY_PRBS_CNTL)/sizeof(mmDP0_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1934, 2, &mmDP0_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP0_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP0_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_EN", REG_MMIO, 0x1935, 2, &mmDP0_DP_DPHY_CRC_EN[0], sizeof(mmDP0_DP_DPHY_CRC_EN)/sizeof(mmDP0_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1936, 2, &mmDP0_DP_DPHY_CRC_CNTL[0], sizeof(mmDP0_DP_DPHY_CRC_CNTL)/sizeof(mmDP0_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1937, 2, &mmDP0_DP_DPHY_CRC_RESULT[0], sizeof(mmDP0_DP_DPHY_CRC_RESULT)/sizeof(mmDP0_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1938, 2, &mmDP0_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP0_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP0_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1939, 2, &mmDP0_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP0_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP0_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x193a, 2, &mmDP0_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP0_DP_DPHY_FAST_TRAINING)/sizeof(mmDP0_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x193b, 2, &mmDP0_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP0_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP0_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x193c, 2, &mmDP0_DP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP0_DP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP0_DP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x193d, 2, &mmDP0_DP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP0_DP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP0_DP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL", REG_MMIO, 0x1941, 2, &mmDP0_DP_SEC_CNTL[0], sizeof(mmDP0_DP_SEC_CNTL)/sizeof(mmDP0_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL1", REG_MMIO, 0x1942, 2, &mmDP0_DP_SEC_CNTL1[0], sizeof(mmDP0_DP_SEC_CNTL1)/sizeof(mmDP0_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING1", REG_MMIO, 0x1943, 2, &mmDP0_DP_SEC_FRAMING1[0], sizeof(mmDP0_DP_SEC_FRAMING1)/sizeof(mmDP0_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING2", REG_MMIO, 0x1944, 2, &mmDP0_DP_SEC_FRAMING2[0], sizeof(mmDP0_DP_SEC_FRAMING2)/sizeof(mmDP0_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING3", REG_MMIO, 0x1945, 2, &mmDP0_DP_SEC_FRAMING3[0], sizeof(mmDP0_DP_SEC_FRAMING3)/sizeof(mmDP0_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING4", REG_MMIO, 0x1946, 2, &mmDP0_DP_SEC_FRAMING4[0], sizeof(mmDP0_DP_SEC_FRAMING4)/sizeof(mmDP0_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N", REG_MMIO, 0x1947, 2, &mmDP0_DP_SEC_AUD_N[0], sizeof(mmDP0_DP_SEC_AUD_N)/sizeof(mmDP0_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1948, 2, &mmDP0_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP0_DP_SEC_AUD_N_READBACK)/sizeof(mmDP0_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M", REG_MMIO, 0x1949, 2, &mmDP0_DP_SEC_AUD_M[0], sizeof(mmDP0_DP_SEC_AUD_M)/sizeof(mmDP0_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x194a, 2, &mmDP0_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP0_DP_SEC_AUD_M_READBACK)/sizeof(mmDP0_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_TIMESTAMP", REG_MMIO, 0x194b, 2, &mmDP0_DP_SEC_TIMESTAMP[0], sizeof(mmDP0_DP_SEC_TIMESTAMP)/sizeof(mmDP0_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP0_DP_SEC_PACKET_CNTL", REG_MMIO, 0x194c, 2, &mmDP0_DP_SEC_PACKET_CNTL[0], sizeof(mmDP0_DP_SEC_PACKET_CNTL)/sizeof(mmDP0_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_CNTL", REG_MMIO, 0x194d, 2, &mmDP0_DP_MSE_RATE_CNTL[0], sizeof(mmDP0_DP_MSE_RATE_CNTL)/sizeof(mmDP0_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_UPDATE", REG_MMIO, 0x194f, 2, &mmDP0_DP_MSE_RATE_UPDATE[0], sizeof(mmDP0_DP_MSE_RATE_UPDATE)/sizeof(mmDP0_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT0", REG_MMIO, 0x1950, 2, &mmDP0_DP_MSE_SAT0[0], sizeof(mmDP0_DP_MSE_SAT0)/sizeof(mmDP0_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT1", REG_MMIO, 0x1951, 2, &mmDP0_DP_MSE_SAT1[0], sizeof(mmDP0_DP_MSE_SAT1)/sizeof(mmDP0_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT2", REG_MMIO, 0x1952, 2, &mmDP0_DP_MSE_SAT2[0], sizeof(mmDP0_DP_MSE_SAT2)/sizeof(mmDP0_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1953, 2, &mmDP0_DP_MSE_SAT_UPDATE[0], sizeof(mmDP0_DP_MSE_SAT_UPDATE)/sizeof(mmDP0_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_LINK_TIMING", REG_MMIO, 0x1954, 2, &mmDP0_DP_MSE_LINK_TIMING[0], sizeof(mmDP0_DP_MSE_LINK_TIMING)/sizeof(mmDP0_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_MSE_MISC_CNTL", REG_MMIO, 0x1955, 2, &mmDP0_DP_MSE_MISC_CNTL[0], sizeof(mmDP0_DP_MSE_MISC_CNTL)/sizeof(mmDP0_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x195a, 2, &mmDP0_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP0_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP0_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x195b, 2, &mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT0_STATUS", REG_MMIO, 0x195d, 2, &mmDP0_DP_MSE_SAT0_STATUS[0], sizeof(mmDP0_DP_MSE_SAT0_STATUS)/sizeof(mmDP0_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT1_STATUS", REG_MMIO, 0x195e, 2, &mmDP0_DP_MSE_SAT1_STATUS[0], sizeof(mmDP0_DP_MSE_SAT1_STATUS)/sizeof(mmDP0_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT2_STATUS", REG_MMIO, 0x195f, 2, &mmDP0_DP_MSE_SAT2_STATUS[0], sizeof(mmDP0_DP_MSE_SAT2_STATUS)/sizeof(mmDP0_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDIG1_DIG_FE_CNTL", REG_MMIO, 0x197e, 2, &mmDIG1_DIG_FE_CNTL[0], sizeof(mmDIG1_DIG_FE_CNTL)/sizeof(mmDIG1_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x197f, 2, &mmDIG1_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG1_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG1_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1980, 2, &mmDIG1_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG1_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG1_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG1_DIG_CLOCK_PATTERN", REG_MMIO, 0x1981, 2, &mmDIG1_DIG_CLOCK_PATTERN[0], sizeof(mmDIG1_DIG_CLOCK_PATTERN)/sizeof(mmDIG1_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG1_DIG_TEST_PATTERN", REG_MMIO, 0x1982, 2, &mmDIG1_DIG_TEST_PATTERN[0], sizeof(mmDIG1_DIG_TEST_PATTERN)/sizeof(mmDIG1_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG1_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1983, 2, &mmDIG1_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG1_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG1_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG1_DIG_FIFO_STATUS", REG_MMIO, 0x1984, 2, &mmDIG1_DIG_FIFO_STATUS[0], sizeof(mmDIG1_DIG_FIFO_STATUS)/sizeof(mmDIG1_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG1_HDMI_CONTROL", REG_MMIO, 0x1987, 2, &mmDIG1_HDMI_CONTROL[0], sizeof(mmDIG1_HDMI_CONTROL)/sizeof(mmDIG1_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_STATUS", REG_MMIO, 0x1988, 2, &mmDIG1_HDMI_STATUS[0], sizeof(mmDIG1_HDMI_STATUS)/sizeof(mmDIG1_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG1_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1989, 2, &mmDIG1_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG1_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG1_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x198a, 2, &mmDIG1_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG1_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG1_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x198b, 2, &mmDIG1_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG1_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG1_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x198c, 2, &mmDIG1_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x198d, 2, &mmDIG1_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x198e, 2, &mmDIG1_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x198f, 2, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GC", REG_MMIO, 0x1991, 2, &mmDIG1_HDMI_GC[0], sizeof(mmDIG1_HDMI_GC)/sizeof(mmDIG1_HDMI_GC[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1992, 2, &mmDIG1_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_0", REG_MMIO, 0x1993, 2, &mmDIG1_AFMT_ISRC1_0[0], sizeof(mmDIG1_AFMT_ISRC1_0)/sizeof(mmDIG1_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_1", REG_MMIO, 0x1994, 2, &mmDIG1_AFMT_ISRC1_1[0], sizeof(mmDIG1_AFMT_ISRC1_1)/sizeof(mmDIG1_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_2", REG_MMIO, 0x1995, 2, &mmDIG1_AFMT_ISRC1_2[0], sizeof(mmDIG1_AFMT_ISRC1_2)/sizeof(mmDIG1_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_3", REG_MMIO, 0x1996, 2, &mmDIG1_AFMT_ISRC1_3[0], sizeof(mmDIG1_AFMT_ISRC1_3)/sizeof(mmDIG1_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_4", REG_MMIO, 0x1997, 2, &mmDIG1_AFMT_ISRC1_4[0], sizeof(mmDIG1_AFMT_ISRC1_4)/sizeof(mmDIG1_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_0", REG_MMIO, 0x1998, 2, &mmDIG1_AFMT_ISRC2_0[0], sizeof(mmDIG1_AFMT_ISRC2_0)/sizeof(mmDIG1_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_1", REG_MMIO, 0x1999, 2, &mmDIG1_AFMT_ISRC2_1[0], sizeof(mmDIG1_AFMT_ISRC2_1)/sizeof(mmDIG1_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_2", REG_MMIO, 0x199a, 2, &mmDIG1_AFMT_ISRC2_2[0], sizeof(mmDIG1_AFMT_ISRC2_2)/sizeof(mmDIG1_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_3", REG_MMIO, 0x199b, 2, &mmDIG1_AFMT_ISRC2_3[0], sizeof(mmDIG1_AFMT_ISRC2_3)/sizeof(mmDIG1_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO0", REG_MMIO, 0x199c, 2, &mmDIG1_AFMT_AVI_INFO0[0], sizeof(mmDIG1_AFMT_AVI_INFO0)/sizeof(mmDIG1_AFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO1", REG_MMIO, 0x199d, 2, &mmDIG1_AFMT_AVI_INFO1[0], sizeof(mmDIG1_AFMT_AVI_INFO1)/sizeof(mmDIG1_AFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO2", REG_MMIO, 0x199e, 2, &mmDIG1_AFMT_AVI_INFO2[0], sizeof(mmDIG1_AFMT_AVI_INFO2)/sizeof(mmDIG1_AFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO3", REG_MMIO, 0x199f, 2, &mmDIG1_AFMT_AVI_INFO3[0], sizeof(mmDIG1_AFMT_AVI_INFO3)/sizeof(mmDIG1_AFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO0", REG_MMIO, 0x19a0, 2, &mmDIG1_AFMT_MPEG_INFO0[0], sizeof(mmDIG1_AFMT_MPEG_INFO0)/sizeof(mmDIG1_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO1", REG_MMIO, 0x19a1, 2, &mmDIG1_AFMT_MPEG_INFO1[0], sizeof(mmDIG1_AFMT_MPEG_INFO1)/sizeof(mmDIG1_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_HDR", REG_MMIO, 0x19a2, 2, &mmDIG1_AFMT_GENERIC_HDR[0], sizeof(mmDIG1_AFMT_GENERIC_HDR)/sizeof(mmDIG1_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_0", REG_MMIO, 0x19a3, 2, &mmDIG1_AFMT_GENERIC_0[0], sizeof(mmDIG1_AFMT_GENERIC_0)/sizeof(mmDIG1_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_1", REG_MMIO, 0x19a4, 2, &mmDIG1_AFMT_GENERIC_1[0], sizeof(mmDIG1_AFMT_GENERIC_1)/sizeof(mmDIG1_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_2", REG_MMIO, 0x19a5, 2, &mmDIG1_AFMT_GENERIC_2[0], sizeof(mmDIG1_AFMT_GENERIC_2)/sizeof(mmDIG1_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_3", REG_MMIO, 0x19a6, 2, &mmDIG1_AFMT_GENERIC_3[0], sizeof(mmDIG1_AFMT_GENERIC_3)/sizeof(mmDIG1_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_4", REG_MMIO, 0x19a7, 2, &mmDIG1_AFMT_GENERIC_4[0], sizeof(mmDIG1_AFMT_GENERIC_4)/sizeof(mmDIG1_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_5", REG_MMIO, 0x19a8, 2, &mmDIG1_AFMT_GENERIC_5[0], sizeof(mmDIG1_AFMT_GENERIC_5)/sizeof(mmDIG1_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_6", REG_MMIO, 0x19a9, 2, &mmDIG1_AFMT_GENERIC_6[0], sizeof(mmDIG1_AFMT_GENERIC_6)/sizeof(mmDIG1_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_7", REG_MMIO, 0x19aa, 2, &mmDIG1_AFMT_GENERIC_7[0], sizeof(mmDIG1_AFMT_GENERIC_7)/sizeof(mmDIG1_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x19ab, 2, &mmDIG1_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_0", REG_MMIO, 0x19ac, 2, &mmDIG1_HDMI_ACR_32_0[0], sizeof(mmDIG1_HDMI_ACR_32_0)/sizeof(mmDIG1_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_1", REG_MMIO, 0x19ad, 2, &mmDIG1_HDMI_ACR_32_1[0], sizeof(mmDIG1_HDMI_ACR_32_1)/sizeof(mmDIG1_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_0", REG_MMIO, 0x19ae, 2, &mmDIG1_HDMI_ACR_44_0[0], sizeof(mmDIG1_HDMI_ACR_44_0)/sizeof(mmDIG1_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_1", REG_MMIO, 0x19af, 2, &mmDIG1_HDMI_ACR_44_1[0], sizeof(mmDIG1_HDMI_ACR_44_1)/sizeof(mmDIG1_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_0", REG_MMIO, 0x19b0, 2, &mmDIG1_HDMI_ACR_48_0[0], sizeof(mmDIG1_HDMI_ACR_48_0)/sizeof(mmDIG1_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_1", REG_MMIO, 0x19b1, 2, &mmDIG1_HDMI_ACR_48_1[0], sizeof(mmDIG1_HDMI_ACR_48_1)/sizeof(mmDIG1_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_0", REG_MMIO, 0x19b2, 2, &mmDIG1_HDMI_ACR_STATUS_0[0], sizeof(mmDIG1_HDMI_ACR_STATUS_0)/sizeof(mmDIG1_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_1", REG_MMIO, 0x19b3, 2, &mmDIG1_HDMI_ACR_STATUS_1[0], sizeof(mmDIG1_HDMI_ACR_STATUS_1)/sizeof(mmDIG1_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO0", REG_MMIO, 0x19b4, 2, &mmDIG1_AFMT_AUDIO_INFO0[0], sizeof(mmDIG1_AFMT_AUDIO_INFO0)/sizeof(mmDIG1_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO1", REG_MMIO, 0x19b5, 2, &mmDIG1_AFMT_AUDIO_INFO1[0], sizeof(mmDIG1_AFMT_AUDIO_INFO1)/sizeof(mmDIG1_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG1_AFMT_60958_0", REG_MMIO, 0x19b6, 2, &mmDIG1_AFMT_60958_0[0], sizeof(mmDIG1_AFMT_60958_0)/sizeof(mmDIG1_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_60958_1", REG_MMIO, 0x19b7, 2, &mmDIG1_AFMT_60958_1[0], sizeof(mmDIG1_AFMT_60958_1)/sizeof(mmDIG1_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x19b8, 2, &mmDIG1_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG1_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG1_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL0", REG_MMIO, 0x19b9, 2, &mmDIG1_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL0)/sizeof(mmDIG1_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL1", REG_MMIO, 0x19ba, 2, &mmDIG1_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL1)/sizeof(mmDIG1_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL2", REG_MMIO, 0x19bb, 2, &mmDIG1_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL2)/sizeof(mmDIG1_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL3", REG_MMIO, 0x19bc, 2, &mmDIG1_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL3)/sizeof(mmDIG1_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG1_AFMT_60958_2", REG_MMIO, 0x19bd, 2, &mmDIG1_AFMT_60958_2[0], sizeof(mmDIG1_AFMT_60958_2)/sizeof(mmDIG1_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x19be, 2, &mmDIG1_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG1_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG1_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG1_AFMT_STATUS", REG_MMIO, 0x19bf, 2, &mmDIG1_AFMT_STATUS[0], sizeof(mmDIG1_AFMT_STATUS)/sizeof(mmDIG1_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x19c0, 2, &mmDIG1_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x19c1, 2, &mmDIG1_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG1_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG1_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x19c2, 2, &mmDIG1_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG1_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG1_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x19c3, 2, &mmDIG1_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG1_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG1_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG1_DIG_BE_CNTL", REG_MMIO, 0x19c5, 2, &mmDIG1_DIG_BE_CNTL[0], sizeof(mmDIG1_DIG_BE_CNTL)/sizeof(mmDIG1_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_BE_EN_CNTL", REG_MMIO, 0x19c6, 2, &mmDIG1_DIG_BE_EN_CNTL[0], sizeof(mmDIG1_DIG_BE_EN_CNTL)/sizeof(mmDIG1_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CNTL", REG_MMIO, 0x19e9, 2, &mmDIG1_TMDS_CNTL[0], sizeof(mmDIG1_TMDS_CNTL)/sizeof(mmDIG1_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CONTROL_CHAR", REG_MMIO, 0x19ea, 2, &mmDIG1_TMDS_CONTROL_CHAR[0], sizeof(mmDIG1_TMDS_CONTROL_CHAR)/sizeof(mmDIG1_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG1_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x19eb, 2, &mmDIG1_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG1_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG1_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG1_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x19ec, 2, &mmDIG1_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG1_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG1_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x19ed, 2, &mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x19ee, 2, &mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG1_TMDS_CTL_BITS", REG_MMIO, 0x19f0, 2, &mmDIG1_TMDS_CTL_BITS[0], sizeof(mmDIG1_TMDS_CTL_BITS)/sizeof(mmDIG1_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG1_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x19f1, 2, &mmDIG1_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG1_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG1_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x19f3, 2, &mmDIG1_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG1_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG1_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x19f4, 2, &mmDIG1_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG1_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG1_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_VERSION", REG_MMIO, 0x19f6, 2, &mmDIG1_DIG_VERSION[0], sizeof(mmDIG1_DIG_VERSION)/sizeof(mmDIG1_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG1_DIG_LANE_ENABLE", REG_MMIO, 0x19f7, 2, &mmDIG1_DIG_LANE_ENABLE[0], sizeof(mmDIG1_DIG_LANE_ENABLE)/sizeof(mmDIG1_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG1_AFMT_CNTL", REG_MMIO, 0x19fc, 2, &mmDIG1_AFMT_CNTL[0], sizeof(mmDIG1_AFMT_CNTL)/sizeof(mmDIG1_AFMT_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_LINK_CNTL", REG_MMIO, 0x1a1e, 2, &mmDP1_DP_LINK_CNTL[0], sizeof(mmDP1_DP_LINK_CNTL)/sizeof(mmDP1_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_PIXEL_FORMAT", REG_MMIO, 0x1a1f, 2, &mmDP1_DP_PIXEL_FORMAT[0], sizeof(mmDP1_DP_PIXEL_FORMAT)/sizeof(mmDP1_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP1_DP_MSA_COLORIMETRY", REG_MMIO, 0x1a20, 2, &mmDP1_DP_MSA_COLORIMETRY[0], sizeof(mmDP1_DP_MSA_COLORIMETRY)/sizeof(mmDP1_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP1_DP_CONFIG", REG_MMIO, 0x1a21, 2, &mmDP1_DP_CONFIG[0], sizeof(mmDP1_DP_CONFIG)/sizeof(mmDP1_DP_CONFIG[0]), 0, 0 },
	{ "mmDP1_DP_VID_STREAM_CNTL", REG_MMIO, 0x1a22, 2, &mmDP1_DP_VID_STREAM_CNTL[0], sizeof(mmDP1_DP_VID_STREAM_CNTL)/sizeof(mmDP1_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_STEER_FIFO", REG_MMIO, 0x1a23, 2, &mmDP1_DP_STEER_FIFO[0], sizeof(mmDP1_DP_STEER_FIFO)/sizeof(mmDP1_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP1_DP_MSA_MISC", REG_MMIO, 0x1a24, 2, &mmDP1_DP_MSA_MISC[0], sizeof(mmDP1_DP_MSA_MISC)/sizeof(mmDP1_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP1_DP_VID_TIMING", REG_MMIO, 0x1a26, 2, &mmDP1_DP_VID_TIMING[0], sizeof(mmDP1_DP_VID_TIMING)/sizeof(mmDP1_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP1_DP_VID_N", REG_MMIO, 0x1a27, 2, &mmDP1_DP_VID_N[0], sizeof(mmDP1_DP_VID_N)/sizeof(mmDP1_DP_VID_N[0]), 0, 0 },
	{ "mmDP1_DP_VID_M", REG_MMIO, 0x1a28, 2, &mmDP1_DP_VID_M[0], sizeof(mmDP1_DP_VID_M)/sizeof(mmDP1_DP_VID_M[0]), 0, 0 },
	{ "mmDP1_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1a29, 2, &mmDP1_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP1_DP_LINK_FRAMING_CNTL)/sizeof(mmDP1_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1a2a, 2, &mmDP1_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP1_DP_HBR2_EYE_PATTERN)/sizeof(mmDP1_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP1_DP_VID_MSA_VBID", REG_MMIO, 0x1a2b, 2, &mmDP1_DP_VID_MSA_VBID[0], sizeof(mmDP1_DP_VID_MSA_VBID)/sizeof(mmDP1_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP1_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1a2c, 2, &mmDP1_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP1_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP1_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CNTL", REG_MMIO, 0x1a2d, 2, &mmDP1_DP_DPHY_CNTL[0], sizeof(mmDP1_DP_DPHY_CNTL)/sizeof(mmDP1_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1a2e, 2, &mmDP1_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP1_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP1_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SYM0", REG_MMIO, 0x1a2f, 2, &mmDP1_DP_DPHY_SYM0[0], sizeof(mmDP1_DP_DPHY_SYM0)/sizeof(mmDP1_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SYM1", REG_MMIO, 0x1a30, 2, &mmDP1_DP_DPHY_SYM1[0], sizeof(mmDP1_DP_DPHY_SYM1)/sizeof(mmDP1_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SYM2", REG_MMIO, 0x1a31, 2, &mmDP1_DP_DPHY_SYM2[0], sizeof(mmDP1_DP_DPHY_SYM2)/sizeof(mmDP1_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1a32, 2, &mmDP1_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP1_DP_DPHY_8B10B_CNTL)/sizeof(mmDP1_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1a33, 2, &mmDP1_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP1_DP_DPHY_PRBS_CNTL)/sizeof(mmDP1_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1a34, 2, &mmDP1_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP1_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP1_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_EN", REG_MMIO, 0x1a35, 2, &mmDP1_DP_DPHY_CRC_EN[0], sizeof(mmDP1_DP_DPHY_CRC_EN)/sizeof(mmDP1_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1a36, 2, &mmDP1_DP_DPHY_CRC_CNTL[0], sizeof(mmDP1_DP_DPHY_CRC_CNTL)/sizeof(mmDP1_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1a37, 2, &mmDP1_DP_DPHY_CRC_RESULT[0], sizeof(mmDP1_DP_DPHY_CRC_RESULT)/sizeof(mmDP1_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1a38, 2, &mmDP1_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP1_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP1_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1a39, 2, &mmDP1_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP1_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP1_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1a3a, 2, &mmDP1_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP1_DP_DPHY_FAST_TRAINING)/sizeof(mmDP1_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1a3b, 2, &mmDP1_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP1_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP1_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1a3c, 2, &mmDP1_DP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP1_DP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP1_DP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1a3d, 2, &mmDP1_DP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP1_DP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP1_DP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL", REG_MMIO, 0x1a41, 2, &mmDP1_DP_SEC_CNTL[0], sizeof(mmDP1_DP_SEC_CNTL)/sizeof(mmDP1_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL1", REG_MMIO, 0x1a42, 2, &mmDP1_DP_SEC_CNTL1[0], sizeof(mmDP1_DP_SEC_CNTL1)/sizeof(mmDP1_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING1", REG_MMIO, 0x1a43, 2, &mmDP1_DP_SEC_FRAMING1[0], sizeof(mmDP1_DP_SEC_FRAMING1)/sizeof(mmDP1_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING2", REG_MMIO, 0x1a44, 2, &mmDP1_DP_SEC_FRAMING2[0], sizeof(mmDP1_DP_SEC_FRAMING2)/sizeof(mmDP1_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING3", REG_MMIO, 0x1a45, 2, &mmDP1_DP_SEC_FRAMING3[0], sizeof(mmDP1_DP_SEC_FRAMING3)/sizeof(mmDP1_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING4", REG_MMIO, 0x1a46, 2, &mmDP1_DP_SEC_FRAMING4[0], sizeof(mmDP1_DP_SEC_FRAMING4)/sizeof(mmDP1_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N", REG_MMIO, 0x1a47, 2, &mmDP1_DP_SEC_AUD_N[0], sizeof(mmDP1_DP_SEC_AUD_N)/sizeof(mmDP1_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1a48, 2, &mmDP1_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP1_DP_SEC_AUD_N_READBACK)/sizeof(mmDP1_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M", REG_MMIO, 0x1a49, 2, &mmDP1_DP_SEC_AUD_M[0], sizeof(mmDP1_DP_SEC_AUD_M)/sizeof(mmDP1_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1a4a, 2, &mmDP1_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP1_DP_SEC_AUD_M_READBACK)/sizeof(mmDP1_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP1_DP_SEC_TIMESTAMP", REG_MMIO, 0x1a4b, 2, &mmDP1_DP_SEC_TIMESTAMP[0], sizeof(mmDP1_DP_SEC_TIMESTAMP)/sizeof(mmDP1_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP1_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1a4c, 2, &mmDP1_DP_SEC_PACKET_CNTL[0], sizeof(mmDP1_DP_SEC_PACKET_CNTL)/sizeof(mmDP1_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_MSE_RATE_CNTL", REG_MMIO, 0x1a4d, 2, &mmDP1_DP_MSE_RATE_CNTL[0], sizeof(mmDP1_DP_MSE_RATE_CNTL)/sizeof(mmDP1_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1a4f, 2, &mmDP1_DP_MSE_RATE_UPDATE[0], sizeof(mmDP1_DP_MSE_RATE_UPDATE)/sizeof(mmDP1_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT0", REG_MMIO, 0x1a50, 2, &mmDP1_DP_MSE_SAT0[0], sizeof(mmDP1_DP_MSE_SAT0)/sizeof(mmDP1_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT1", REG_MMIO, 0x1a51, 2, &mmDP1_DP_MSE_SAT1[0], sizeof(mmDP1_DP_MSE_SAT1)/sizeof(mmDP1_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT2", REG_MMIO, 0x1a52, 2, &mmDP1_DP_MSE_SAT2[0], sizeof(mmDP1_DP_MSE_SAT2)/sizeof(mmDP1_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1a53, 2, &mmDP1_DP_MSE_SAT_UPDATE[0], sizeof(mmDP1_DP_MSE_SAT_UPDATE)/sizeof(mmDP1_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP1_DP_MSE_LINK_TIMING", REG_MMIO, 0x1a54, 2, &mmDP1_DP_MSE_LINK_TIMING[0], sizeof(mmDP1_DP_MSE_LINK_TIMING)/sizeof(mmDP1_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP1_DP_MSE_MISC_CNTL", REG_MMIO, 0x1a55, 2, &mmDP1_DP_MSE_MISC_CNTL[0], sizeof(mmDP1_DP_MSE_MISC_CNTL)/sizeof(mmDP1_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x1a5a, 2, &mmDP1_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP1_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP1_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x1a5b, 2, &mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT0_STATUS", REG_MMIO, 0x1a5d, 2, &mmDP1_DP_MSE_SAT0_STATUS[0], sizeof(mmDP1_DP_MSE_SAT0_STATUS)/sizeof(mmDP1_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT1_STATUS", REG_MMIO, 0x1a5e, 2, &mmDP1_DP_MSE_SAT1_STATUS[0], sizeof(mmDP1_DP_MSE_SAT1_STATUS)/sizeof(mmDP1_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT2_STATUS", REG_MMIO, 0x1a5f, 2, &mmDP1_DP_MSE_SAT2_STATUS[0], sizeof(mmDP1_DP_MSE_SAT2_STATUS)/sizeof(mmDP1_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDIG2_DIG_FE_CNTL", REG_MMIO, 0x1a7e, 2, &mmDIG2_DIG_FE_CNTL[0], sizeof(mmDIG2_DIG_FE_CNTL)/sizeof(mmDIG2_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1a7f, 2, &mmDIG2_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG2_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG2_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1a80, 2, &mmDIG2_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG2_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG2_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG2_DIG_CLOCK_PATTERN", REG_MMIO, 0x1a81, 2, &mmDIG2_DIG_CLOCK_PATTERN[0], sizeof(mmDIG2_DIG_CLOCK_PATTERN)/sizeof(mmDIG2_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG2_DIG_TEST_PATTERN", REG_MMIO, 0x1a82, 2, &mmDIG2_DIG_TEST_PATTERN[0], sizeof(mmDIG2_DIG_TEST_PATTERN)/sizeof(mmDIG2_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG2_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1a83, 2, &mmDIG2_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG2_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG2_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG2_DIG_FIFO_STATUS", REG_MMIO, 0x1a84, 2, &mmDIG2_DIG_FIFO_STATUS[0], sizeof(mmDIG2_DIG_FIFO_STATUS)/sizeof(mmDIG2_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG2_HDMI_CONTROL", REG_MMIO, 0x1a87, 2, &mmDIG2_HDMI_CONTROL[0], sizeof(mmDIG2_HDMI_CONTROL)/sizeof(mmDIG2_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_STATUS", REG_MMIO, 0x1a88, 2, &mmDIG2_HDMI_STATUS[0], sizeof(mmDIG2_HDMI_STATUS)/sizeof(mmDIG2_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG2_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1a89, 2, &mmDIG2_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG2_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG2_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1a8a, 2, &mmDIG2_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG2_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG2_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1a8b, 2, &mmDIG2_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG2_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG2_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1a8c, 2, &mmDIG2_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1a8d, 2, &mmDIG2_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1a8e, 2, &mmDIG2_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1a8f, 2, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GC", REG_MMIO, 0x1a91, 2, &mmDIG2_HDMI_GC[0], sizeof(mmDIG2_HDMI_GC)/sizeof(mmDIG2_HDMI_GC[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1a92, 2, &mmDIG2_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_0", REG_MMIO, 0x1a93, 2, &mmDIG2_AFMT_ISRC1_0[0], sizeof(mmDIG2_AFMT_ISRC1_0)/sizeof(mmDIG2_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_1", REG_MMIO, 0x1a94, 2, &mmDIG2_AFMT_ISRC1_1[0], sizeof(mmDIG2_AFMT_ISRC1_1)/sizeof(mmDIG2_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_2", REG_MMIO, 0x1a95, 2, &mmDIG2_AFMT_ISRC1_2[0], sizeof(mmDIG2_AFMT_ISRC1_2)/sizeof(mmDIG2_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_3", REG_MMIO, 0x1a96, 2, &mmDIG2_AFMT_ISRC1_3[0], sizeof(mmDIG2_AFMT_ISRC1_3)/sizeof(mmDIG2_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_4", REG_MMIO, 0x1a97, 2, &mmDIG2_AFMT_ISRC1_4[0], sizeof(mmDIG2_AFMT_ISRC1_4)/sizeof(mmDIG2_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_0", REG_MMIO, 0x1a98, 2, &mmDIG2_AFMT_ISRC2_0[0], sizeof(mmDIG2_AFMT_ISRC2_0)/sizeof(mmDIG2_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_1", REG_MMIO, 0x1a99, 2, &mmDIG2_AFMT_ISRC2_1[0], sizeof(mmDIG2_AFMT_ISRC2_1)/sizeof(mmDIG2_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_2", REG_MMIO, 0x1a9a, 2, &mmDIG2_AFMT_ISRC2_2[0], sizeof(mmDIG2_AFMT_ISRC2_2)/sizeof(mmDIG2_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_3", REG_MMIO, 0x1a9b, 2, &mmDIG2_AFMT_ISRC2_3[0], sizeof(mmDIG2_AFMT_ISRC2_3)/sizeof(mmDIG2_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO0", REG_MMIO, 0x1a9c, 2, &mmDIG2_AFMT_AVI_INFO0[0], sizeof(mmDIG2_AFMT_AVI_INFO0)/sizeof(mmDIG2_AFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO1", REG_MMIO, 0x1a9d, 2, &mmDIG2_AFMT_AVI_INFO1[0], sizeof(mmDIG2_AFMT_AVI_INFO1)/sizeof(mmDIG2_AFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO2", REG_MMIO, 0x1a9e, 2, &mmDIG2_AFMT_AVI_INFO2[0], sizeof(mmDIG2_AFMT_AVI_INFO2)/sizeof(mmDIG2_AFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO3", REG_MMIO, 0x1a9f, 2, &mmDIG2_AFMT_AVI_INFO3[0], sizeof(mmDIG2_AFMT_AVI_INFO3)/sizeof(mmDIG2_AFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO0", REG_MMIO, 0x1aa0, 2, &mmDIG2_AFMT_MPEG_INFO0[0], sizeof(mmDIG2_AFMT_MPEG_INFO0)/sizeof(mmDIG2_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO1", REG_MMIO, 0x1aa1, 2, &mmDIG2_AFMT_MPEG_INFO1[0], sizeof(mmDIG2_AFMT_MPEG_INFO1)/sizeof(mmDIG2_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_HDR", REG_MMIO, 0x1aa2, 2, &mmDIG2_AFMT_GENERIC_HDR[0], sizeof(mmDIG2_AFMT_GENERIC_HDR)/sizeof(mmDIG2_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_0", REG_MMIO, 0x1aa3, 2, &mmDIG2_AFMT_GENERIC_0[0], sizeof(mmDIG2_AFMT_GENERIC_0)/sizeof(mmDIG2_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_1", REG_MMIO, 0x1aa4, 2, &mmDIG2_AFMT_GENERIC_1[0], sizeof(mmDIG2_AFMT_GENERIC_1)/sizeof(mmDIG2_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_2", REG_MMIO, 0x1aa5, 2, &mmDIG2_AFMT_GENERIC_2[0], sizeof(mmDIG2_AFMT_GENERIC_2)/sizeof(mmDIG2_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_3", REG_MMIO, 0x1aa6, 2, &mmDIG2_AFMT_GENERIC_3[0], sizeof(mmDIG2_AFMT_GENERIC_3)/sizeof(mmDIG2_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_4", REG_MMIO, 0x1aa7, 2, &mmDIG2_AFMT_GENERIC_4[0], sizeof(mmDIG2_AFMT_GENERIC_4)/sizeof(mmDIG2_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_5", REG_MMIO, 0x1aa8, 2, &mmDIG2_AFMT_GENERIC_5[0], sizeof(mmDIG2_AFMT_GENERIC_5)/sizeof(mmDIG2_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_6", REG_MMIO, 0x1aa9, 2, &mmDIG2_AFMT_GENERIC_6[0], sizeof(mmDIG2_AFMT_GENERIC_6)/sizeof(mmDIG2_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_7", REG_MMIO, 0x1aaa, 2, &mmDIG2_AFMT_GENERIC_7[0], sizeof(mmDIG2_AFMT_GENERIC_7)/sizeof(mmDIG2_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1aab, 2, &mmDIG2_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_0", REG_MMIO, 0x1aac, 2, &mmDIG2_HDMI_ACR_32_0[0], sizeof(mmDIG2_HDMI_ACR_32_0)/sizeof(mmDIG2_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_1", REG_MMIO, 0x1aad, 2, &mmDIG2_HDMI_ACR_32_1[0], sizeof(mmDIG2_HDMI_ACR_32_1)/sizeof(mmDIG2_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_0", REG_MMIO, 0x1aae, 2, &mmDIG2_HDMI_ACR_44_0[0], sizeof(mmDIG2_HDMI_ACR_44_0)/sizeof(mmDIG2_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_1", REG_MMIO, 0x1aaf, 2, &mmDIG2_HDMI_ACR_44_1[0], sizeof(mmDIG2_HDMI_ACR_44_1)/sizeof(mmDIG2_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_0", REG_MMIO, 0x1ab0, 2, &mmDIG2_HDMI_ACR_48_0[0], sizeof(mmDIG2_HDMI_ACR_48_0)/sizeof(mmDIG2_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_1", REG_MMIO, 0x1ab1, 2, &mmDIG2_HDMI_ACR_48_1[0], sizeof(mmDIG2_HDMI_ACR_48_1)/sizeof(mmDIG2_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_0", REG_MMIO, 0x1ab2, 2, &mmDIG2_HDMI_ACR_STATUS_0[0], sizeof(mmDIG2_HDMI_ACR_STATUS_0)/sizeof(mmDIG2_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_1", REG_MMIO, 0x1ab3, 2, &mmDIG2_HDMI_ACR_STATUS_1[0], sizeof(mmDIG2_HDMI_ACR_STATUS_1)/sizeof(mmDIG2_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO0", REG_MMIO, 0x1ab4, 2, &mmDIG2_AFMT_AUDIO_INFO0[0], sizeof(mmDIG2_AFMT_AUDIO_INFO0)/sizeof(mmDIG2_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO1", REG_MMIO, 0x1ab5, 2, &mmDIG2_AFMT_AUDIO_INFO1[0], sizeof(mmDIG2_AFMT_AUDIO_INFO1)/sizeof(mmDIG2_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG2_AFMT_60958_0", REG_MMIO, 0x1ab6, 2, &mmDIG2_AFMT_60958_0[0], sizeof(mmDIG2_AFMT_60958_0)/sizeof(mmDIG2_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_60958_1", REG_MMIO, 0x1ab7, 2, &mmDIG2_AFMT_60958_1[0], sizeof(mmDIG2_AFMT_60958_1)/sizeof(mmDIG2_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1ab8, 2, &mmDIG2_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG2_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG2_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1ab9, 2, &mmDIG2_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL0)/sizeof(mmDIG2_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1aba, 2, &mmDIG2_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL1)/sizeof(mmDIG2_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1abb, 2, &mmDIG2_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL2)/sizeof(mmDIG2_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1abc, 2, &mmDIG2_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL3)/sizeof(mmDIG2_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG2_AFMT_60958_2", REG_MMIO, 0x1abd, 2, &mmDIG2_AFMT_60958_2[0], sizeof(mmDIG2_AFMT_60958_2)/sizeof(mmDIG2_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1abe, 2, &mmDIG2_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG2_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG2_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG2_AFMT_STATUS", REG_MMIO, 0x1abf, 2, &mmDIG2_AFMT_STATUS[0], sizeof(mmDIG2_AFMT_STATUS)/sizeof(mmDIG2_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1ac0, 2, &mmDIG2_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1ac1, 2, &mmDIG2_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG2_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG2_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1ac2, 2, &mmDIG2_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG2_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG2_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1ac3, 2, &mmDIG2_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG2_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG2_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG2_DIG_BE_CNTL", REG_MMIO, 0x1ac5, 2, &mmDIG2_DIG_BE_CNTL[0], sizeof(mmDIG2_DIG_BE_CNTL)/sizeof(mmDIG2_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_BE_EN_CNTL", REG_MMIO, 0x1ac6, 2, &mmDIG2_DIG_BE_EN_CNTL[0], sizeof(mmDIG2_DIG_BE_EN_CNTL)/sizeof(mmDIG2_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CNTL", REG_MMIO, 0x1ae9, 2, &mmDIG2_TMDS_CNTL[0], sizeof(mmDIG2_TMDS_CNTL)/sizeof(mmDIG2_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CONTROL_CHAR", REG_MMIO, 0x1aea, 2, &mmDIG2_TMDS_CONTROL_CHAR[0], sizeof(mmDIG2_TMDS_CONTROL_CHAR)/sizeof(mmDIG2_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG2_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1aeb, 2, &mmDIG2_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG2_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG2_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG2_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1aec, 2, &mmDIG2_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG2_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG2_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1aed, 2, &mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1aee, 2, &mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG2_TMDS_CTL_BITS", REG_MMIO, 0x1af0, 2, &mmDIG2_TMDS_CTL_BITS[0], sizeof(mmDIG2_TMDS_CTL_BITS)/sizeof(mmDIG2_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG2_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1af1, 2, &mmDIG2_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG2_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG2_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1af3, 2, &mmDIG2_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG2_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG2_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1af4, 2, &mmDIG2_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG2_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG2_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_VERSION", REG_MMIO, 0x1af6, 2, &mmDIG2_DIG_VERSION[0], sizeof(mmDIG2_DIG_VERSION)/sizeof(mmDIG2_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG2_DIG_LANE_ENABLE", REG_MMIO, 0x1af7, 2, &mmDIG2_DIG_LANE_ENABLE[0], sizeof(mmDIG2_DIG_LANE_ENABLE)/sizeof(mmDIG2_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG2_AFMT_CNTL", REG_MMIO, 0x1afc, 2, &mmDIG2_AFMT_CNTL[0], sizeof(mmDIG2_AFMT_CNTL)/sizeof(mmDIG2_AFMT_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_LINK_CNTL", REG_MMIO, 0x1b1e, 2, &mmDP2_DP_LINK_CNTL[0], sizeof(mmDP2_DP_LINK_CNTL)/sizeof(mmDP2_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_PIXEL_FORMAT", REG_MMIO, 0x1b1f, 2, &mmDP2_DP_PIXEL_FORMAT[0], sizeof(mmDP2_DP_PIXEL_FORMAT)/sizeof(mmDP2_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP2_DP_MSA_COLORIMETRY", REG_MMIO, 0x1b20, 2, &mmDP2_DP_MSA_COLORIMETRY[0], sizeof(mmDP2_DP_MSA_COLORIMETRY)/sizeof(mmDP2_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP2_DP_CONFIG", REG_MMIO, 0x1b21, 2, &mmDP2_DP_CONFIG[0], sizeof(mmDP2_DP_CONFIG)/sizeof(mmDP2_DP_CONFIG[0]), 0, 0 },
	{ "mmDP2_DP_VID_STREAM_CNTL", REG_MMIO, 0x1b22, 2, &mmDP2_DP_VID_STREAM_CNTL[0], sizeof(mmDP2_DP_VID_STREAM_CNTL)/sizeof(mmDP2_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_STEER_FIFO", REG_MMIO, 0x1b23, 2, &mmDP2_DP_STEER_FIFO[0], sizeof(mmDP2_DP_STEER_FIFO)/sizeof(mmDP2_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP2_DP_MSA_MISC", REG_MMIO, 0x1b24, 2, &mmDP2_DP_MSA_MISC[0], sizeof(mmDP2_DP_MSA_MISC)/sizeof(mmDP2_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP2_DP_VID_TIMING", REG_MMIO, 0x1b26, 2, &mmDP2_DP_VID_TIMING[0], sizeof(mmDP2_DP_VID_TIMING)/sizeof(mmDP2_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP2_DP_VID_N", REG_MMIO, 0x1b27, 2, &mmDP2_DP_VID_N[0], sizeof(mmDP2_DP_VID_N)/sizeof(mmDP2_DP_VID_N[0]), 0, 0 },
	{ "mmDP2_DP_VID_M", REG_MMIO, 0x1b28, 2, &mmDP2_DP_VID_M[0], sizeof(mmDP2_DP_VID_M)/sizeof(mmDP2_DP_VID_M[0]), 0, 0 },
	{ "mmDP2_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1b29, 2, &mmDP2_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP2_DP_LINK_FRAMING_CNTL)/sizeof(mmDP2_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1b2a, 2, &mmDP2_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP2_DP_HBR2_EYE_PATTERN)/sizeof(mmDP2_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP2_DP_VID_MSA_VBID", REG_MMIO, 0x1b2b, 2, &mmDP2_DP_VID_MSA_VBID[0], sizeof(mmDP2_DP_VID_MSA_VBID)/sizeof(mmDP2_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP2_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1b2c, 2, &mmDP2_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP2_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP2_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CNTL", REG_MMIO, 0x1b2d, 2, &mmDP2_DP_DPHY_CNTL[0], sizeof(mmDP2_DP_DPHY_CNTL)/sizeof(mmDP2_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1b2e, 2, &mmDP2_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP2_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP2_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SYM0", REG_MMIO, 0x1b2f, 2, &mmDP2_DP_DPHY_SYM0[0], sizeof(mmDP2_DP_DPHY_SYM0)/sizeof(mmDP2_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SYM1", REG_MMIO, 0x1b30, 2, &mmDP2_DP_DPHY_SYM1[0], sizeof(mmDP2_DP_DPHY_SYM1)/sizeof(mmDP2_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SYM2", REG_MMIO, 0x1b31, 2, &mmDP2_DP_DPHY_SYM2[0], sizeof(mmDP2_DP_DPHY_SYM2)/sizeof(mmDP2_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1b32, 2, &mmDP2_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP2_DP_DPHY_8B10B_CNTL)/sizeof(mmDP2_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1b33, 2, &mmDP2_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP2_DP_DPHY_PRBS_CNTL)/sizeof(mmDP2_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1b34, 2, &mmDP2_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP2_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP2_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_EN", REG_MMIO, 0x1b35, 2, &mmDP2_DP_DPHY_CRC_EN[0], sizeof(mmDP2_DP_DPHY_CRC_EN)/sizeof(mmDP2_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1b36, 2, &mmDP2_DP_DPHY_CRC_CNTL[0], sizeof(mmDP2_DP_DPHY_CRC_CNTL)/sizeof(mmDP2_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1b37, 2, &mmDP2_DP_DPHY_CRC_RESULT[0], sizeof(mmDP2_DP_DPHY_CRC_RESULT)/sizeof(mmDP2_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1b38, 2, &mmDP2_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP2_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP2_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1b39, 2, &mmDP2_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP2_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP2_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1b3a, 2, &mmDP2_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP2_DP_DPHY_FAST_TRAINING)/sizeof(mmDP2_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1b3b, 2, &mmDP2_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP2_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP2_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1b3c, 2, &mmDP2_DP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP2_DP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP2_DP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1b3d, 2, &mmDP2_DP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP2_DP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP2_DP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL", REG_MMIO, 0x1b41, 2, &mmDP2_DP_SEC_CNTL[0], sizeof(mmDP2_DP_SEC_CNTL)/sizeof(mmDP2_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL1", REG_MMIO, 0x1b42, 2, &mmDP2_DP_SEC_CNTL1[0], sizeof(mmDP2_DP_SEC_CNTL1)/sizeof(mmDP2_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING1", REG_MMIO, 0x1b43, 2, &mmDP2_DP_SEC_FRAMING1[0], sizeof(mmDP2_DP_SEC_FRAMING1)/sizeof(mmDP2_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING2", REG_MMIO, 0x1b44, 2, &mmDP2_DP_SEC_FRAMING2[0], sizeof(mmDP2_DP_SEC_FRAMING2)/sizeof(mmDP2_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING3", REG_MMIO, 0x1b45, 2, &mmDP2_DP_SEC_FRAMING3[0], sizeof(mmDP2_DP_SEC_FRAMING3)/sizeof(mmDP2_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING4", REG_MMIO, 0x1b46, 2, &mmDP2_DP_SEC_FRAMING4[0], sizeof(mmDP2_DP_SEC_FRAMING4)/sizeof(mmDP2_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N", REG_MMIO, 0x1b47, 2, &mmDP2_DP_SEC_AUD_N[0], sizeof(mmDP2_DP_SEC_AUD_N)/sizeof(mmDP2_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1b48, 2, &mmDP2_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP2_DP_SEC_AUD_N_READBACK)/sizeof(mmDP2_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M", REG_MMIO, 0x1b49, 2, &mmDP2_DP_SEC_AUD_M[0], sizeof(mmDP2_DP_SEC_AUD_M)/sizeof(mmDP2_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1b4a, 2, &mmDP2_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP2_DP_SEC_AUD_M_READBACK)/sizeof(mmDP2_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP2_DP_SEC_TIMESTAMP", REG_MMIO, 0x1b4b, 2, &mmDP2_DP_SEC_TIMESTAMP[0], sizeof(mmDP2_DP_SEC_TIMESTAMP)/sizeof(mmDP2_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP2_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1b4c, 2, &mmDP2_DP_SEC_PACKET_CNTL[0], sizeof(mmDP2_DP_SEC_PACKET_CNTL)/sizeof(mmDP2_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_MSE_RATE_CNTL", REG_MMIO, 0x1b4d, 2, &mmDP2_DP_MSE_RATE_CNTL[0], sizeof(mmDP2_DP_MSE_RATE_CNTL)/sizeof(mmDP2_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1b4f, 2, &mmDP2_DP_MSE_RATE_UPDATE[0], sizeof(mmDP2_DP_MSE_RATE_UPDATE)/sizeof(mmDP2_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT0", REG_MMIO, 0x1b50, 2, &mmDP2_DP_MSE_SAT0[0], sizeof(mmDP2_DP_MSE_SAT0)/sizeof(mmDP2_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT1", REG_MMIO, 0x1b51, 2, &mmDP2_DP_MSE_SAT1[0], sizeof(mmDP2_DP_MSE_SAT1)/sizeof(mmDP2_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT2", REG_MMIO, 0x1b52, 2, &mmDP2_DP_MSE_SAT2[0], sizeof(mmDP2_DP_MSE_SAT2)/sizeof(mmDP2_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1b53, 2, &mmDP2_DP_MSE_SAT_UPDATE[0], sizeof(mmDP2_DP_MSE_SAT_UPDATE)/sizeof(mmDP2_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP2_DP_MSE_LINK_TIMING", REG_MMIO, 0x1b54, 2, &mmDP2_DP_MSE_LINK_TIMING[0], sizeof(mmDP2_DP_MSE_LINK_TIMING)/sizeof(mmDP2_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP2_DP_MSE_MISC_CNTL", REG_MMIO, 0x1b55, 2, &mmDP2_DP_MSE_MISC_CNTL[0], sizeof(mmDP2_DP_MSE_MISC_CNTL)/sizeof(mmDP2_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x1b5a, 2, &mmDP2_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP2_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP2_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x1b5b, 2, &mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT0_STATUS", REG_MMIO, 0x1b5d, 2, &mmDP2_DP_MSE_SAT0_STATUS[0], sizeof(mmDP2_DP_MSE_SAT0_STATUS)/sizeof(mmDP2_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT1_STATUS", REG_MMIO, 0x1b5e, 2, &mmDP2_DP_MSE_SAT1_STATUS[0], sizeof(mmDP2_DP_MSE_SAT1_STATUS)/sizeof(mmDP2_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT2_STATUS", REG_MMIO, 0x1b5f, 2, &mmDP2_DP_MSE_SAT2_STATUS[0], sizeof(mmDP2_DP_MSE_SAT2_STATUS)/sizeof(mmDP2_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDIG3_DIG_FE_CNTL", REG_MMIO, 0x1b7e, 2, &mmDIG3_DIG_FE_CNTL[0], sizeof(mmDIG3_DIG_FE_CNTL)/sizeof(mmDIG3_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1b7f, 2, &mmDIG3_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG3_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG3_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1b80, 2, &mmDIG3_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG3_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG3_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG3_DIG_CLOCK_PATTERN", REG_MMIO, 0x1b81, 2, &mmDIG3_DIG_CLOCK_PATTERN[0], sizeof(mmDIG3_DIG_CLOCK_PATTERN)/sizeof(mmDIG3_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG3_DIG_TEST_PATTERN", REG_MMIO, 0x1b82, 2, &mmDIG3_DIG_TEST_PATTERN[0], sizeof(mmDIG3_DIG_TEST_PATTERN)/sizeof(mmDIG3_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG3_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1b83, 2, &mmDIG3_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG3_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG3_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG3_DIG_FIFO_STATUS", REG_MMIO, 0x1b84, 2, &mmDIG3_DIG_FIFO_STATUS[0], sizeof(mmDIG3_DIG_FIFO_STATUS)/sizeof(mmDIG3_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG3_HDMI_CONTROL", REG_MMIO, 0x1b87, 2, &mmDIG3_HDMI_CONTROL[0], sizeof(mmDIG3_HDMI_CONTROL)/sizeof(mmDIG3_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_STATUS", REG_MMIO, 0x1b88, 2, &mmDIG3_HDMI_STATUS[0], sizeof(mmDIG3_HDMI_STATUS)/sizeof(mmDIG3_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG3_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1b89, 2, &mmDIG3_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG3_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG3_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1b8a, 2, &mmDIG3_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG3_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG3_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1b8b, 2, &mmDIG3_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG3_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG3_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1b8c, 2, &mmDIG3_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1b8d, 2, &mmDIG3_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1b8e, 2, &mmDIG3_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1b8f, 2, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GC", REG_MMIO, 0x1b91, 2, &mmDIG3_HDMI_GC[0], sizeof(mmDIG3_HDMI_GC)/sizeof(mmDIG3_HDMI_GC[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1b92, 2, &mmDIG3_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_0", REG_MMIO, 0x1b93, 2, &mmDIG3_AFMT_ISRC1_0[0], sizeof(mmDIG3_AFMT_ISRC1_0)/sizeof(mmDIG3_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_1", REG_MMIO, 0x1b94, 2, &mmDIG3_AFMT_ISRC1_1[0], sizeof(mmDIG3_AFMT_ISRC1_1)/sizeof(mmDIG3_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_2", REG_MMIO, 0x1b95, 2, &mmDIG3_AFMT_ISRC1_2[0], sizeof(mmDIG3_AFMT_ISRC1_2)/sizeof(mmDIG3_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_3", REG_MMIO, 0x1b96, 2, &mmDIG3_AFMT_ISRC1_3[0], sizeof(mmDIG3_AFMT_ISRC1_3)/sizeof(mmDIG3_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_4", REG_MMIO, 0x1b97, 2, &mmDIG3_AFMT_ISRC1_4[0], sizeof(mmDIG3_AFMT_ISRC1_4)/sizeof(mmDIG3_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_0", REG_MMIO, 0x1b98, 2, &mmDIG3_AFMT_ISRC2_0[0], sizeof(mmDIG3_AFMT_ISRC2_0)/sizeof(mmDIG3_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_1", REG_MMIO, 0x1b99, 2, &mmDIG3_AFMT_ISRC2_1[0], sizeof(mmDIG3_AFMT_ISRC2_1)/sizeof(mmDIG3_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_2", REG_MMIO, 0x1b9a, 2, &mmDIG3_AFMT_ISRC2_2[0], sizeof(mmDIG3_AFMT_ISRC2_2)/sizeof(mmDIG3_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_3", REG_MMIO, 0x1b9b, 2, &mmDIG3_AFMT_ISRC2_3[0], sizeof(mmDIG3_AFMT_ISRC2_3)/sizeof(mmDIG3_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO0", REG_MMIO, 0x1b9c, 2, &mmDIG3_AFMT_AVI_INFO0[0], sizeof(mmDIG3_AFMT_AVI_INFO0)/sizeof(mmDIG3_AFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO1", REG_MMIO, 0x1b9d, 2, &mmDIG3_AFMT_AVI_INFO1[0], sizeof(mmDIG3_AFMT_AVI_INFO1)/sizeof(mmDIG3_AFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO2", REG_MMIO, 0x1b9e, 2, &mmDIG3_AFMT_AVI_INFO2[0], sizeof(mmDIG3_AFMT_AVI_INFO2)/sizeof(mmDIG3_AFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO3", REG_MMIO, 0x1b9f, 2, &mmDIG3_AFMT_AVI_INFO3[0], sizeof(mmDIG3_AFMT_AVI_INFO3)/sizeof(mmDIG3_AFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO0", REG_MMIO, 0x1ba0, 2, &mmDIG3_AFMT_MPEG_INFO0[0], sizeof(mmDIG3_AFMT_MPEG_INFO0)/sizeof(mmDIG3_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO1", REG_MMIO, 0x1ba1, 2, &mmDIG3_AFMT_MPEG_INFO1[0], sizeof(mmDIG3_AFMT_MPEG_INFO1)/sizeof(mmDIG3_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_HDR", REG_MMIO, 0x1ba2, 2, &mmDIG3_AFMT_GENERIC_HDR[0], sizeof(mmDIG3_AFMT_GENERIC_HDR)/sizeof(mmDIG3_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_0", REG_MMIO, 0x1ba3, 2, &mmDIG3_AFMT_GENERIC_0[0], sizeof(mmDIG3_AFMT_GENERIC_0)/sizeof(mmDIG3_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_1", REG_MMIO, 0x1ba4, 2, &mmDIG3_AFMT_GENERIC_1[0], sizeof(mmDIG3_AFMT_GENERIC_1)/sizeof(mmDIG3_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_2", REG_MMIO, 0x1ba5, 2, &mmDIG3_AFMT_GENERIC_2[0], sizeof(mmDIG3_AFMT_GENERIC_2)/sizeof(mmDIG3_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_3", REG_MMIO, 0x1ba6, 2, &mmDIG3_AFMT_GENERIC_3[0], sizeof(mmDIG3_AFMT_GENERIC_3)/sizeof(mmDIG3_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_4", REG_MMIO, 0x1ba7, 2, &mmDIG3_AFMT_GENERIC_4[0], sizeof(mmDIG3_AFMT_GENERIC_4)/sizeof(mmDIG3_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_5", REG_MMIO, 0x1ba8, 2, &mmDIG3_AFMT_GENERIC_5[0], sizeof(mmDIG3_AFMT_GENERIC_5)/sizeof(mmDIG3_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_6", REG_MMIO, 0x1ba9, 2, &mmDIG3_AFMT_GENERIC_6[0], sizeof(mmDIG3_AFMT_GENERIC_6)/sizeof(mmDIG3_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_7", REG_MMIO, 0x1baa, 2, &mmDIG3_AFMT_GENERIC_7[0], sizeof(mmDIG3_AFMT_GENERIC_7)/sizeof(mmDIG3_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1bab, 2, &mmDIG3_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_0", REG_MMIO, 0x1bac, 2, &mmDIG3_HDMI_ACR_32_0[0], sizeof(mmDIG3_HDMI_ACR_32_0)/sizeof(mmDIG3_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_1", REG_MMIO, 0x1bad, 2, &mmDIG3_HDMI_ACR_32_1[0], sizeof(mmDIG3_HDMI_ACR_32_1)/sizeof(mmDIG3_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_0", REG_MMIO, 0x1bae, 2, &mmDIG3_HDMI_ACR_44_0[0], sizeof(mmDIG3_HDMI_ACR_44_0)/sizeof(mmDIG3_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_1", REG_MMIO, 0x1baf, 2, &mmDIG3_HDMI_ACR_44_1[0], sizeof(mmDIG3_HDMI_ACR_44_1)/sizeof(mmDIG3_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_0", REG_MMIO, 0x1bb0, 2, &mmDIG3_HDMI_ACR_48_0[0], sizeof(mmDIG3_HDMI_ACR_48_0)/sizeof(mmDIG3_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_1", REG_MMIO, 0x1bb1, 2, &mmDIG3_HDMI_ACR_48_1[0], sizeof(mmDIG3_HDMI_ACR_48_1)/sizeof(mmDIG3_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_0", REG_MMIO, 0x1bb2, 2, &mmDIG3_HDMI_ACR_STATUS_0[0], sizeof(mmDIG3_HDMI_ACR_STATUS_0)/sizeof(mmDIG3_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_1", REG_MMIO, 0x1bb3, 2, &mmDIG3_HDMI_ACR_STATUS_1[0], sizeof(mmDIG3_HDMI_ACR_STATUS_1)/sizeof(mmDIG3_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO0", REG_MMIO, 0x1bb4, 2, &mmDIG3_AFMT_AUDIO_INFO0[0], sizeof(mmDIG3_AFMT_AUDIO_INFO0)/sizeof(mmDIG3_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO1", REG_MMIO, 0x1bb5, 2, &mmDIG3_AFMT_AUDIO_INFO1[0], sizeof(mmDIG3_AFMT_AUDIO_INFO1)/sizeof(mmDIG3_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG3_AFMT_60958_0", REG_MMIO, 0x1bb6, 2, &mmDIG3_AFMT_60958_0[0], sizeof(mmDIG3_AFMT_60958_0)/sizeof(mmDIG3_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_60958_1", REG_MMIO, 0x1bb7, 2, &mmDIG3_AFMT_60958_1[0], sizeof(mmDIG3_AFMT_60958_1)/sizeof(mmDIG3_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1bb8, 2, &mmDIG3_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG3_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG3_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1bb9, 2, &mmDIG3_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL0)/sizeof(mmDIG3_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1bba, 2, &mmDIG3_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL1)/sizeof(mmDIG3_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1bbb, 2, &mmDIG3_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL2)/sizeof(mmDIG3_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1bbc, 2, &mmDIG3_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL3)/sizeof(mmDIG3_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG3_AFMT_60958_2", REG_MMIO, 0x1bbd, 2, &mmDIG3_AFMT_60958_2[0], sizeof(mmDIG3_AFMT_60958_2)/sizeof(mmDIG3_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1bbe, 2, &mmDIG3_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG3_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG3_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG3_AFMT_STATUS", REG_MMIO, 0x1bbf, 2, &mmDIG3_AFMT_STATUS[0], sizeof(mmDIG3_AFMT_STATUS)/sizeof(mmDIG3_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1bc0, 2, &mmDIG3_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1bc1, 2, &mmDIG3_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG3_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG3_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1bc2, 2, &mmDIG3_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG3_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG3_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1bc3, 2, &mmDIG3_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG3_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG3_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG3_DIG_BE_CNTL", REG_MMIO, 0x1bc5, 2, &mmDIG3_DIG_BE_CNTL[0], sizeof(mmDIG3_DIG_BE_CNTL)/sizeof(mmDIG3_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_BE_EN_CNTL", REG_MMIO, 0x1bc6, 2, &mmDIG3_DIG_BE_EN_CNTL[0], sizeof(mmDIG3_DIG_BE_EN_CNTL)/sizeof(mmDIG3_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CNTL", REG_MMIO, 0x1be9, 2, &mmDIG3_TMDS_CNTL[0], sizeof(mmDIG3_TMDS_CNTL)/sizeof(mmDIG3_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CONTROL_CHAR", REG_MMIO, 0x1bea, 2, &mmDIG3_TMDS_CONTROL_CHAR[0], sizeof(mmDIG3_TMDS_CONTROL_CHAR)/sizeof(mmDIG3_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG3_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1beb, 2, &mmDIG3_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG3_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG3_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG3_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1bec, 2, &mmDIG3_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG3_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG3_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1bed, 2, &mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1bee, 2, &mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG3_TMDS_CTL_BITS", REG_MMIO, 0x1bf0, 2, &mmDIG3_TMDS_CTL_BITS[0], sizeof(mmDIG3_TMDS_CTL_BITS)/sizeof(mmDIG3_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG3_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1bf1, 2, &mmDIG3_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG3_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG3_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1bf3, 2, &mmDIG3_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG3_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG3_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1bf4, 2, &mmDIG3_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG3_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG3_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_VERSION", REG_MMIO, 0x1bf6, 2, &mmDIG3_DIG_VERSION[0], sizeof(mmDIG3_DIG_VERSION)/sizeof(mmDIG3_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG3_DIG_LANE_ENABLE", REG_MMIO, 0x1bf7, 2, &mmDIG3_DIG_LANE_ENABLE[0], sizeof(mmDIG3_DIG_LANE_ENABLE)/sizeof(mmDIG3_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG3_AFMT_CNTL", REG_MMIO, 0x1bfc, 2, &mmDIG3_AFMT_CNTL[0], sizeof(mmDIG3_AFMT_CNTL)/sizeof(mmDIG3_AFMT_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_LINK_CNTL", REG_MMIO, 0x1c1e, 2, &mmDP3_DP_LINK_CNTL[0], sizeof(mmDP3_DP_LINK_CNTL)/sizeof(mmDP3_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_PIXEL_FORMAT", REG_MMIO, 0x1c1f, 2, &mmDP3_DP_PIXEL_FORMAT[0], sizeof(mmDP3_DP_PIXEL_FORMAT)/sizeof(mmDP3_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP3_DP_MSA_COLORIMETRY", REG_MMIO, 0x1c20, 2, &mmDP3_DP_MSA_COLORIMETRY[0], sizeof(mmDP3_DP_MSA_COLORIMETRY)/sizeof(mmDP3_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP3_DP_CONFIG", REG_MMIO, 0x1c21, 2, &mmDP3_DP_CONFIG[0], sizeof(mmDP3_DP_CONFIG)/sizeof(mmDP3_DP_CONFIG[0]), 0, 0 },
	{ "mmDP3_DP_VID_STREAM_CNTL", REG_MMIO, 0x1c22, 2, &mmDP3_DP_VID_STREAM_CNTL[0], sizeof(mmDP3_DP_VID_STREAM_CNTL)/sizeof(mmDP3_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_STEER_FIFO", REG_MMIO, 0x1c23, 2, &mmDP3_DP_STEER_FIFO[0], sizeof(mmDP3_DP_STEER_FIFO)/sizeof(mmDP3_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP3_DP_MSA_MISC", REG_MMIO, 0x1c24, 2, &mmDP3_DP_MSA_MISC[0], sizeof(mmDP3_DP_MSA_MISC)/sizeof(mmDP3_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP3_DP_VID_TIMING", REG_MMIO, 0x1c26, 2, &mmDP3_DP_VID_TIMING[0], sizeof(mmDP3_DP_VID_TIMING)/sizeof(mmDP3_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP3_DP_VID_N", REG_MMIO, 0x1c27, 2, &mmDP3_DP_VID_N[0], sizeof(mmDP3_DP_VID_N)/sizeof(mmDP3_DP_VID_N[0]), 0, 0 },
	{ "mmDP3_DP_VID_M", REG_MMIO, 0x1c28, 2, &mmDP3_DP_VID_M[0], sizeof(mmDP3_DP_VID_M)/sizeof(mmDP3_DP_VID_M[0]), 0, 0 },
	{ "mmDP3_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1c29, 2, &mmDP3_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP3_DP_LINK_FRAMING_CNTL)/sizeof(mmDP3_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1c2a, 2, &mmDP3_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP3_DP_HBR2_EYE_PATTERN)/sizeof(mmDP3_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP3_DP_VID_MSA_VBID", REG_MMIO, 0x1c2b, 2, &mmDP3_DP_VID_MSA_VBID[0], sizeof(mmDP3_DP_VID_MSA_VBID)/sizeof(mmDP3_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP3_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1c2c, 2, &mmDP3_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP3_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP3_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CNTL", REG_MMIO, 0x1c2d, 2, &mmDP3_DP_DPHY_CNTL[0], sizeof(mmDP3_DP_DPHY_CNTL)/sizeof(mmDP3_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1c2e, 2, &mmDP3_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP3_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP3_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SYM0", REG_MMIO, 0x1c2f, 2, &mmDP3_DP_DPHY_SYM0[0], sizeof(mmDP3_DP_DPHY_SYM0)/sizeof(mmDP3_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SYM1", REG_MMIO, 0x1c30, 2, &mmDP3_DP_DPHY_SYM1[0], sizeof(mmDP3_DP_DPHY_SYM1)/sizeof(mmDP3_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SYM2", REG_MMIO, 0x1c31, 2, &mmDP3_DP_DPHY_SYM2[0], sizeof(mmDP3_DP_DPHY_SYM2)/sizeof(mmDP3_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1c32, 2, &mmDP3_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP3_DP_DPHY_8B10B_CNTL)/sizeof(mmDP3_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1c33, 2, &mmDP3_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP3_DP_DPHY_PRBS_CNTL)/sizeof(mmDP3_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1c34, 2, &mmDP3_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP3_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP3_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_EN", REG_MMIO, 0x1c35, 2, &mmDP3_DP_DPHY_CRC_EN[0], sizeof(mmDP3_DP_DPHY_CRC_EN)/sizeof(mmDP3_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1c36, 2, &mmDP3_DP_DPHY_CRC_CNTL[0], sizeof(mmDP3_DP_DPHY_CRC_CNTL)/sizeof(mmDP3_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1c37, 2, &mmDP3_DP_DPHY_CRC_RESULT[0], sizeof(mmDP3_DP_DPHY_CRC_RESULT)/sizeof(mmDP3_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1c38, 2, &mmDP3_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP3_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP3_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1c39, 2, &mmDP3_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP3_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP3_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1c3a, 2, &mmDP3_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP3_DP_DPHY_FAST_TRAINING)/sizeof(mmDP3_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1c3b, 2, &mmDP3_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP3_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP3_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1c3c, 2, &mmDP3_DP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP3_DP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP3_DP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1c3d, 2, &mmDP3_DP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP3_DP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP3_DP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL", REG_MMIO, 0x1c41, 2, &mmDP3_DP_SEC_CNTL[0], sizeof(mmDP3_DP_SEC_CNTL)/sizeof(mmDP3_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL1", REG_MMIO, 0x1c42, 2, &mmDP3_DP_SEC_CNTL1[0], sizeof(mmDP3_DP_SEC_CNTL1)/sizeof(mmDP3_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING1", REG_MMIO, 0x1c43, 2, &mmDP3_DP_SEC_FRAMING1[0], sizeof(mmDP3_DP_SEC_FRAMING1)/sizeof(mmDP3_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING2", REG_MMIO, 0x1c44, 2, &mmDP3_DP_SEC_FRAMING2[0], sizeof(mmDP3_DP_SEC_FRAMING2)/sizeof(mmDP3_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING3", REG_MMIO, 0x1c45, 2, &mmDP3_DP_SEC_FRAMING3[0], sizeof(mmDP3_DP_SEC_FRAMING3)/sizeof(mmDP3_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING4", REG_MMIO, 0x1c46, 2, &mmDP3_DP_SEC_FRAMING4[0], sizeof(mmDP3_DP_SEC_FRAMING4)/sizeof(mmDP3_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N", REG_MMIO, 0x1c47, 2, &mmDP3_DP_SEC_AUD_N[0], sizeof(mmDP3_DP_SEC_AUD_N)/sizeof(mmDP3_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1c48, 2, &mmDP3_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP3_DP_SEC_AUD_N_READBACK)/sizeof(mmDP3_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M", REG_MMIO, 0x1c49, 2, &mmDP3_DP_SEC_AUD_M[0], sizeof(mmDP3_DP_SEC_AUD_M)/sizeof(mmDP3_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1c4a, 2, &mmDP3_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP3_DP_SEC_AUD_M_READBACK)/sizeof(mmDP3_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP3_DP_SEC_TIMESTAMP", REG_MMIO, 0x1c4b, 2, &mmDP3_DP_SEC_TIMESTAMP[0], sizeof(mmDP3_DP_SEC_TIMESTAMP)/sizeof(mmDP3_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP3_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1c4c, 2, &mmDP3_DP_SEC_PACKET_CNTL[0], sizeof(mmDP3_DP_SEC_PACKET_CNTL)/sizeof(mmDP3_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_MSE_RATE_CNTL", REG_MMIO, 0x1c4d, 2, &mmDP3_DP_MSE_RATE_CNTL[0], sizeof(mmDP3_DP_MSE_RATE_CNTL)/sizeof(mmDP3_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1c4f, 2, &mmDP3_DP_MSE_RATE_UPDATE[0], sizeof(mmDP3_DP_MSE_RATE_UPDATE)/sizeof(mmDP3_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT0", REG_MMIO, 0x1c50, 2, &mmDP3_DP_MSE_SAT0[0], sizeof(mmDP3_DP_MSE_SAT0)/sizeof(mmDP3_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT1", REG_MMIO, 0x1c51, 2, &mmDP3_DP_MSE_SAT1[0], sizeof(mmDP3_DP_MSE_SAT1)/sizeof(mmDP3_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT2", REG_MMIO, 0x1c52, 2, &mmDP3_DP_MSE_SAT2[0], sizeof(mmDP3_DP_MSE_SAT2)/sizeof(mmDP3_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1c53, 2, &mmDP3_DP_MSE_SAT_UPDATE[0], sizeof(mmDP3_DP_MSE_SAT_UPDATE)/sizeof(mmDP3_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP3_DP_MSE_LINK_TIMING", REG_MMIO, 0x1c54, 2, &mmDP3_DP_MSE_LINK_TIMING[0], sizeof(mmDP3_DP_MSE_LINK_TIMING)/sizeof(mmDP3_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP3_DP_MSE_MISC_CNTL", REG_MMIO, 0x1c55, 2, &mmDP3_DP_MSE_MISC_CNTL[0], sizeof(mmDP3_DP_MSE_MISC_CNTL)/sizeof(mmDP3_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x1c5a, 2, &mmDP3_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP3_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP3_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x1c5b, 2, &mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT0_STATUS", REG_MMIO, 0x1c5d, 2, &mmDP3_DP_MSE_SAT0_STATUS[0], sizeof(mmDP3_DP_MSE_SAT0_STATUS)/sizeof(mmDP3_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT1_STATUS", REG_MMIO, 0x1c5e, 2, &mmDP3_DP_MSE_SAT1_STATUS[0], sizeof(mmDP3_DP_MSE_SAT1_STATUS)/sizeof(mmDP3_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT2_STATUS", REG_MMIO, 0x1c5f, 2, &mmDP3_DP_MSE_SAT2_STATUS[0], sizeof(mmDP3_DP_MSE_SAT2_STATUS)/sizeof(mmDP3_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDIG4_DIG_FE_CNTL", REG_MMIO, 0x1c7e, 2, &mmDIG4_DIG_FE_CNTL[0], sizeof(mmDIG4_DIG_FE_CNTL)/sizeof(mmDIG4_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1c7f, 2, &mmDIG4_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG4_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG4_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1c80, 2, &mmDIG4_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG4_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG4_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG4_DIG_CLOCK_PATTERN", REG_MMIO, 0x1c81, 2, &mmDIG4_DIG_CLOCK_PATTERN[0], sizeof(mmDIG4_DIG_CLOCK_PATTERN)/sizeof(mmDIG4_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG4_DIG_TEST_PATTERN", REG_MMIO, 0x1c82, 2, &mmDIG4_DIG_TEST_PATTERN[0], sizeof(mmDIG4_DIG_TEST_PATTERN)/sizeof(mmDIG4_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG4_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1c83, 2, &mmDIG4_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG4_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG4_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG4_DIG_FIFO_STATUS", REG_MMIO, 0x1c84, 2, &mmDIG4_DIG_FIFO_STATUS[0], sizeof(mmDIG4_DIG_FIFO_STATUS)/sizeof(mmDIG4_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG4_HDMI_CONTROL", REG_MMIO, 0x1c87, 2, &mmDIG4_HDMI_CONTROL[0], sizeof(mmDIG4_HDMI_CONTROL)/sizeof(mmDIG4_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_STATUS", REG_MMIO, 0x1c88, 2, &mmDIG4_HDMI_STATUS[0], sizeof(mmDIG4_HDMI_STATUS)/sizeof(mmDIG4_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG4_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1c89, 2, &mmDIG4_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG4_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG4_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1c8a, 2, &mmDIG4_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG4_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG4_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1c8b, 2, &mmDIG4_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG4_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG4_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1c8c, 2, &mmDIG4_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1c8d, 2, &mmDIG4_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1c8e, 2, &mmDIG4_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1c8f, 2, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GC", REG_MMIO, 0x1c91, 2, &mmDIG4_HDMI_GC[0], sizeof(mmDIG4_HDMI_GC)/sizeof(mmDIG4_HDMI_GC[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1c92, 2, &mmDIG4_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_0", REG_MMIO, 0x1c93, 2, &mmDIG4_AFMT_ISRC1_0[0], sizeof(mmDIG4_AFMT_ISRC1_0)/sizeof(mmDIG4_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_1", REG_MMIO, 0x1c94, 2, &mmDIG4_AFMT_ISRC1_1[0], sizeof(mmDIG4_AFMT_ISRC1_1)/sizeof(mmDIG4_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_2", REG_MMIO, 0x1c95, 2, &mmDIG4_AFMT_ISRC1_2[0], sizeof(mmDIG4_AFMT_ISRC1_2)/sizeof(mmDIG4_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_3", REG_MMIO, 0x1c96, 2, &mmDIG4_AFMT_ISRC1_3[0], sizeof(mmDIG4_AFMT_ISRC1_3)/sizeof(mmDIG4_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_4", REG_MMIO, 0x1c97, 2, &mmDIG4_AFMT_ISRC1_4[0], sizeof(mmDIG4_AFMT_ISRC1_4)/sizeof(mmDIG4_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_0", REG_MMIO, 0x1c98, 2, &mmDIG4_AFMT_ISRC2_0[0], sizeof(mmDIG4_AFMT_ISRC2_0)/sizeof(mmDIG4_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_1", REG_MMIO, 0x1c99, 2, &mmDIG4_AFMT_ISRC2_1[0], sizeof(mmDIG4_AFMT_ISRC2_1)/sizeof(mmDIG4_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_2", REG_MMIO, 0x1c9a, 2, &mmDIG4_AFMT_ISRC2_2[0], sizeof(mmDIG4_AFMT_ISRC2_2)/sizeof(mmDIG4_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_3", REG_MMIO, 0x1c9b, 2, &mmDIG4_AFMT_ISRC2_3[0], sizeof(mmDIG4_AFMT_ISRC2_3)/sizeof(mmDIG4_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO0", REG_MMIO, 0x1c9c, 2, &mmDIG4_AFMT_AVI_INFO0[0], sizeof(mmDIG4_AFMT_AVI_INFO0)/sizeof(mmDIG4_AFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO1", REG_MMIO, 0x1c9d, 2, &mmDIG4_AFMT_AVI_INFO1[0], sizeof(mmDIG4_AFMT_AVI_INFO1)/sizeof(mmDIG4_AFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO2", REG_MMIO, 0x1c9e, 2, &mmDIG4_AFMT_AVI_INFO2[0], sizeof(mmDIG4_AFMT_AVI_INFO2)/sizeof(mmDIG4_AFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO3", REG_MMIO, 0x1c9f, 2, &mmDIG4_AFMT_AVI_INFO3[0], sizeof(mmDIG4_AFMT_AVI_INFO3)/sizeof(mmDIG4_AFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO0", REG_MMIO, 0x1ca0, 2, &mmDIG4_AFMT_MPEG_INFO0[0], sizeof(mmDIG4_AFMT_MPEG_INFO0)/sizeof(mmDIG4_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO1", REG_MMIO, 0x1ca1, 2, &mmDIG4_AFMT_MPEG_INFO1[0], sizeof(mmDIG4_AFMT_MPEG_INFO1)/sizeof(mmDIG4_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_HDR", REG_MMIO, 0x1ca2, 2, &mmDIG4_AFMT_GENERIC_HDR[0], sizeof(mmDIG4_AFMT_GENERIC_HDR)/sizeof(mmDIG4_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_0", REG_MMIO, 0x1ca3, 2, &mmDIG4_AFMT_GENERIC_0[0], sizeof(mmDIG4_AFMT_GENERIC_0)/sizeof(mmDIG4_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_1", REG_MMIO, 0x1ca4, 2, &mmDIG4_AFMT_GENERIC_1[0], sizeof(mmDIG4_AFMT_GENERIC_1)/sizeof(mmDIG4_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_2", REG_MMIO, 0x1ca5, 2, &mmDIG4_AFMT_GENERIC_2[0], sizeof(mmDIG4_AFMT_GENERIC_2)/sizeof(mmDIG4_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_3", REG_MMIO, 0x1ca6, 2, &mmDIG4_AFMT_GENERIC_3[0], sizeof(mmDIG4_AFMT_GENERIC_3)/sizeof(mmDIG4_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_4", REG_MMIO, 0x1ca7, 2, &mmDIG4_AFMT_GENERIC_4[0], sizeof(mmDIG4_AFMT_GENERIC_4)/sizeof(mmDIG4_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_5", REG_MMIO, 0x1ca8, 2, &mmDIG4_AFMT_GENERIC_5[0], sizeof(mmDIG4_AFMT_GENERIC_5)/sizeof(mmDIG4_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_6", REG_MMIO, 0x1ca9, 2, &mmDIG4_AFMT_GENERIC_6[0], sizeof(mmDIG4_AFMT_GENERIC_6)/sizeof(mmDIG4_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_7", REG_MMIO, 0x1caa, 2, &mmDIG4_AFMT_GENERIC_7[0], sizeof(mmDIG4_AFMT_GENERIC_7)/sizeof(mmDIG4_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1cab, 2, &mmDIG4_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_0", REG_MMIO, 0x1cac, 2, &mmDIG4_HDMI_ACR_32_0[0], sizeof(mmDIG4_HDMI_ACR_32_0)/sizeof(mmDIG4_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_1", REG_MMIO, 0x1cad, 2, &mmDIG4_HDMI_ACR_32_1[0], sizeof(mmDIG4_HDMI_ACR_32_1)/sizeof(mmDIG4_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_0", REG_MMIO, 0x1cae, 2, &mmDIG4_HDMI_ACR_44_0[0], sizeof(mmDIG4_HDMI_ACR_44_0)/sizeof(mmDIG4_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_1", REG_MMIO, 0x1caf, 2, &mmDIG4_HDMI_ACR_44_1[0], sizeof(mmDIG4_HDMI_ACR_44_1)/sizeof(mmDIG4_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_0", REG_MMIO, 0x1cb0, 2, &mmDIG4_HDMI_ACR_48_0[0], sizeof(mmDIG4_HDMI_ACR_48_0)/sizeof(mmDIG4_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_1", REG_MMIO, 0x1cb1, 2, &mmDIG4_HDMI_ACR_48_1[0], sizeof(mmDIG4_HDMI_ACR_48_1)/sizeof(mmDIG4_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_0", REG_MMIO, 0x1cb2, 2, &mmDIG4_HDMI_ACR_STATUS_0[0], sizeof(mmDIG4_HDMI_ACR_STATUS_0)/sizeof(mmDIG4_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_1", REG_MMIO, 0x1cb3, 2, &mmDIG4_HDMI_ACR_STATUS_1[0], sizeof(mmDIG4_HDMI_ACR_STATUS_1)/sizeof(mmDIG4_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO0", REG_MMIO, 0x1cb4, 2, &mmDIG4_AFMT_AUDIO_INFO0[0], sizeof(mmDIG4_AFMT_AUDIO_INFO0)/sizeof(mmDIG4_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO1", REG_MMIO, 0x1cb5, 2, &mmDIG4_AFMT_AUDIO_INFO1[0], sizeof(mmDIG4_AFMT_AUDIO_INFO1)/sizeof(mmDIG4_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG4_AFMT_60958_0", REG_MMIO, 0x1cb6, 2, &mmDIG4_AFMT_60958_0[0], sizeof(mmDIG4_AFMT_60958_0)/sizeof(mmDIG4_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_60958_1", REG_MMIO, 0x1cb7, 2, &mmDIG4_AFMT_60958_1[0], sizeof(mmDIG4_AFMT_60958_1)/sizeof(mmDIG4_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1cb8, 2, &mmDIG4_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG4_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG4_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1cb9, 2, &mmDIG4_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL0)/sizeof(mmDIG4_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1cba, 2, &mmDIG4_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL1)/sizeof(mmDIG4_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1cbb, 2, &mmDIG4_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL2)/sizeof(mmDIG4_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1cbc, 2, &mmDIG4_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL3)/sizeof(mmDIG4_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG4_AFMT_60958_2", REG_MMIO, 0x1cbd, 2, &mmDIG4_AFMT_60958_2[0], sizeof(mmDIG4_AFMT_60958_2)/sizeof(mmDIG4_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1cbe, 2, &mmDIG4_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG4_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG4_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG4_AFMT_STATUS", REG_MMIO, 0x1cbf, 2, &mmDIG4_AFMT_STATUS[0], sizeof(mmDIG4_AFMT_STATUS)/sizeof(mmDIG4_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1cc0, 2, &mmDIG4_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1cc1, 2, &mmDIG4_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG4_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG4_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1cc2, 2, &mmDIG4_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG4_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG4_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1cc3, 2, &mmDIG4_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG4_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG4_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG4_DIG_BE_CNTL", REG_MMIO, 0x1cc5, 2, &mmDIG4_DIG_BE_CNTL[0], sizeof(mmDIG4_DIG_BE_CNTL)/sizeof(mmDIG4_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_BE_EN_CNTL", REG_MMIO, 0x1cc6, 2, &mmDIG4_DIG_BE_EN_CNTL[0], sizeof(mmDIG4_DIG_BE_EN_CNTL)/sizeof(mmDIG4_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CNTL", REG_MMIO, 0x1ce9, 2, &mmDIG4_TMDS_CNTL[0], sizeof(mmDIG4_TMDS_CNTL)/sizeof(mmDIG4_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CONTROL_CHAR", REG_MMIO, 0x1cea, 2, &mmDIG4_TMDS_CONTROL_CHAR[0], sizeof(mmDIG4_TMDS_CONTROL_CHAR)/sizeof(mmDIG4_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG4_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1ceb, 2, &mmDIG4_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG4_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG4_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG4_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1cec, 2, &mmDIG4_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG4_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG4_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1ced, 2, &mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1cee, 2, &mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG4_TMDS_CTL_BITS", REG_MMIO, 0x1cf0, 2, &mmDIG4_TMDS_CTL_BITS[0], sizeof(mmDIG4_TMDS_CTL_BITS)/sizeof(mmDIG4_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG4_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1cf1, 2, &mmDIG4_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG4_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG4_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1cf3, 2, &mmDIG4_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG4_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG4_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1cf4, 2, &mmDIG4_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG4_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG4_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_VERSION", REG_MMIO, 0x1cf6, 2, &mmDIG4_DIG_VERSION[0], sizeof(mmDIG4_DIG_VERSION)/sizeof(mmDIG4_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG4_DIG_LANE_ENABLE", REG_MMIO, 0x1cf7, 2, &mmDIG4_DIG_LANE_ENABLE[0], sizeof(mmDIG4_DIG_LANE_ENABLE)/sizeof(mmDIG4_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG4_AFMT_CNTL", REG_MMIO, 0x1cfc, 2, &mmDIG4_AFMT_CNTL[0], sizeof(mmDIG4_AFMT_CNTL)/sizeof(mmDIG4_AFMT_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_LINK_CNTL", REG_MMIO, 0x1d1e, 2, &mmDP4_DP_LINK_CNTL[0], sizeof(mmDP4_DP_LINK_CNTL)/sizeof(mmDP4_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_PIXEL_FORMAT", REG_MMIO, 0x1d1f, 2, &mmDP4_DP_PIXEL_FORMAT[0], sizeof(mmDP4_DP_PIXEL_FORMAT)/sizeof(mmDP4_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP4_DP_MSA_COLORIMETRY", REG_MMIO, 0x1d20, 2, &mmDP4_DP_MSA_COLORIMETRY[0], sizeof(mmDP4_DP_MSA_COLORIMETRY)/sizeof(mmDP4_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP4_DP_CONFIG", REG_MMIO, 0x1d21, 2, &mmDP4_DP_CONFIG[0], sizeof(mmDP4_DP_CONFIG)/sizeof(mmDP4_DP_CONFIG[0]), 0, 0 },
	{ "mmDP4_DP_VID_STREAM_CNTL", REG_MMIO, 0x1d22, 2, &mmDP4_DP_VID_STREAM_CNTL[0], sizeof(mmDP4_DP_VID_STREAM_CNTL)/sizeof(mmDP4_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_STEER_FIFO", REG_MMIO, 0x1d23, 2, &mmDP4_DP_STEER_FIFO[0], sizeof(mmDP4_DP_STEER_FIFO)/sizeof(mmDP4_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP4_DP_MSA_MISC", REG_MMIO, 0x1d24, 2, &mmDP4_DP_MSA_MISC[0], sizeof(mmDP4_DP_MSA_MISC)/sizeof(mmDP4_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP4_DP_VID_TIMING", REG_MMIO, 0x1d26, 2, &mmDP4_DP_VID_TIMING[0], sizeof(mmDP4_DP_VID_TIMING)/sizeof(mmDP4_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP4_DP_VID_N", REG_MMIO, 0x1d27, 2, &mmDP4_DP_VID_N[0], sizeof(mmDP4_DP_VID_N)/sizeof(mmDP4_DP_VID_N[0]), 0, 0 },
	{ "mmDP4_DP_VID_M", REG_MMIO, 0x1d28, 2, &mmDP4_DP_VID_M[0], sizeof(mmDP4_DP_VID_M)/sizeof(mmDP4_DP_VID_M[0]), 0, 0 },
	{ "mmDP4_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1d29, 2, &mmDP4_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP4_DP_LINK_FRAMING_CNTL)/sizeof(mmDP4_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1d2a, 2, &mmDP4_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP4_DP_HBR2_EYE_PATTERN)/sizeof(mmDP4_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP4_DP_VID_MSA_VBID", REG_MMIO, 0x1d2b, 2, &mmDP4_DP_VID_MSA_VBID[0], sizeof(mmDP4_DP_VID_MSA_VBID)/sizeof(mmDP4_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP4_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1d2c, 2, &mmDP4_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP4_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP4_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CNTL", REG_MMIO, 0x1d2d, 2, &mmDP4_DP_DPHY_CNTL[0], sizeof(mmDP4_DP_DPHY_CNTL)/sizeof(mmDP4_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1d2e, 2, &mmDP4_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP4_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP4_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SYM0", REG_MMIO, 0x1d2f, 2, &mmDP4_DP_DPHY_SYM0[0], sizeof(mmDP4_DP_DPHY_SYM0)/sizeof(mmDP4_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SYM1", REG_MMIO, 0x1d30, 2, &mmDP4_DP_DPHY_SYM1[0], sizeof(mmDP4_DP_DPHY_SYM1)/sizeof(mmDP4_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SYM2", REG_MMIO, 0x1d31, 2, &mmDP4_DP_DPHY_SYM2[0], sizeof(mmDP4_DP_DPHY_SYM2)/sizeof(mmDP4_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1d32, 2, &mmDP4_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP4_DP_DPHY_8B10B_CNTL)/sizeof(mmDP4_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1d33, 2, &mmDP4_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP4_DP_DPHY_PRBS_CNTL)/sizeof(mmDP4_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1d34, 2, &mmDP4_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP4_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP4_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_EN", REG_MMIO, 0x1d35, 2, &mmDP4_DP_DPHY_CRC_EN[0], sizeof(mmDP4_DP_DPHY_CRC_EN)/sizeof(mmDP4_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1d36, 2, &mmDP4_DP_DPHY_CRC_CNTL[0], sizeof(mmDP4_DP_DPHY_CRC_CNTL)/sizeof(mmDP4_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1d37, 2, &mmDP4_DP_DPHY_CRC_RESULT[0], sizeof(mmDP4_DP_DPHY_CRC_RESULT)/sizeof(mmDP4_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1d38, 2, &mmDP4_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP4_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP4_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1d39, 2, &mmDP4_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP4_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP4_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1d3a, 2, &mmDP4_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP4_DP_DPHY_FAST_TRAINING)/sizeof(mmDP4_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1d3b, 2, &mmDP4_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP4_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP4_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1d3c, 2, &mmDP4_DP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP4_DP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP4_DP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1d3d, 2, &mmDP4_DP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP4_DP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP4_DP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL", REG_MMIO, 0x1d41, 2, &mmDP4_DP_SEC_CNTL[0], sizeof(mmDP4_DP_SEC_CNTL)/sizeof(mmDP4_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL1", REG_MMIO, 0x1d42, 2, &mmDP4_DP_SEC_CNTL1[0], sizeof(mmDP4_DP_SEC_CNTL1)/sizeof(mmDP4_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING1", REG_MMIO, 0x1d43, 2, &mmDP4_DP_SEC_FRAMING1[0], sizeof(mmDP4_DP_SEC_FRAMING1)/sizeof(mmDP4_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING2", REG_MMIO, 0x1d44, 2, &mmDP4_DP_SEC_FRAMING2[0], sizeof(mmDP4_DP_SEC_FRAMING2)/sizeof(mmDP4_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING3", REG_MMIO, 0x1d45, 2, &mmDP4_DP_SEC_FRAMING3[0], sizeof(mmDP4_DP_SEC_FRAMING3)/sizeof(mmDP4_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING4", REG_MMIO, 0x1d46, 2, &mmDP4_DP_SEC_FRAMING4[0], sizeof(mmDP4_DP_SEC_FRAMING4)/sizeof(mmDP4_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N", REG_MMIO, 0x1d47, 2, &mmDP4_DP_SEC_AUD_N[0], sizeof(mmDP4_DP_SEC_AUD_N)/sizeof(mmDP4_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1d48, 2, &mmDP4_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP4_DP_SEC_AUD_N_READBACK)/sizeof(mmDP4_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M", REG_MMIO, 0x1d49, 2, &mmDP4_DP_SEC_AUD_M[0], sizeof(mmDP4_DP_SEC_AUD_M)/sizeof(mmDP4_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1d4a, 2, &mmDP4_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP4_DP_SEC_AUD_M_READBACK)/sizeof(mmDP4_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP4_DP_SEC_TIMESTAMP", REG_MMIO, 0x1d4b, 2, &mmDP4_DP_SEC_TIMESTAMP[0], sizeof(mmDP4_DP_SEC_TIMESTAMP)/sizeof(mmDP4_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP4_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1d4c, 2, &mmDP4_DP_SEC_PACKET_CNTL[0], sizeof(mmDP4_DP_SEC_PACKET_CNTL)/sizeof(mmDP4_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_MSE_RATE_CNTL", REG_MMIO, 0x1d4d, 2, &mmDP4_DP_MSE_RATE_CNTL[0], sizeof(mmDP4_DP_MSE_RATE_CNTL)/sizeof(mmDP4_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1d4f, 2, &mmDP4_DP_MSE_RATE_UPDATE[0], sizeof(mmDP4_DP_MSE_RATE_UPDATE)/sizeof(mmDP4_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT0", REG_MMIO, 0x1d50, 2, &mmDP4_DP_MSE_SAT0[0], sizeof(mmDP4_DP_MSE_SAT0)/sizeof(mmDP4_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT1", REG_MMIO, 0x1d51, 2, &mmDP4_DP_MSE_SAT1[0], sizeof(mmDP4_DP_MSE_SAT1)/sizeof(mmDP4_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT2", REG_MMIO, 0x1d52, 2, &mmDP4_DP_MSE_SAT2[0], sizeof(mmDP4_DP_MSE_SAT2)/sizeof(mmDP4_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1d53, 2, &mmDP4_DP_MSE_SAT_UPDATE[0], sizeof(mmDP4_DP_MSE_SAT_UPDATE)/sizeof(mmDP4_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP4_DP_MSE_LINK_TIMING", REG_MMIO, 0x1d54, 2, &mmDP4_DP_MSE_LINK_TIMING[0], sizeof(mmDP4_DP_MSE_LINK_TIMING)/sizeof(mmDP4_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP4_DP_MSE_MISC_CNTL", REG_MMIO, 0x1d55, 2, &mmDP4_DP_MSE_MISC_CNTL[0], sizeof(mmDP4_DP_MSE_MISC_CNTL)/sizeof(mmDP4_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x1d5a, 2, &mmDP4_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP4_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP4_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x1d5b, 2, &mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT0_STATUS", REG_MMIO, 0x1d5d, 2, &mmDP4_DP_MSE_SAT0_STATUS[0], sizeof(mmDP4_DP_MSE_SAT0_STATUS)/sizeof(mmDP4_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT1_STATUS", REG_MMIO, 0x1d5e, 2, &mmDP4_DP_MSE_SAT1_STATUS[0], sizeof(mmDP4_DP_MSE_SAT1_STATUS)/sizeof(mmDP4_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT2_STATUS", REG_MMIO, 0x1d5f, 2, &mmDP4_DP_MSE_SAT2_STATUS[0], sizeof(mmDP4_DP_MSE_SAT2_STATUS)/sizeof(mmDP4_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDIG5_DIG_FE_CNTL", REG_MMIO, 0x1d7e, 2, &mmDIG5_DIG_FE_CNTL[0], sizeof(mmDIG5_DIG_FE_CNTL)/sizeof(mmDIG5_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1d7f, 2, &mmDIG5_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG5_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG5_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1d80, 2, &mmDIG5_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG5_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG5_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG5_DIG_CLOCK_PATTERN", REG_MMIO, 0x1d81, 2, &mmDIG5_DIG_CLOCK_PATTERN[0], sizeof(mmDIG5_DIG_CLOCK_PATTERN)/sizeof(mmDIG5_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG5_DIG_TEST_PATTERN", REG_MMIO, 0x1d82, 2, &mmDIG5_DIG_TEST_PATTERN[0], sizeof(mmDIG5_DIG_TEST_PATTERN)/sizeof(mmDIG5_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG5_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1d83, 2, &mmDIG5_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG5_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG5_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG5_DIG_FIFO_STATUS", REG_MMIO, 0x1d84, 2, &mmDIG5_DIG_FIFO_STATUS[0], sizeof(mmDIG5_DIG_FIFO_STATUS)/sizeof(mmDIG5_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG5_HDMI_CONTROL", REG_MMIO, 0x1d87, 2, &mmDIG5_HDMI_CONTROL[0], sizeof(mmDIG5_HDMI_CONTROL)/sizeof(mmDIG5_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_STATUS", REG_MMIO, 0x1d88, 2, &mmDIG5_HDMI_STATUS[0], sizeof(mmDIG5_HDMI_STATUS)/sizeof(mmDIG5_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG5_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1d89, 2, &mmDIG5_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG5_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG5_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1d8a, 2, &mmDIG5_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG5_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG5_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1d8b, 2, &mmDIG5_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG5_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG5_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1d8c, 2, &mmDIG5_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1d8d, 2, &mmDIG5_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1d8e, 2, &mmDIG5_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1d8f, 2, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GC", REG_MMIO, 0x1d91, 2, &mmDIG5_HDMI_GC[0], sizeof(mmDIG5_HDMI_GC)/sizeof(mmDIG5_HDMI_GC[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1d92, 2, &mmDIG5_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_0", REG_MMIO, 0x1d93, 2, &mmDIG5_AFMT_ISRC1_0[0], sizeof(mmDIG5_AFMT_ISRC1_0)/sizeof(mmDIG5_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_1", REG_MMIO, 0x1d94, 2, &mmDIG5_AFMT_ISRC1_1[0], sizeof(mmDIG5_AFMT_ISRC1_1)/sizeof(mmDIG5_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_2", REG_MMIO, 0x1d95, 2, &mmDIG5_AFMT_ISRC1_2[0], sizeof(mmDIG5_AFMT_ISRC1_2)/sizeof(mmDIG5_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_3", REG_MMIO, 0x1d96, 2, &mmDIG5_AFMT_ISRC1_3[0], sizeof(mmDIG5_AFMT_ISRC1_3)/sizeof(mmDIG5_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_4", REG_MMIO, 0x1d97, 2, &mmDIG5_AFMT_ISRC1_4[0], sizeof(mmDIG5_AFMT_ISRC1_4)/sizeof(mmDIG5_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_0", REG_MMIO, 0x1d98, 2, &mmDIG5_AFMT_ISRC2_0[0], sizeof(mmDIG5_AFMT_ISRC2_0)/sizeof(mmDIG5_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_1", REG_MMIO, 0x1d99, 2, &mmDIG5_AFMT_ISRC2_1[0], sizeof(mmDIG5_AFMT_ISRC2_1)/sizeof(mmDIG5_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_2", REG_MMIO, 0x1d9a, 2, &mmDIG5_AFMT_ISRC2_2[0], sizeof(mmDIG5_AFMT_ISRC2_2)/sizeof(mmDIG5_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_3", REG_MMIO, 0x1d9b, 2, &mmDIG5_AFMT_ISRC2_3[0], sizeof(mmDIG5_AFMT_ISRC2_3)/sizeof(mmDIG5_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO0", REG_MMIO, 0x1d9c, 2, &mmDIG5_AFMT_AVI_INFO0[0], sizeof(mmDIG5_AFMT_AVI_INFO0)/sizeof(mmDIG5_AFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO1", REG_MMIO, 0x1d9d, 2, &mmDIG5_AFMT_AVI_INFO1[0], sizeof(mmDIG5_AFMT_AVI_INFO1)/sizeof(mmDIG5_AFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO2", REG_MMIO, 0x1d9e, 2, &mmDIG5_AFMT_AVI_INFO2[0], sizeof(mmDIG5_AFMT_AVI_INFO2)/sizeof(mmDIG5_AFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO3", REG_MMIO, 0x1d9f, 2, &mmDIG5_AFMT_AVI_INFO3[0], sizeof(mmDIG5_AFMT_AVI_INFO3)/sizeof(mmDIG5_AFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO0", REG_MMIO, 0x1da0, 2, &mmDIG5_AFMT_MPEG_INFO0[0], sizeof(mmDIG5_AFMT_MPEG_INFO0)/sizeof(mmDIG5_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO1", REG_MMIO, 0x1da1, 2, &mmDIG5_AFMT_MPEG_INFO1[0], sizeof(mmDIG5_AFMT_MPEG_INFO1)/sizeof(mmDIG5_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_HDR", REG_MMIO, 0x1da2, 2, &mmDIG5_AFMT_GENERIC_HDR[0], sizeof(mmDIG5_AFMT_GENERIC_HDR)/sizeof(mmDIG5_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_0", REG_MMIO, 0x1da3, 2, &mmDIG5_AFMT_GENERIC_0[0], sizeof(mmDIG5_AFMT_GENERIC_0)/sizeof(mmDIG5_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_1", REG_MMIO, 0x1da4, 2, &mmDIG5_AFMT_GENERIC_1[0], sizeof(mmDIG5_AFMT_GENERIC_1)/sizeof(mmDIG5_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_2", REG_MMIO, 0x1da5, 2, &mmDIG5_AFMT_GENERIC_2[0], sizeof(mmDIG5_AFMT_GENERIC_2)/sizeof(mmDIG5_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_3", REG_MMIO, 0x1da6, 2, &mmDIG5_AFMT_GENERIC_3[0], sizeof(mmDIG5_AFMT_GENERIC_3)/sizeof(mmDIG5_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_4", REG_MMIO, 0x1da7, 2, &mmDIG5_AFMT_GENERIC_4[0], sizeof(mmDIG5_AFMT_GENERIC_4)/sizeof(mmDIG5_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_5", REG_MMIO, 0x1da8, 2, &mmDIG5_AFMT_GENERIC_5[0], sizeof(mmDIG5_AFMT_GENERIC_5)/sizeof(mmDIG5_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_6", REG_MMIO, 0x1da9, 2, &mmDIG5_AFMT_GENERIC_6[0], sizeof(mmDIG5_AFMT_GENERIC_6)/sizeof(mmDIG5_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_7", REG_MMIO, 0x1daa, 2, &mmDIG5_AFMT_GENERIC_7[0], sizeof(mmDIG5_AFMT_GENERIC_7)/sizeof(mmDIG5_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1dab, 2, &mmDIG5_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_0", REG_MMIO, 0x1dac, 2, &mmDIG5_HDMI_ACR_32_0[0], sizeof(mmDIG5_HDMI_ACR_32_0)/sizeof(mmDIG5_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_1", REG_MMIO, 0x1dad, 2, &mmDIG5_HDMI_ACR_32_1[0], sizeof(mmDIG5_HDMI_ACR_32_1)/sizeof(mmDIG5_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_0", REG_MMIO, 0x1dae, 2, &mmDIG5_HDMI_ACR_44_0[0], sizeof(mmDIG5_HDMI_ACR_44_0)/sizeof(mmDIG5_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_1", REG_MMIO, 0x1daf, 2, &mmDIG5_HDMI_ACR_44_1[0], sizeof(mmDIG5_HDMI_ACR_44_1)/sizeof(mmDIG5_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_0", REG_MMIO, 0x1db0, 2, &mmDIG5_HDMI_ACR_48_0[0], sizeof(mmDIG5_HDMI_ACR_48_0)/sizeof(mmDIG5_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_1", REG_MMIO, 0x1db1, 2, &mmDIG5_HDMI_ACR_48_1[0], sizeof(mmDIG5_HDMI_ACR_48_1)/sizeof(mmDIG5_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_0", REG_MMIO, 0x1db2, 2, &mmDIG5_HDMI_ACR_STATUS_0[0], sizeof(mmDIG5_HDMI_ACR_STATUS_0)/sizeof(mmDIG5_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_1", REG_MMIO, 0x1db3, 2, &mmDIG5_HDMI_ACR_STATUS_1[0], sizeof(mmDIG5_HDMI_ACR_STATUS_1)/sizeof(mmDIG5_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO0", REG_MMIO, 0x1db4, 2, &mmDIG5_AFMT_AUDIO_INFO0[0], sizeof(mmDIG5_AFMT_AUDIO_INFO0)/sizeof(mmDIG5_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO1", REG_MMIO, 0x1db5, 2, &mmDIG5_AFMT_AUDIO_INFO1[0], sizeof(mmDIG5_AFMT_AUDIO_INFO1)/sizeof(mmDIG5_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG5_AFMT_60958_0", REG_MMIO, 0x1db6, 2, &mmDIG5_AFMT_60958_0[0], sizeof(mmDIG5_AFMT_60958_0)/sizeof(mmDIG5_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_60958_1", REG_MMIO, 0x1db7, 2, &mmDIG5_AFMT_60958_1[0], sizeof(mmDIG5_AFMT_60958_1)/sizeof(mmDIG5_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1db8, 2, &mmDIG5_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG5_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG5_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1db9, 2, &mmDIG5_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL0)/sizeof(mmDIG5_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1dba, 2, &mmDIG5_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL1)/sizeof(mmDIG5_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1dbb, 2, &mmDIG5_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL2)/sizeof(mmDIG5_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1dbc, 2, &mmDIG5_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL3)/sizeof(mmDIG5_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG5_AFMT_60958_2", REG_MMIO, 0x1dbd, 2, &mmDIG5_AFMT_60958_2[0], sizeof(mmDIG5_AFMT_60958_2)/sizeof(mmDIG5_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1dbe, 2, &mmDIG5_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG5_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG5_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG5_AFMT_STATUS", REG_MMIO, 0x1dbf, 2, &mmDIG5_AFMT_STATUS[0], sizeof(mmDIG5_AFMT_STATUS)/sizeof(mmDIG5_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1dc0, 2, &mmDIG5_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1dc1, 2, &mmDIG5_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG5_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG5_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1dc2, 2, &mmDIG5_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG5_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG5_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1dc3, 2, &mmDIG5_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG5_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG5_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG5_DIG_BE_CNTL", REG_MMIO, 0x1dc5, 2, &mmDIG5_DIG_BE_CNTL[0], sizeof(mmDIG5_DIG_BE_CNTL)/sizeof(mmDIG5_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_BE_EN_CNTL", REG_MMIO, 0x1dc6, 2, &mmDIG5_DIG_BE_EN_CNTL[0], sizeof(mmDIG5_DIG_BE_EN_CNTL)/sizeof(mmDIG5_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CNTL", REG_MMIO, 0x1de9, 2, &mmDIG5_TMDS_CNTL[0], sizeof(mmDIG5_TMDS_CNTL)/sizeof(mmDIG5_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CONTROL_CHAR", REG_MMIO, 0x1dea, 2, &mmDIG5_TMDS_CONTROL_CHAR[0], sizeof(mmDIG5_TMDS_CONTROL_CHAR)/sizeof(mmDIG5_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG5_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1deb, 2, &mmDIG5_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG5_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG5_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG5_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1dec, 2, &mmDIG5_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG5_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG5_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1ded, 2, &mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1dee, 2, &mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG5_TMDS_CTL_BITS", REG_MMIO, 0x1df0, 2, &mmDIG5_TMDS_CTL_BITS[0], sizeof(mmDIG5_TMDS_CTL_BITS)/sizeof(mmDIG5_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG5_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1df1, 2, &mmDIG5_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG5_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG5_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1df3, 2, &mmDIG5_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG5_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG5_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1df4, 2, &mmDIG5_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG5_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG5_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_VERSION", REG_MMIO, 0x1df6, 2, &mmDIG5_DIG_VERSION[0], sizeof(mmDIG5_DIG_VERSION)/sizeof(mmDIG5_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG5_DIG_LANE_ENABLE", REG_MMIO, 0x1df7, 2, &mmDIG5_DIG_LANE_ENABLE[0], sizeof(mmDIG5_DIG_LANE_ENABLE)/sizeof(mmDIG5_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG5_AFMT_CNTL", REG_MMIO, 0x1dfc, 2, &mmDIG5_AFMT_CNTL[0], sizeof(mmDIG5_AFMT_CNTL)/sizeof(mmDIG5_AFMT_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_LINK_CNTL", REG_MMIO, 0x1e1e, 2, &mmDP5_DP_LINK_CNTL[0], sizeof(mmDP5_DP_LINK_CNTL)/sizeof(mmDP5_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_PIXEL_FORMAT", REG_MMIO, 0x1e1f, 2, &mmDP5_DP_PIXEL_FORMAT[0], sizeof(mmDP5_DP_PIXEL_FORMAT)/sizeof(mmDP5_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP5_DP_MSA_COLORIMETRY", REG_MMIO, 0x1e20, 2, &mmDP5_DP_MSA_COLORIMETRY[0], sizeof(mmDP5_DP_MSA_COLORIMETRY)/sizeof(mmDP5_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP5_DP_CONFIG", REG_MMIO, 0x1e21, 2, &mmDP5_DP_CONFIG[0], sizeof(mmDP5_DP_CONFIG)/sizeof(mmDP5_DP_CONFIG[0]), 0, 0 },
	{ "mmDP5_DP_VID_STREAM_CNTL", REG_MMIO, 0x1e22, 2, &mmDP5_DP_VID_STREAM_CNTL[0], sizeof(mmDP5_DP_VID_STREAM_CNTL)/sizeof(mmDP5_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_STEER_FIFO", REG_MMIO, 0x1e23, 2, &mmDP5_DP_STEER_FIFO[0], sizeof(mmDP5_DP_STEER_FIFO)/sizeof(mmDP5_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP5_DP_MSA_MISC", REG_MMIO, 0x1e24, 2, &mmDP5_DP_MSA_MISC[0], sizeof(mmDP5_DP_MSA_MISC)/sizeof(mmDP5_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP5_DP_VID_TIMING", REG_MMIO, 0x1e26, 2, &mmDP5_DP_VID_TIMING[0], sizeof(mmDP5_DP_VID_TIMING)/sizeof(mmDP5_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP5_DP_VID_N", REG_MMIO, 0x1e27, 2, &mmDP5_DP_VID_N[0], sizeof(mmDP5_DP_VID_N)/sizeof(mmDP5_DP_VID_N[0]), 0, 0 },
	{ "mmDP5_DP_VID_M", REG_MMIO, 0x1e28, 2, &mmDP5_DP_VID_M[0], sizeof(mmDP5_DP_VID_M)/sizeof(mmDP5_DP_VID_M[0]), 0, 0 },
	{ "mmDP5_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1e29, 2, &mmDP5_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP5_DP_LINK_FRAMING_CNTL)/sizeof(mmDP5_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1e2a, 2, &mmDP5_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP5_DP_HBR2_EYE_PATTERN)/sizeof(mmDP5_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP5_DP_VID_MSA_VBID", REG_MMIO, 0x1e2b, 2, &mmDP5_DP_VID_MSA_VBID[0], sizeof(mmDP5_DP_VID_MSA_VBID)/sizeof(mmDP5_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP5_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1e2c, 2, &mmDP5_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP5_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP5_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CNTL", REG_MMIO, 0x1e2d, 2, &mmDP5_DP_DPHY_CNTL[0], sizeof(mmDP5_DP_DPHY_CNTL)/sizeof(mmDP5_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1e2e, 2, &mmDP5_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP5_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP5_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SYM0", REG_MMIO, 0x1e2f, 2, &mmDP5_DP_DPHY_SYM0[0], sizeof(mmDP5_DP_DPHY_SYM0)/sizeof(mmDP5_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SYM1", REG_MMIO, 0x1e30, 2, &mmDP5_DP_DPHY_SYM1[0], sizeof(mmDP5_DP_DPHY_SYM1)/sizeof(mmDP5_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SYM2", REG_MMIO, 0x1e31, 2, &mmDP5_DP_DPHY_SYM2[0], sizeof(mmDP5_DP_DPHY_SYM2)/sizeof(mmDP5_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1e32, 2, &mmDP5_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP5_DP_DPHY_8B10B_CNTL)/sizeof(mmDP5_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1e33, 2, &mmDP5_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP5_DP_DPHY_PRBS_CNTL)/sizeof(mmDP5_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1e34, 2, &mmDP5_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP5_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP5_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_EN", REG_MMIO, 0x1e35, 2, &mmDP5_DP_DPHY_CRC_EN[0], sizeof(mmDP5_DP_DPHY_CRC_EN)/sizeof(mmDP5_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1e36, 2, &mmDP5_DP_DPHY_CRC_CNTL[0], sizeof(mmDP5_DP_DPHY_CRC_CNTL)/sizeof(mmDP5_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1e37, 2, &mmDP5_DP_DPHY_CRC_RESULT[0], sizeof(mmDP5_DP_DPHY_CRC_RESULT)/sizeof(mmDP5_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1e38, 2, &mmDP5_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP5_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP5_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1e39, 2, &mmDP5_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP5_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP5_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1e3a, 2, &mmDP5_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP5_DP_DPHY_FAST_TRAINING)/sizeof(mmDP5_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1e3b, 2, &mmDP5_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP5_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP5_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1e3c, 2, &mmDP5_DP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP5_DP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP5_DP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1e3d, 2, &mmDP5_DP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP5_DP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP5_DP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL", REG_MMIO, 0x1e41, 2, &mmDP5_DP_SEC_CNTL[0], sizeof(mmDP5_DP_SEC_CNTL)/sizeof(mmDP5_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL1", REG_MMIO, 0x1e42, 2, &mmDP5_DP_SEC_CNTL1[0], sizeof(mmDP5_DP_SEC_CNTL1)/sizeof(mmDP5_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING1", REG_MMIO, 0x1e43, 2, &mmDP5_DP_SEC_FRAMING1[0], sizeof(mmDP5_DP_SEC_FRAMING1)/sizeof(mmDP5_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING2", REG_MMIO, 0x1e44, 2, &mmDP5_DP_SEC_FRAMING2[0], sizeof(mmDP5_DP_SEC_FRAMING2)/sizeof(mmDP5_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING3", REG_MMIO, 0x1e45, 2, &mmDP5_DP_SEC_FRAMING3[0], sizeof(mmDP5_DP_SEC_FRAMING3)/sizeof(mmDP5_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING4", REG_MMIO, 0x1e46, 2, &mmDP5_DP_SEC_FRAMING4[0], sizeof(mmDP5_DP_SEC_FRAMING4)/sizeof(mmDP5_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N", REG_MMIO, 0x1e47, 2, &mmDP5_DP_SEC_AUD_N[0], sizeof(mmDP5_DP_SEC_AUD_N)/sizeof(mmDP5_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1e48, 2, &mmDP5_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP5_DP_SEC_AUD_N_READBACK)/sizeof(mmDP5_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M", REG_MMIO, 0x1e49, 2, &mmDP5_DP_SEC_AUD_M[0], sizeof(mmDP5_DP_SEC_AUD_M)/sizeof(mmDP5_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1e4a, 2, &mmDP5_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP5_DP_SEC_AUD_M_READBACK)/sizeof(mmDP5_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP5_DP_SEC_TIMESTAMP", REG_MMIO, 0x1e4b, 2, &mmDP5_DP_SEC_TIMESTAMP[0], sizeof(mmDP5_DP_SEC_TIMESTAMP)/sizeof(mmDP5_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP5_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1e4c, 2, &mmDP5_DP_SEC_PACKET_CNTL[0], sizeof(mmDP5_DP_SEC_PACKET_CNTL)/sizeof(mmDP5_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_MSE_RATE_CNTL", REG_MMIO, 0x1e4d, 2, &mmDP5_DP_MSE_RATE_CNTL[0], sizeof(mmDP5_DP_MSE_RATE_CNTL)/sizeof(mmDP5_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1e4f, 2, &mmDP5_DP_MSE_RATE_UPDATE[0], sizeof(mmDP5_DP_MSE_RATE_UPDATE)/sizeof(mmDP5_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT0", REG_MMIO, 0x1e50, 2, &mmDP5_DP_MSE_SAT0[0], sizeof(mmDP5_DP_MSE_SAT0)/sizeof(mmDP5_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT1", REG_MMIO, 0x1e51, 2, &mmDP5_DP_MSE_SAT1[0], sizeof(mmDP5_DP_MSE_SAT1)/sizeof(mmDP5_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT2", REG_MMIO, 0x1e52, 2, &mmDP5_DP_MSE_SAT2[0], sizeof(mmDP5_DP_MSE_SAT2)/sizeof(mmDP5_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1e53, 2, &mmDP5_DP_MSE_SAT_UPDATE[0], sizeof(mmDP5_DP_MSE_SAT_UPDATE)/sizeof(mmDP5_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP5_DP_MSE_LINK_TIMING", REG_MMIO, 0x1e54, 2, &mmDP5_DP_MSE_LINK_TIMING[0], sizeof(mmDP5_DP_MSE_LINK_TIMING)/sizeof(mmDP5_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP5_DP_MSE_MISC_CNTL", REG_MMIO, 0x1e55, 2, &mmDP5_DP_MSE_MISC_CNTL[0], sizeof(mmDP5_DP_MSE_MISC_CNTL)/sizeof(mmDP5_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x1e5a, 2, &mmDP5_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP5_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP5_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x1e5b, 2, &mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT0_STATUS", REG_MMIO, 0x1e5d, 2, &mmDP5_DP_MSE_SAT0_STATUS[0], sizeof(mmDP5_DP_MSE_SAT0_STATUS)/sizeof(mmDP5_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT1_STATUS", REG_MMIO, 0x1e5e, 2, &mmDP5_DP_MSE_SAT1_STATUS[0], sizeof(mmDP5_DP_MSE_SAT1_STATUS)/sizeof(mmDP5_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT2_STATUS", REG_MMIO, 0x1e5f, 2, &mmDP5_DP_MSE_SAT2_STATUS[0], sizeof(mmDP5_DP_MSE_SAT2_STATUS)/sizeof(mmDP5_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDIG6_DIG_FE_CNTL", REG_MMIO, 0x1e7e, 2, &mmDIG6_DIG_FE_CNTL[0], sizeof(mmDIG6_DIG_FE_CNTL)/sizeof(mmDIG6_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1e7f, 2, &mmDIG6_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG6_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG6_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1e80, 2, &mmDIG6_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG6_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG6_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG6_DIG_CLOCK_PATTERN", REG_MMIO, 0x1e81, 2, &mmDIG6_DIG_CLOCK_PATTERN[0], sizeof(mmDIG6_DIG_CLOCK_PATTERN)/sizeof(mmDIG6_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG6_DIG_TEST_PATTERN", REG_MMIO, 0x1e82, 2, &mmDIG6_DIG_TEST_PATTERN[0], sizeof(mmDIG6_DIG_TEST_PATTERN)/sizeof(mmDIG6_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG6_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1e83, 2, &mmDIG6_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG6_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG6_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG6_DIG_FIFO_STATUS", REG_MMIO, 0x1e84, 2, &mmDIG6_DIG_FIFO_STATUS[0], sizeof(mmDIG6_DIG_FIFO_STATUS)/sizeof(mmDIG6_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG6_HDMI_CONTROL", REG_MMIO, 0x1e87, 2, &mmDIG6_HDMI_CONTROL[0], sizeof(mmDIG6_HDMI_CONTROL)/sizeof(mmDIG6_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_STATUS", REG_MMIO, 0x1e88, 2, &mmDIG6_HDMI_STATUS[0], sizeof(mmDIG6_HDMI_STATUS)/sizeof(mmDIG6_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG6_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1e89, 2, &mmDIG6_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG6_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG6_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1e8a, 2, &mmDIG6_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG6_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG6_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1e8b, 2, &mmDIG6_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG6_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG6_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1e8c, 2, &mmDIG6_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1e8d, 2, &mmDIG6_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1e8e, 2, &mmDIG6_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1e8f, 2, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GC", REG_MMIO, 0x1e91, 2, &mmDIG6_HDMI_GC[0], sizeof(mmDIG6_HDMI_GC)/sizeof(mmDIG6_HDMI_GC[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1e92, 2, &mmDIG6_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_0", REG_MMIO, 0x1e93, 2, &mmDIG6_AFMT_ISRC1_0[0], sizeof(mmDIG6_AFMT_ISRC1_0)/sizeof(mmDIG6_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_1", REG_MMIO, 0x1e94, 2, &mmDIG6_AFMT_ISRC1_1[0], sizeof(mmDIG6_AFMT_ISRC1_1)/sizeof(mmDIG6_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_2", REG_MMIO, 0x1e95, 2, &mmDIG6_AFMT_ISRC1_2[0], sizeof(mmDIG6_AFMT_ISRC1_2)/sizeof(mmDIG6_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_3", REG_MMIO, 0x1e96, 2, &mmDIG6_AFMT_ISRC1_3[0], sizeof(mmDIG6_AFMT_ISRC1_3)/sizeof(mmDIG6_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_4", REG_MMIO, 0x1e97, 2, &mmDIG6_AFMT_ISRC1_4[0], sizeof(mmDIG6_AFMT_ISRC1_4)/sizeof(mmDIG6_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_0", REG_MMIO, 0x1e98, 2, &mmDIG6_AFMT_ISRC2_0[0], sizeof(mmDIG6_AFMT_ISRC2_0)/sizeof(mmDIG6_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_1", REG_MMIO, 0x1e99, 2, &mmDIG6_AFMT_ISRC2_1[0], sizeof(mmDIG6_AFMT_ISRC2_1)/sizeof(mmDIG6_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_2", REG_MMIO, 0x1e9a, 2, &mmDIG6_AFMT_ISRC2_2[0], sizeof(mmDIG6_AFMT_ISRC2_2)/sizeof(mmDIG6_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_3", REG_MMIO, 0x1e9b, 2, &mmDIG6_AFMT_ISRC2_3[0], sizeof(mmDIG6_AFMT_ISRC2_3)/sizeof(mmDIG6_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO0", REG_MMIO, 0x1e9c, 2, &mmDIG6_AFMT_AVI_INFO0[0], sizeof(mmDIG6_AFMT_AVI_INFO0)/sizeof(mmDIG6_AFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO1", REG_MMIO, 0x1e9d, 2, &mmDIG6_AFMT_AVI_INFO1[0], sizeof(mmDIG6_AFMT_AVI_INFO1)/sizeof(mmDIG6_AFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO2", REG_MMIO, 0x1e9e, 2, &mmDIG6_AFMT_AVI_INFO2[0], sizeof(mmDIG6_AFMT_AVI_INFO2)/sizeof(mmDIG6_AFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO3", REG_MMIO, 0x1e9f, 2, &mmDIG6_AFMT_AVI_INFO3[0], sizeof(mmDIG6_AFMT_AVI_INFO3)/sizeof(mmDIG6_AFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO0", REG_MMIO, 0x1ea0, 2, &mmDIG6_AFMT_MPEG_INFO0[0], sizeof(mmDIG6_AFMT_MPEG_INFO0)/sizeof(mmDIG6_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO1", REG_MMIO, 0x1ea1, 2, &mmDIG6_AFMT_MPEG_INFO1[0], sizeof(mmDIG6_AFMT_MPEG_INFO1)/sizeof(mmDIG6_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_HDR", REG_MMIO, 0x1ea2, 2, &mmDIG6_AFMT_GENERIC_HDR[0], sizeof(mmDIG6_AFMT_GENERIC_HDR)/sizeof(mmDIG6_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_0", REG_MMIO, 0x1ea3, 2, &mmDIG6_AFMT_GENERIC_0[0], sizeof(mmDIG6_AFMT_GENERIC_0)/sizeof(mmDIG6_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_1", REG_MMIO, 0x1ea4, 2, &mmDIG6_AFMT_GENERIC_1[0], sizeof(mmDIG6_AFMT_GENERIC_1)/sizeof(mmDIG6_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_2", REG_MMIO, 0x1ea5, 2, &mmDIG6_AFMT_GENERIC_2[0], sizeof(mmDIG6_AFMT_GENERIC_2)/sizeof(mmDIG6_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_3", REG_MMIO, 0x1ea6, 2, &mmDIG6_AFMT_GENERIC_3[0], sizeof(mmDIG6_AFMT_GENERIC_3)/sizeof(mmDIG6_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_4", REG_MMIO, 0x1ea7, 2, &mmDIG6_AFMT_GENERIC_4[0], sizeof(mmDIG6_AFMT_GENERIC_4)/sizeof(mmDIG6_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_5", REG_MMIO, 0x1ea8, 2, &mmDIG6_AFMT_GENERIC_5[0], sizeof(mmDIG6_AFMT_GENERIC_5)/sizeof(mmDIG6_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_6", REG_MMIO, 0x1ea9, 2, &mmDIG6_AFMT_GENERIC_6[0], sizeof(mmDIG6_AFMT_GENERIC_6)/sizeof(mmDIG6_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_7", REG_MMIO, 0x1eaa, 2, &mmDIG6_AFMT_GENERIC_7[0], sizeof(mmDIG6_AFMT_GENERIC_7)/sizeof(mmDIG6_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1eab, 2, &mmDIG6_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_0", REG_MMIO, 0x1eac, 2, &mmDIG6_HDMI_ACR_32_0[0], sizeof(mmDIG6_HDMI_ACR_32_0)/sizeof(mmDIG6_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_1", REG_MMIO, 0x1ead, 2, &mmDIG6_HDMI_ACR_32_1[0], sizeof(mmDIG6_HDMI_ACR_32_1)/sizeof(mmDIG6_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_0", REG_MMIO, 0x1eae, 2, &mmDIG6_HDMI_ACR_44_0[0], sizeof(mmDIG6_HDMI_ACR_44_0)/sizeof(mmDIG6_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_1", REG_MMIO, 0x1eaf, 2, &mmDIG6_HDMI_ACR_44_1[0], sizeof(mmDIG6_HDMI_ACR_44_1)/sizeof(mmDIG6_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_0", REG_MMIO, 0x1eb0, 2, &mmDIG6_HDMI_ACR_48_0[0], sizeof(mmDIG6_HDMI_ACR_48_0)/sizeof(mmDIG6_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_1", REG_MMIO, 0x1eb1, 2, &mmDIG6_HDMI_ACR_48_1[0], sizeof(mmDIG6_HDMI_ACR_48_1)/sizeof(mmDIG6_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_0", REG_MMIO, 0x1eb2, 2, &mmDIG6_HDMI_ACR_STATUS_0[0], sizeof(mmDIG6_HDMI_ACR_STATUS_0)/sizeof(mmDIG6_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_1", REG_MMIO, 0x1eb3, 2, &mmDIG6_HDMI_ACR_STATUS_1[0], sizeof(mmDIG6_HDMI_ACR_STATUS_1)/sizeof(mmDIG6_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO0", REG_MMIO, 0x1eb4, 2, &mmDIG6_AFMT_AUDIO_INFO0[0], sizeof(mmDIG6_AFMT_AUDIO_INFO0)/sizeof(mmDIG6_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO1", REG_MMIO, 0x1eb5, 2, &mmDIG6_AFMT_AUDIO_INFO1[0], sizeof(mmDIG6_AFMT_AUDIO_INFO1)/sizeof(mmDIG6_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG6_AFMT_60958_0", REG_MMIO, 0x1eb6, 2, &mmDIG6_AFMT_60958_0[0], sizeof(mmDIG6_AFMT_60958_0)/sizeof(mmDIG6_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_60958_1", REG_MMIO, 0x1eb7, 2, &mmDIG6_AFMT_60958_1[0], sizeof(mmDIG6_AFMT_60958_1)/sizeof(mmDIG6_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1eb8, 2, &mmDIG6_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG6_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG6_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1eb9, 2, &mmDIG6_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL0)/sizeof(mmDIG6_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1eba, 2, &mmDIG6_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL1)/sizeof(mmDIG6_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1ebb, 2, &mmDIG6_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL2)/sizeof(mmDIG6_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1ebc, 2, &mmDIG6_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL3)/sizeof(mmDIG6_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG6_AFMT_60958_2", REG_MMIO, 0x1ebd, 2, &mmDIG6_AFMT_60958_2[0], sizeof(mmDIG6_AFMT_60958_2)/sizeof(mmDIG6_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1ebe, 2, &mmDIG6_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG6_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG6_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG6_AFMT_STATUS", REG_MMIO, 0x1ebf, 2, &mmDIG6_AFMT_STATUS[0], sizeof(mmDIG6_AFMT_STATUS)/sizeof(mmDIG6_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1ec0, 2, &mmDIG6_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1ec1, 2, &mmDIG6_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG6_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG6_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1ec2, 2, &mmDIG6_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG6_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG6_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1ec3, 2, &mmDIG6_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG6_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG6_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG6_DIG_BE_CNTL", REG_MMIO, 0x1ec5, 2, &mmDIG6_DIG_BE_CNTL[0], sizeof(mmDIG6_DIG_BE_CNTL)/sizeof(mmDIG6_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_BE_EN_CNTL", REG_MMIO, 0x1ec6, 2, &mmDIG6_DIG_BE_EN_CNTL[0], sizeof(mmDIG6_DIG_BE_EN_CNTL)/sizeof(mmDIG6_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CNTL", REG_MMIO, 0x1ee9, 2, &mmDIG6_TMDS_CNTL[0], sizeof(mmDIG6_TMDS_CNTL)/sizeof(mmDIG6_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CONTROL_CHAR", REG_MMIO, 0x1eea, 2, &mmDIG6_TMDS_CONTROL_CHAR[0], sizeof(mmDIG6_TMDS_CONTROL_CHAR)/sizeof(mmDIG6_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG6_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1eeb, 2, &mmDIG6_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG6_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG6_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG6_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1eec, 2, &mmDIG6_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG6_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG6_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1eed, 2, &mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1eee, 2, &mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG6_TMDS_CTL_BITS", REG_MMIO, 0x1ef0, 2, &mmDIG6_TMDS_CTL_BITS[0], sizeof(mmDIG6_TMDS_CTL_BITS)/sizeof(mmDIG6_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG6_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1ef1, 2, &mmDIG6_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG6_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG6_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1ef3, 2, &mmDIG6_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG6_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG6_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1ef4, 2, &mmDIG6_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG6_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG6_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_VERSION", REG_MMIO, 0x1ef6, 2, &mmDIG6_DIG_VERSION[0], sizeof(mmDIG6_DIG_VERSION)/sizeof(mmDIG6_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG6_DIG_LANE_ENABLE", REG_MMIO, 0x1ef7, 2, &mmDIG6_DIG_LANE_ENABLE[0], sizeof(mmDIG6_DIG_LANE_ENABLE)/sizeof(mmDIG6_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG6_AFMT_CNTL", REG_MMIO, 0x1efc, 2, &mmDIG6_AFMT_CNTL[0], sizeof(mmDIG6_AFMT_CNTL)/sizeof(mmDIG6_AFMT_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_LINK_CNTL", REG_MMIO, 0x1f1e, 2, &mmDP6_DP_LINK_CNTL[0], sizeof(mmDP6_DP_LINK_CNTL)/sizeof(mmDP6_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_PIXEL_FORMAT", REG_MMIO, 0x1f1f, 2, &mmDP6_DP_PIXEL_FORMAT[0], sizeof(mmDP6_DP_PIXEL_FORMAT)/sizeof(mmDP6_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP6_DP_MSA_COLORIMETRY", REG_MMIO, 0x1f20, 2, &mmDP6_DP_MSA_COLORIMETRY[0], sizeof(mmDP6_DP_MSA_COLORIMETRY)/sizeof(mmDP6_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP6_DP_CONFIG", REG_MMIO, 0x1f21, 2, &mmDP6_DP_CONFIG[0], sizeof(mmDP6_DP_CONFIG)/sizeof(mmDP6_DP_CONFIG[0]), 0, 0 },
	{ "mmDP6_DP_VID_STREAM_CNTL", REG_MMIO, 0x1f22, 2, &mmDP6_DP_VID_STREAM_CNTL[0], sizeof(mmDP6_DP_VID_STREAM_CNTL)/sizeof(mmDP6_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_STEER_FIFO", REG_MMIO, 0x1f23, 2, &mmDP6_DP_STEER_FIFO[0], sizeof(mmDP6_DP_STEER_FIFO)/sizeof(mmDP6_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP6_DP_MSA_MISC", REG_MMIO, 0x1f24, 2, &mmDP6_DP_MSA_MISC[0], sizeof(mmDP6_DP_MSA_MISC)/sizeof(mmDP6_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP6_DP_VID_TIMING", REG_MMIO, 0x1f26, 2, &mmDP6_DP_VID_TIMING[0], sizeof(mmDP6_DP_VID_TIMING)/sizeof(mmDP6_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP6_DP_VID_N", REG_MMIO, 0x1f27, 2, &mmDP6_DP_VID_N[0], sizeof(mmDP6_DP_VID_N)/sizeof(mmDP6_DP_VID_N[0]), 0, 0 },
	{ "mmDP6_DP_VID_M", REG_MMIO, 0x1f28, 2, &mmDP6_DP_VID_M[0], sizeof(mmDP6_DP_VID_M)/sizeof(mmDP6_DP_VID_M[0]), 0, 0 },
	{ "mmDP6_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1f29, 2, &mmDP6_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP6_DP_LINK_FRAMING_CNTL)/sizeof(mmDP6_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1f2a, 2, &mmDP6_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP6_DP_HBR2_EYE_PATTERN)/sizeof(mmDP6_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP6_DP_VID_MSA_VBID", REG_MMIO, 0x1f2b, 2, &mmDP6_DP_VID_MSA_VBID[0], sizeof(mmDP6_DP_VID_MSA_VBID)/sizeof(mmDP6_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP6_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1f2c, 2, &mmDP6_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP6_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP6_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CNTL", REG_MMIO, 0x1f2d, 2, &mmDP6_DP_DPHY_CNTL[0], sizeof(mmDP6_DP_DPHY_CNTL)/sizeof(mmDP6_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1f2e, 2, &mmDP6_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP6_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP6_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SYM0", REG_MMIO, 0x1f2f, 2, &mmDP6_DP_DPHY_SYM0[0], sizeof(mmDP6_DP_DPHY_SYM0)/sizeof(mmDP6_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SYM1", REG_MMIO, 0x1f30, 2, &mmDP6_DP_DPHY_SYM1[0], sizeof(mmDP6_DP_DPHY_SYM1)/sizeof(mmDP6_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SYM2", REG_MMIO, 0x1f31, 2, &mmDP6_DP_DPHY_SYM2[0], sizeof(mmDP6_DP_DPHY_SYM2)/sizeof(mmDP6_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1f32, 2, &mmDP6_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP6_DP_DPHY_8B10B_CNTL)/sizeof(mmDP6_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1f33, 2, &mmDP6_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP6_DP_DPHY_PRBS_CNTL)/sizeof(mmDP6_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x1f34, 2, &mmDP6_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP6_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP6_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_EN", REG_MMIO, 0x1f35, 2, &mmDP6_DP_DPHY_CRC_EN[0], sizeof(mmDP6_DP_DPHY_CRC_EN)/sizeof(mmDP6_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1f36, 2, &mmDP6_DP_DPHY_CRC_CNTL[0], sizeof(mmDP6_DP_DPHY_CRC_CNTL)/sizeof(mmDP6_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1f37, 2, &mmDP6_DP_DPHY_CRC_RESULT[0], sizeof(mmDP6_DP_DPHY_CRC_RESULT)/sizeof(mmDP6_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1f38, 2, &mmDP6_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP6_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP6_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1f39, 2, &mmDP6_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP6_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP6_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1f3a, 2, &mmDP6_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP6_DP_DPHY_FAST_TRAINING)/sizeof(mmDP6_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1f3b, 2, &mmDP6_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP6_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP6_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1f3c, 2, &mmDP6_DP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP6_DP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP6_DP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP6_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1f3d, 2, &mmDP6_DP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP6_DP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP6_DP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL", REG_MMIO, 0x1f41, 2, &mmDP6_DP_SEC_CNTL[0], sizeof(mmDP6_DP_SEC_CNTL)/sizeof(mmDP6_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL1", REG_MMIO, 0x1f42, 2, &mmDP6_DP_SEC_CNTL1[0], sizeof(mmDP6_DP_SEC_CNTL1)/sizeof(mmDP6_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING1", REG_MMIO, 0x1f43, 2, &mmDP6_DP_SEC_FRAMING1[0], sizeof(mmDP6_DP_SEC_FRAMING1)/sizeof(mmDP6_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING2", REG_MMIO, 0x1f44, 2, &mmDP6_DP_SEC_FRAMING2[0], sizeof(mmDP6_DP_SEC_FRAMING2)/sizeof(mmDP6_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING3", REG_MMIO, 0x1f45, 2, &mmDP6_DP_SEC_FRAMING3[0], sizeof(mmDP6_DP_SEC_FRAMING3)/sizeof(mmDP6_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING4", REG_MMIO, 0x1f46, 2, &mmDP6_DP_SEC_FRAMING4[0], sizeof(mmDP6_DP_SEC_FRAMING4)/sizeof(mmDP6_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N", REG_MMIO, 0x1f47, 2, &mmDP6_DP_SEC_AUD_N[0], sizeof(mmDP6_DP_SEC_AUD_N)/sizeof(mmDP6_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1f48, 2, &mmDP6_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP6_DP_SEC_AUD_N_READBACK)/sizeof(mmDP6_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M", REG_MMIO, 0x1f49, 2, &mmDP6_DP_SEC_AUD_M[0], sizeof(mmDP6_DP_SEC_AUD_M)/sizeof(mmDP6_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1f4a, 2, &mmDP6_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP6_DP_SEC_AUD_M_READBACK)/sizeof(mmDP6_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP6_DP_SEC_TIMESTAMP", REG_MMIO, 0x1f4b, 2, &mmDP6_DP_SEC_TIMESTAMP[0], sizeof(mmDP6_DP_SEC_TIMESTAMP)/sizeof(mmDP6_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP6_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1f4c, 2, &mmDP6_DP_SEC_PACKET_CNTL[0], sizeof(mmDP6_DP_SEC_PACKET_CNTL)/sizeof(mmDP6_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_MSE_RATE_CNTL", REG_MMIO, 0x1f4d, 2, &mmDP6_DP_MSE_RATE_CNTL[0], sizeof(mmDP6_DP_MSE_RATE_CNTL)/sizeof(mmDP6_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1f4f, 2, &mmDP6_DP_MSE_RATE_UPDATE[0], sizeof(mmDP6_DP_MSE_RATE_UPDATE)/sizeof(mmDP6_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT0", REG_MMIO, 0x1f50, 2, &mmDP6_DP_MSE_SAT0[0], sizeof(mmDP6_DP_MSE_SAT0)/sizeof(mmDP6_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT1", REG_MMIO, 0x1f51, 2, &mmDP6_DP_MSE_SAT1[0], sizeof(mmDP6_DP_MSE_SAT1)/sizeof(mmDP6_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT2", REG_MMIO, 0x1f52, 2, &mmDP6_DP_MSE_SAT2[0], sizeof(mmDP6_DP_MSE_SAT2)/sizeof(mmDP6_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1f53, 2, &mmDP6_DP_MSE_SAT_UPDATE[0], sizeof(mmDP6_DP_MSE_SAT_UPDATE)/sizeof(mmDP6_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP6_DP_MSE_LINK_TIMING", REG_MMIO, 0x1f54, 2, &mmDP6_DP_MSE_LINK_TIMING[0], sizeof(mmDP6_DP_MSE_LINK_TIMING)/sizeof(mmDP6_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP6_DP_MSE_MISC_CNTL", REG_MMIO, 0x1f55, 2, &mmDP6_DP_MSE_MISC_CNTL[0], sizeof(mmDP6_DP_MSE_MISC_CNTL)/sizeof(mmDP6_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x1f5a, 2, &mmDP6_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP6_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP6_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x1f5b, 2, &mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT0_STATUS", REG_MMIO, 0x1f5d, 2, &mmDP6_DP_MSE_SAT0_STATUS[0], sizeof(mmDP6_DP_MSE_SAT0_STATUS)/sizeof(mmDP6_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT1_STATUS", REG_MMIO, 0x1f5e, 2, &mmDP6_DP_MSE_SAT1_STATUS[0], sizeof(mmDP6_DP_MSE_SAT1_STATUS)/sizeof(mmDP6_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT2_STATUS", REG_MMIO, 0x1f5f, 2, &mmDP6_DP_MSE_SAT2_STATUS[0], sizeof(mmDP6_DP_MSE_SAT2_STATUS)/sizeof(mmDP6_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x213e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x213f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2140, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2141, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2142, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x2143, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x2144, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x2145, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2146, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2147, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2148, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2149, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x214a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x214b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x214c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x214d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x214e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x214f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2150, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2151, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2152, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2153, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2154, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2155, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2156, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2157, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2158, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2159, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x215a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x215b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x215c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x215d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x215e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x215f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2160, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2161, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2162, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2163, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2164, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2165, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2166, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2167, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2168, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2169, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x216a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x216b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x216c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x216d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x216e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x216f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2170, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2171, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2172, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2173, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2174, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2175, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2176, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2177, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2178, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2179, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x217a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x217b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x217c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x217d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x217e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x217f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2180, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2181, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x2182, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x2183, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x2184, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x2185, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2186, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2187, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2188, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2189, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x218a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x218b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x218c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x218d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x218e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x218f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2190, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2191, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x2192, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x2193, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x2194, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x2195, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2196, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2197, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2198, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2199, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x219a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x219b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x219c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x219d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x219e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x219f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x21a0, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x21a1, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x21a2, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x21a3, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x21a4, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x21a5, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x21a6, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x21a7, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x21a8, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x21a9, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x21aa, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x21ab, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x21ac, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x21ad, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x21ae, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x21af, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x21b0, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x21b1, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x21b2, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x21b3, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x21b4, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x21b5, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x21b6, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x21b7, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x21b8, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x21b9, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x21ba, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x21bb, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x21bc, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x21bd, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x21be, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x21bf, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x21c0, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x21c1, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x21c2, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x21c3, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x21c4, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x21c5, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x21c6, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x21c7, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x21c8, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x21c9, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x21ca, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x21cb, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x21cc, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x21cd, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x21ce, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x21cf, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x21d0, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x21d1, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x21d2, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x21d3, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x21d4, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x21d5, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x21d6, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x21d7, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x21d8, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x21d9, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x21da, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x21db, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x21dc, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x21dd, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_FUSE1", REG_MMIO, 0x213e, 2, &mmDC_COMBOPHYCMREGS0_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_FUSE2", REG_MMIO, 0x213f, 2, &mmDC_COMBOPHYCMREGS0_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_FUSE3", REG_MMIO, 0x2140, 2, &mmDC_COMBOPHYCMREGS0_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2141, 2, &mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT", REG_MMIO, 0x2142, 2, &mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL", REG_MMIO, 0x2143, 2, &mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_TMDP", REG_MMIO, 0x2144, 2, &mmDC_COMBOPHYCMREGS0_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS", REG_MMIO, 0x2145, 2, &mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x2146, 2, &mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1", REG_MMIO, 0x2147, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2", REG_MMIO, 0x2148, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3", REG_MMIO, 0x2149, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4", REG_MMIO, 0x214a, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5", REG_MMIO, 0x214b, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6", REG_MMIO, 0x214c, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7", REG_MMIO, 0x214d, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x215e, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x215f, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2160, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2161, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0", REG_MMIO, 0x2162, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0", REG_MMIO, 0x2163, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0", REG_MMIO, 0x2164, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0", REG_MMIO, 0x2165, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0", REG_MMIO, 0x2166, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0", REG_MMIO, 0x2167, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2168, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2169, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0", REG_MMIO, 0x216a, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0", REG_MMIO, 0x216b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0", REG_MMIO, 0x216c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0", REG_MMIO, 0x216d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x216e, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x216f, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2170, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2171, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1", REG_MMIO, 0x2172, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1", REG_MMIO, 0x2173, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1", REG_MMIO, 0x2174, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1", REG_MMIO, 0x2175, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2176, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2177, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2178, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2179, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1", REG_MMIO, 0x217a, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1", REG_MMIO, 0x217b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1", REG_MMIO, 0x217c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1", REG_MMIO, 0x217d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x217e, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x217f, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2180, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2181, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2", REG_MMIO, 0x2182, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2", REG_MMIO, 0x2183, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2", REG_MMIO, 0x2184, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2", REG_MMIO, 0x2185, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2", REG_MMIO, 0x2186, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2", REG_MMIO, 0x2187, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2188, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2189, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2", REG_MMIO, 0x218a, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2", REG_MMIO, 0x218b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2", REG_MMIO, 0x218c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2", REG_MMIO, 0x218d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x218e, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x218f, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2190, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2191, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3", REG_MMIO, 0x2192, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3", REG_MMIO, 0x2193, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3", REG_MMIO, 0x2194, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3", REG_MMIO, 0x2195, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3", REG_MMIO, 0x2196, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3", REG_MMIO, 0x2197, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2198, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2199, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3", REG_MMIO, 0x219a, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3", REG_MMIO, 0x219b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3", REG_MMIO, 0x219c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3", REG_MMIO, 0x219d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0", REG_MMIO, 0x219e, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1", REG_MMIO, 0x219f, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2", REG_MMIO, 0x21a0, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3", REG_MMIO, 0x21a1, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE", REG_MMIO, 0x21a2, 2, &mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE", REG_MMIO, 0x21a3, 2, &mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_CAL_CTRL", REG_MMIO, 0x21a4, 2, &mmDC_COMBOPHYPLLREGS0_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS0_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS0_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_LOOP_CTRL", REG_MMIO, 0x21a5, 2, &mmDC_COMBOPHYPLLREGS0_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS0_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS0_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_VREG_CFG", REG_MMIO, 0x21a7, 2, &mmDC_COMBOPHYPLLREGS0_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS0_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS0_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_OBSERVE0", REG_MMIO, 0x21a8, 2, &mmDC_COMBOPHYPLLREGS0_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_OBSERVE1", REG_MMIO, 0x21a9, 2, &mmDC_COMBOPHYPLLREGS0_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_DFT_OUT", REG_MMIO, 0x21aa, 2, &mmDC_COMBOPHYPLLREGS0_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS0_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS0_DFT_OUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2206, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2207, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2208, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2209, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x220a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x220b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x220c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x220d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x220e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x220f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2210, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2211, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x2212, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x2213, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x2214, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x2215, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x2216, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x2217, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2218, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2219, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x221a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x221b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x221c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x221d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x221e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x221f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2220, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2221, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x2222, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x2223, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x2224, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x2225, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x2226, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x2227, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2228, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2229, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x222a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x222b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x222c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x222d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x222e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x222f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2230, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2231, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x2232, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x2233, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x2234, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x2235, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x2236, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x2237, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2238, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2239, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x223a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x223b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x223c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x223d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x223e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x223f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2240, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2241, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x2242, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x2243, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x2244, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x2245, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x2246, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x2247, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2248, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2249, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x224a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x224b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x224c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x224d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x224e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x224f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2250, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2251, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2252, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2253, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2254, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2255, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2256, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2257, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2258, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2259, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x225a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x225b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x225c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x225d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x225e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x225f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2260, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2261, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2262, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2263, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2264, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2265, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2266, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2267, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2268, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2269, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x226a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x226b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x226c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x226d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x226e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x226f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2270, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2271, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2272, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2273, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2274, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2275, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2276, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2277, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2278, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2279, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x227a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x227b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x227c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x227d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x227e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x227f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2280, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2281, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x2282, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x2283, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x2284, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x2285, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x2286, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x2287, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2288, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2289, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x228a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x228b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x228c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x228d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x228e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x228f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2290, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2291, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x2292, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x2293, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x2294, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x2295, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x2296, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x2297, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2298, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2299, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x229a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x229b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x229c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x229d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x229e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x229f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x22a0, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x22a1, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x22a2, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x22a3, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x22a4, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x22a5, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_FUSE1", REG_MMIO, 0x2206, 2, &mmDC_COMBOPHYCMREGS1_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_FUSE2", REG_MMIO, 0x2207, 2, &mmDC_COMBOPHYCMREGS1_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_FUSE3", REG_MMIO, 0x2208, 2, &mmDC_COMBOPHYCMREGS1_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2209, 2, &mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT", REG_MMIO, 0x220a, 2, &mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL", REG_MMIO, 0x220b, 2, &mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_TMDP", REG_MMIO, 0x220c, 2, &mmDC_COMBOPHYCMREGS1_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS", REG_MMIO, 0x220d, 2, &mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x220e, 2, &mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1", REG_MMIO, 0x220f, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2", REG_MMIO, 0x2210, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3", REG_MMIO, 0x2211, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4", REG_MMIO, 0x2212, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5", REG_MMIO, 0x2213, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6", REG_MMIO, 0x2214, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7", REG_MMIO, 0x2215, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x2226, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x2227, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2228, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2229, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0", REG_MMIO, 0x222a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0", REG_MMIO, 0x222b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0", REG_MMIO, 0x222c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0", REG_MMIO, 0x222d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0", REG_MMIO, 0x222e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0", REG_MMIO, 0x222f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2230, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2231, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0", REG_MMIO, 0x2232, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0", REG_MMIO, 0x2233, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0", REG_MMIO, 0x2234, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0", REG_MMIO, 0x2235, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x2236, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x2237, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2238, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2239, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1", REG_MMIO, 0x223a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1", REG_MMIO, 0x223b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1", REG_MMIO, 0x223c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1", REG_MMIO, 0x223d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1", REG_MMIO, 0x223e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1", REG_MMIO, 0x223f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2240, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2241, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1", REG_MMIO, 0x2242, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1", REG_MMIO, 0x2243, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1", REG_MMIO, 0x2244, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1", REG_MMIO, 0x2245, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x2246, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x2247, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2248, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2249, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2", REG_MMIO, 0x224a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2", REG_MMIO, 0x224b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2", REG_MMIO, 0x224c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2", REG_MMIO, 0x224d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2", REG_MMIO, 0x224e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2", REG_MMIO, 0x224f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2250, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2251, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2", REG_MMIO, 0x2252, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2", REG_MMIO, 0x2253, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2", REG_MMIO, 0x2254, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2", REG_MMIO, 0x2255, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x2256, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x2257, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2258, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2259, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3", REG_MMIO, 0x225a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3", REG_MMIO, 0x225b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3", REG_MMIO, 0x225c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3", REG_MMIO, 0x225d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3", REG_MMIO, 0x225e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3", REG_MMIO, 0x225f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2260, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2261, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3", REG_MMIO, 0x2262, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3", REG_MMIO, 0x2263, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3", REG_MMIO, 0x2264, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3", REG_MMIO, 0x2265, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0", REG_MMIO, 0x2266, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1", REG_MMIO, 0x2267, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2", REG_MMIO, 0x2268, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3", REG_MMIO, 0x2269, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE", REG_MMIO, 0x226a, 2, &mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE", REG_MMIO, 0x226b, 2, &mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_CAL_CTRL", REG_MMIO, 0x226c, 2, &mmDC_COMBOPHYPLLREGS1_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS1_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS1_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_LOOP_CTRL", REG_MMIO, 0x226d, 2, &mmDC_COMBOPHYPLLREGS1_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS1_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS1_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_VREG_CFG", REG_MMIO, 0x226f, 2, &mmDC_COMBOPHYPLLREGS1_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS1_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS1_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_OBSERVE0", REG_MMIO, 0x2270, 2, &mmDC_COMBOPHYPLLREGS1_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_OBSERVE1", REG_MMIO, 0x2271, 2, &mmDC_COMBOPHYPLLREGS1_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_DFT_OUT", REG_MMIO, 0x2272, 2, &mmDC_COMBOPHYPLLREGS1_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS1_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS1_DFT_OUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x22ce, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x22cf, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x22d0, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x22d1, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x22d2, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x22d3, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x22d4, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x22d5, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x22d6, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x22d7, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x22d8, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x22d9, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x22da, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x22db, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x22dc, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x22dd, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x22de, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x22df, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x22e0, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x22e1, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x22e2, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x22e3, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x22e4, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x22e5, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x22e6, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x22e7, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x22e8, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x22e9, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x22ea, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x22eb, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x22ec, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x22ed, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x22ee, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x22ef, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x22f0, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x22f1, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x22f2, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x22f3, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x22f4, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x22f5, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x22f6, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x22f7, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x22f8, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x22f9, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x22fa, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x22fb, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x22fc, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x22fd, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x22fe, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x22ff, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2300, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2301, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2302, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2303, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2304, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2305, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2306, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2307, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2308, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2309, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x230a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x230b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x230c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x230d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x230e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x230f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2310, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2311, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x2312, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x2313, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x2314, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x2315, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2316, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2317, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2318, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2319, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x231a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x231b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x231c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x231d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x231e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x231f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2320, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2321, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x2322, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x2323, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x2324, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x2325, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2326, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2327, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2328, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2329, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x232a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x232b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x232c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x232d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x232e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x232f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2330, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2331, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x2332, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x2333, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x2334, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x2335, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x2336, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x2337, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2338, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2339, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x233a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x233b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x233c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x233d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x233e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x233f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2340, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2341, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x2342, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x2343, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x2344, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x2345, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x2346, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x2347, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2348, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2349, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x234a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x234b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x234c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x234d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x234e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x234f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2350, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2351, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x2352, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x2353, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x2354, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x2355, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x2356, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x2357, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2358, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2359, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x235a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x235b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x235c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x235d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x235e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x235f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2360, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2361, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x2362, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x2363, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x2364, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x2365, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x2366, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x2367, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2368, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2369, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x236a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x236b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x236c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x236d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_FUSE1", REG_MMIO, 0x22ce, 2, &mmDC_COMBOPHYCMREGS2_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_FUSE2", REG_MMIO, 0x22cf, 2, &mmDC_COMBOPHYCMREGS2_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_FUSE3", REG_MMIO, 0x22d0, 2, &mmDC_COMBOPHYCMREGS2_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x22d1, 2, &mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT", REG_MMIO, 0x22d2, 2, &mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL", REG_MMIO, 0x22d3, 2, &mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_TMDP", REG_MMIO, 0x22d4, 2, &mmDC_COMBOPHYCMREGS2_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS", REG_MMIO, 0x22d5, 2, &mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x22d6, 2, &mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1", REG_MMIO, 0x22d7, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2", REG_MMIO, 0x22d8, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3", REG_MMIO, 0x22d9, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4", REG_MMIO, 0x22da, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5", REG_MMIO, 0x22db, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6", REG_MMIO, 0x22dc, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7", REG_MMIO, 0x22dd, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x22ee, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x22ef, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x22f0, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0", REG_MMIO, 0x22f1, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0", REG_MMIO, 0x22f2, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0", REG_MMIO, 0x22f3, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0", REG_MMIO, 0x22f4, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0", REG_MMIO, 0x22f5, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0", REG_MMIO, 0x22f6, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0", REG_MMIO, 0x22f7, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0", REG_MMIO, 0x22f8, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0", REG_MMIO, 0x22f9, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0", REG_MMIO, 0x22fa, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0", REG_MMIO, 0x22fb, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0", REG_MMIO, 0x22fc, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0", REG_MMIO, 0x22fd, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x22fe, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x22ff, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2300, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2301, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1", REG_MMIO, 0x2302, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1", REG_MMIO, 0x2303, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1", REG_MMIO, 0x2304, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1", REG_MMIO, 0x2305, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2306, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2307, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2308, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2309, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1", REG_MMIO, 0x230a, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1", REG_MMIO, 0x230b, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1", REG_MMIO, 0x230c, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1", REG_MMIO, 0x230d, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x230e, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x230f, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2310, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2311, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2", REG_MMIO, 0x2312, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2", REG_MMIO, 0x2313, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2", REG_MMIO, 0x2314, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2", REG_MMIO, 0x2315, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2", REG_MMIO, 0x2316, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2", REG_MMIO, 0x2317, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2318, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2319, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2", REG_MMIO, 0x231a, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2", REG_MMIO, 0x231b, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2", REG_MMIO, 0x231c, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2", REG_MMIO, 0x231d, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x231e, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x231f, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2320, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2321, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3", REG_MMIO, 0x2322, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3", REG_MMIO, 0x2323, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3", REG_MMIO, 0x2324, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3", REG_MMIO, 0x2325, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3", REG_MMIO, 0x2326, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3", REG_MMIO, 0x2327, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2328, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2329, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3", REG_MMIO, 0x232a, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3", REG_MMIO, 0x232b, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3", REG_MMIO, 0x232c, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3", REG_MMIO, 0x232d, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0", REG_MMIO, 0x232e, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1", REG_MMIO, 0x232f, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2", REG_MMIO, 0x2330, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3", REG_MMIO, 0x2331, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE", REG_MMIO, 0x2332, 2, &mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE", REG_MMIO, 0x2333, 2, &mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_CAL_CTRL", REG_MMIO, 0x2334, 2, &mmDC_COMBOPHYPLLREGS2_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS2_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS2_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_LOOP_CTRL", REG_MMIO, 0x2335, 2, &mmDC_COMBOPHYPLLREGS2_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS2_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS2_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_VREG_CFG", REG_MMIO, 0x2337, 2, &mmDC_COMBOPHYPLLREGS2_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS2_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS2_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_OBSERVE0", REG_MMIO, 0x2338, 2, &mmDC_COMBOPHYPLLREGS2_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_OBSERVE1", REG_MMIO, 0x2339, 2, &mmDC_COMBOPHYPLLREGS2_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_DFT_OUT", REG_MMIO, 0x233a, 2, &mmDC_COMBOPHYPLLREGS2_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS2_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS2_DFT_OUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2396, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2397, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2398, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2399, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x239a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x239b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x239c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x239d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x239e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x239f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x23a0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x23a1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x23a2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x23a3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x23a4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x23a5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x23a6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x23a7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x23a8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x23a9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x23aa, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x23ab, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x23ac, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x23ad, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x23ae, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x23af, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x23b0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x23b1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x23b2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x23b3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x23b4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x23b5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x23b6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x23b7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x23b8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x23b9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x23ba, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x23bb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x23bc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x23bd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x23be, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x23bf, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x23c0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x23c1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x23c2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x23c3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x23c4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x23c5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x23c6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x23c7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x23c8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x23c9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x23ca, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x23cb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x23cc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x23cd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x23ce, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x23cf, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x23d0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x23d1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x23d2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x23d3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x23d4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x23d5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x23d6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x23d7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x23d8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x23d9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x23da, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x23db, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x23dc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x23dd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x23de, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x23df, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x23e0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x23e1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x23e2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x23e3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x23e4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x23e5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x23e6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x23e7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x23e8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x23e9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x23ea, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x23eb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x23ec, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x23ed, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x23ee, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x23ef, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x23f0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x23f1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x23f2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x23f3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x23f4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x23f5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x23f6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x23f7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x23f8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x23f9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x23fa, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x23fb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x23fc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x23fd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x23fe, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x23ff, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2400, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2401, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2402, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2403, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2404, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2405, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2406, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2407, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2408, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2409, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x240a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x240b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x240c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x240d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x240e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x240f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2410, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2411, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x2412, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x2413, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x2414, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x2415, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x2416, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x2417, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2418, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2419, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x241a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x241b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x241c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x241d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x241e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x241f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2420, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2421, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x2422, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x2423, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x2424, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x2425, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x2426, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x2427, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2428, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2429, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x242a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x242b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x242c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x242d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x242e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x242f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2430, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2431, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x2432, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x2433, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x2434, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x2435, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_FUSE1", REG_MMIO, 0x2396, 2, &mmDC_COMBOPHYCMREGS3_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_FUSE2", REG_MMIO, 0x2397, 2, &mmDC_COMBOPHYCMREGS3_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_FUSE3", REG_MMIO, 0x2398, 2, &mmDC_COMBOPHYCMREGS3_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2399, 2, &mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT", REG_MMIO, 0x239a, 2, &mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL", REG_MMIO, 0x239b, 2, &mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_TMDP", REG_MMIO, 0x239c, 2, &mmDC_COMBOPHYCMREGS3_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS", REG_MMIO, 0x239d, 2, &mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x239e, 2, &mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1", REG_MMIO, 0x239f, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2", REG_MMIO, 0x23a0, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3", REG_MMIO, 0x23a1, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4", REG_MMIO, 0x23a2, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5", REG_MMIO, 0x23a3, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6", REG_MMIO, 0x23a4, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7", REG_MMIO, 0x23a5, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x23b6, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x23b7, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x23b8, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0", REG_MMIO, 0x23b9, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0", REG_MMIO, 0x23ba, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0", REG_MMIO, 0x23bb, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0", REG_MMIO, 0x23bc, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0", REG_MMIO, 0x23bd, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0", REG_MMIO, 0x23be, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0", REG_MMIO, 0x23bf, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0", REG_MMIO, 0x23c0, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0", REG_MMIO, 0x23c1, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0", REG_MMIO, 0x23c2, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0", REG_MMIO, 0x23c3, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0", REG_MMIO, 0x23c4, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0", REG_MMIO, 0x23c5, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x23c6, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x23c7, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x23c8, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1", REG_MMIO, 0x23c9, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1", REG_MMIO, 0x23ca, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1", REG_MMIO, 0x23cb, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1", REG_MMIO, 0x23cc, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1", REG_MMIO, 0x23cd, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1", REG_MMIO, 0x23ce, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1", REG_MMIO, 0x23cf, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1", REG_MMIO, 0x23d0, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1", REG_MMIO, 0x23d1, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1", REG_MMIO, 0x23d2, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1", REG_MMIO, 0x23d3, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1", REG_MMIO, 0x23d4, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1", REG_MMIO, 0x23d5, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x23d6, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x23d7, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x23d8, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2", REG_MMIO, 0x23d9, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2", REG_MMIO, 0x23da, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2", REG_MMIO, 0x23db, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2", REG_MMIO, 0x23dc, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2", REG_MMIO, 0x23dd, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2", REG_MMIO, 0x23de, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2", REG_MMIO, 0x23df, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2", REG_MMIO, 0x23e0, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2", REG_MMIO, 0x23e1, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2", REG_MMIO, 0x23e2, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2", REG_MMIO, 0x23e3, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2", REG_MMIO, 0x23e4, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2", REG_MMIO, 0x23e5, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x23e6, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x23e7, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x23e8, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3", REG_MMIO, 0x23e9, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3", REG_MMIO, 0x23ea, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3", REG_MMIO, 0x23eb, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3", REG_MMIO, 0x23ec, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3", REG_MMIO, 0x23ed, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3", REG_MMIO, 0x23ee, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3", REG_MMIO, 0x23ef, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3", REG_MMIO, 0x23f0, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3", REG_MMIO, 0x23f1, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3", REG_MMIO, 0x23f2, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3", REG_MMIO, 0x23f3, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3", REG_MMIO, 0x23f4, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3", REG_MMIO, 0x23f5, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0", REG_MMIO, 0x23f6, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1", REG_MMIO, 0x23f7, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2", REG_MMIO, 0x23f8, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3", REG_MMIO, 0x23f9, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE", REG_MMIO, 0x23fa, 2, &mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE", REG_MMIO, 0x23fb, 2, &mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_CAL_CTRL", REG_MMIO, 0x23fc, 2, &mmDC_COMBOPHYPLLREGS3_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS3_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS3_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_LOOP_CTRL", REG_MMIO, 0x23fd, 2, &mmDC_COMBOPHYPLLREGS3_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS3_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS3_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_VREG_CFG", REG_MMIO, 0x23ff, 2, &mmDC_COMBOPHYPLLREGS3_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS3_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS3_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_OBSERVE0", REG_MMIO, 0x2400, 2, &mmDC_COMBOPHYPLLREGS3_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_OBSERVE1", REG_MMIO, 0x2401, 2, &mmDC_COMBOPHYPLLREGS3_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_DFT_OUT", REG_MMIO, 0x2402, 2, &mmDC_COMBOPHYPLLREGS3_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS3_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS3_DFT_OUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x245e, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x245f, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2460, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2461, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2462, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x2463, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x2464, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x2465, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2466, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2467, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2468, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2469, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x246a, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x246b, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x246c, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x246d, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x246e, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x246f, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2470, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2471, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2472, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2473, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2474, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2475, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2476, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2477, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2478, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2479, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x247a, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x247b, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x247c, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x247d, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x247e, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x247f, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2480, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2481, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2482, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2483, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2484, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2485, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2486, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2487, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2488, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2489, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x248a, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x248b, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x248c, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x248d, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x248e, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x248f, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2490, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2491, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2492, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2493, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2494, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2495, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2496, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2497, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2498, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2499, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x249a, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x249b, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x249c, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x249d, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x249e, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x249f, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x24a0, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x24a1, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x24a2, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x24a3, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x24a4, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x24a5, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x24a6, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x24a7, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x24a8, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x24a9, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x24aa, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x24ab, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x24ac, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x24ad, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x24ae, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x24af, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x24b0, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x24b1, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x24b2, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x24b3, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x24b4, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x24b5, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x24b6, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x24b7, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x24b8, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x24b9, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x24ba, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x24bb, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x24bc, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x24bd, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x24be, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x24bf, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x24c0, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x24c1, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x24c2, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x24c3, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x24c4, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x24c5, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x24c6, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x24c7, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x24c8, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x24c9, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x24ca, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x24cb, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x24cc, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x24cd, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x24ce, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x24cf, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x24d0, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x24d1, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x24d2, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x24d3, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x24d4, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x24d5, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x24d6, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x24d7, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x24d8, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x24d9, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x24da, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x24db, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x24dc, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x24dd, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x24de, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x24df, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x24e0, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x24e1, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x24e2, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x24e3, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x24e4, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x24e5, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x24e6, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x24e7, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x24e8, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x24e9, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x24ea, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x24eb, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x24ec, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x24ed, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x24ee, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x24ef, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x24f0, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x24f1, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x24f2, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x24f3, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x24f4, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x24f5, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x24f6, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x24f7, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x24f8, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x24f9, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x24fa, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x24fb, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x24fc, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x24fd, 2, &mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_FUSE1", REG_MMIO, 0x245e, 2, &mmDC_COMBOPHYCMREGS4_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_FUSE2", REG_MMIO, 0x245f, 2, &mmDC_COMBOPHYCMREGS4_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_FUSE3", REG_MMIO, 0x2460, 2, &mmDC_COMBOPHYCMREGS4_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2461, 2, &mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT", REG_MMIO, 0x2462, 2, &mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL", REG_MMIO, 0x2463, 2, &mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_TMDP", REG_MMIO, 0x2464, 2, &mmDC_COMBOPHYCMREGS4_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS", REG_MMIO, 0x2465, 2, &mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x2466, 2, &mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1", REG_MMIO, 0x2467, 2, &mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2", REG_MMIO, 0x2468, 2, &mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3", REG_MMIO, 0x2469, 2, &mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4", REG_MMIO, 0x246a, 2, &mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5", REG_MMIO, 0x246b, 2, &mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6", REG_MMIO, 0x246c, 2, &mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7", REG_MMIO, 0x246d, 2, &mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x247e, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x247f, 2, &mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2480, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2481, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0", REG_MMIO, 0x2482, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0", REG_MMIO, 0x2483, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0", REG_MMIO, 0x2484, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0", REG_MMIO, 0x2485, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0", REG_MMIO, 0x2486, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0", REG_MMIO, 0x2487, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2488, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2489, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0", REG_MMIO, 0x248a, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0", REG_MMIO, 0x248b, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0", REG_MMIO, 0x248c, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0", REG_MMIO, 0x248d, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x248e, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x248f, 2, &mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2490, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2491, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1", REG_MMIO, 0x2492, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1", REG_MMIO, 0x2493, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1", REG_MMIO, 0x2494, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1", REG_MMIO, 0x2495, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2496, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2497, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2498, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2499, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1", REG_MMIO, 0x249a, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1", REG_MMIO, 0x249b, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1", REG_MMIO, 0x249c, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1", REG_MMIO, 0x249d, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x249e, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x249f, 2, &mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x24a0, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2", REG_MMIO, 0x24a1, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2", REG_MMIO, 0x24a2, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2", REG_MMIO, 0x24a3, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2", REG_MMIO, 0x24a4, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2", REG_MMIO, 0x24a5, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2", REG_MMIO, 0x24a6, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2", REG_MMIO, 0x24a7, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2", REG_MMIO, 0x24a8, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2", REG_MMIO, 0x24a9, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2", REG_MMIO, 0x24aa, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2", REG_MMIO, 0x24ab, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2", REG_MMIO, 0x24ac, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2", REG_MMIO, 0x24ad, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x24ae, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x24af, 2, &mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x24b0, 2, &mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3", REG_MMIO, 0x24b1, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3", REG_MMIO, 0x24b2, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3", REG_MMIO, 0x24b3, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3", REG_MMIO, 0x24b4, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3", REG_MMIO, 0x24b5, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3", REG_MMIO, 0x24b6, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3", REG_MMIO, 0x24b7, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3", REG_MMIO, 0x24b8, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3", REG_MMIO, 0x24b9, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3", REG_MMIO, 0x24ba, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3", REG_MMIO, 0x24bb, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3", REG_MMIO, 0x24bc, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3", REG_MMIO, 0x24bd, 2, &mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0", REG_MMIO, 0x24be, 2, &mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1", REG_MMIO, 0x24bf, 2, &mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2", REG_MMIO, 0x24c0, 2, &mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3", REG_MMIO, 0x24c1, 2, &mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE", REG_MMIO, 0x24c2, 2, &mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE", REG_MMIO, 0x24c3, 2, &mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_CAL_CTRL", REG_MMIO, 0x24c4, 2, &mmDC_COMBOPHYPLLREGS4_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS4_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS4_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_LOOP_CTRL", REG_MMIO, 0x24c5, 2, &mmDC_COMBOPHYPLLREGS4_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS4_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS4_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_VREG_CFG", REG_MMIO, 0x24c7, 2, &mmDC_COMBOPHYPLLREGS4_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS4_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS4_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_OBSERVE0", REG_MMIO, 0x24c8, 2, &mmDC_COMBOPHYPLLREGS4_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS4_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS4_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_OBSERVE1", REG_MMIO, 0x24c9, 2, &mmDC_COMBOPHYPLLREGS4_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS4_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS4_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS4_DFT_OUT", REG_MMIO, 0x24ca, 2, &mmDC_COMBOPHYPLLREGS4_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS4_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS4_DFT_OUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2526, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2527, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2528, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2529, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x252a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x252b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x252c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x252d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x252e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x252f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2530, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2531, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x2532, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x2533, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x2534, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x2535, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x2536, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x2537, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2538, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2539, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x253a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x253b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x253c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x253d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x253e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x253f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2540, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2541, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x2542, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x2543, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x2544, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x2545, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x2546, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x2547, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2548, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2549, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x254a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x254b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x254c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x254d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x254e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x254f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2550, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2551, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x2552, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x2553, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x2554, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x2555, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x2556, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x2557, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2558, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2559, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x255a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x255b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x255c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x255d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x255e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x255f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2560, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2561, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x2562, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x2563, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x2564, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x2565, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x2566, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x2567, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2568, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2569, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x256a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x256b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x256c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x256d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x256e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x256f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2570, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2571, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2572, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2573, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2574, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2575, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2576, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2577, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2578, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2579, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x257a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x257b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x257c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x257d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x257e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x257f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2580, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2581, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2582, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2583, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2584, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2585, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2586, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2587, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2588, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2589, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x258a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x258b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x258c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x258d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x258e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x258f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2590, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2591, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2592, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2593, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2594, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2595, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2596, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2597, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2598, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2599, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x259a, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x259b, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x259c, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x259d, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x259e, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x259f, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x25a0, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x25a1, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x25a2, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x25a3, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x25a4, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x25a5, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x25a6, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x25a7, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x25a8, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x25a9, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x25aa, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x25ab, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x25ac, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x25ad, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x25ae, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x25af, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x25b0, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x25b1, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x25b2, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x25b3, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x25b4, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x25b5, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x25b6, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x25b7, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x25b8, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x25b9, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x25ba, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x25bb, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x25bc, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x25bd, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x25be, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x25bf, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x25c0, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x25c1, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x25c2, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x25c3, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x25c4, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x25c5, 2, &mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_FUSE1", REG_MMIO, 0x2526, 2, &mmDC_COMBOPHYCMREGS5_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_FUSE2", REG_MMIO, 0x2527, 2, &mmDC_COMBOPHYCMREGS5_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_FUSE3", REG_MMIO, 0x2528, 2, &mmDC_COMBOPHYCMREGS5_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2529, 2, &mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT", REG_MMIO, 0x252a, 2, &mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL", REG_MMIO, 0x252b, 2, &mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_TMDP", REG_MMIO, 0x252c, 2, &mmDC_COMBOPHYCMREGS5_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS", REG_MMIO, 0x252d, 2, &mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x252e, 2, &mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1", REG_MMIO, 0x252f, 2, &mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2", REG_MMIO, 0x2530, 2, &mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3", REG_MMIO, 0x2531, 2, &mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4", REG_MMIO, 0x2532, 2, &mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5", REG_MMIO, 0x2533, 2, &mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6", REG_MMIO, 0x2534, 2, &mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7", REG_MMIO, 0x2535, 2, &mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x2546, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x2547, 2, &mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2548, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2549, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0", REG_MMIO, 0x254a, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0", REG_MMIO, 0x254b, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0", REG_MMIO, 0x254c, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0", REG_MMIO, 0x254d, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0", REG_MMIO, 0x254e, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0", REG_MMIO, 0x254f, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2550, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2551, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0", REG_MMIO, 0x2552, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0", REG_MMIO, 0x2553, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0", REG_MMIO, 0x2554, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0", REG_MMIO, 0x2555, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x2556, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x2557, 2, &mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2558, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2559, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1", REG_MMIO, 0x255a, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1", REG_MMIO, 0x255b, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1", REG_MMIO, 0x255c, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1", REG_MMIO, 0x255d, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1", REG_MMIO, 0x255e, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1", REG_MMIO, 0x255f, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2560, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2561, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1", REG_MMIO, 0x2562, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1", REG_MMIO, 0x2563, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1", REG_MMIO, 0x2564, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1", REG_MMIO, 0x2565, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x2566, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x2567, 2, &mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2568, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2569, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2", REG_MMIO, 0x256a, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2", REG_MMIO, 0x256b, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2", REG_MMIO, 0x256c, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2", REG_MMIO, 0x256d, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2", REG_MMIO, 0x256e, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2", REG_MMIO, 0x256f, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2570, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2571, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2", REG_MMIO, 0x2572, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2", REG_MMIO, 0x2573, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2", REG_MMIO, 0x2574, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2", REG_MMIO, 0x2575, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x2576, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x2577, 2, &mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2578, 2, &mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2579, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3", REG_MMIO, 0x257a, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3", REG_MMIO, 0x257b, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3", REG_MMIO, 0x257c, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3", REG_MMIO, 0x257d, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3", REG_MMIO, 0x257e, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3", REG_MMIO, 0x257f, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2580, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2581, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3", REG_MMIO, 0x2582, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3", REG_MMIO, 0x2583, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3", REG_MMIO, 0x2584, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3", REG_MMIO, 0x2585, 2, &mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0", REG_MMIO, 0x2586, 2, &mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1", REG_MMIO, 0x2587, 2, &mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2", REG_MMIO, 0x2588, 2, &mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3", REG_MMIO, 0x2589, 2, &mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE", REG_MMIO, 0x258a, 2, &mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE", REG_MMIO, 0x258b, 2, &mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_CAL_CTRL", REG_MMIO, 0x258c, 2, &mmDC_COMBOPHYPLLREGS5_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS5_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS5_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_LOOP_CTRL", REG_MMIO, 0x258d, 2, &mmDC_COMBOPHYPLLREGS5_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS5_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS5_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_VREG_CFG", REG_MMIO, 0x258f, 2, &mmDC_COMBOPHYPLLREGS5_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS5_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS5_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_OBSERVE0", REG_MMIO, 0x2590, 2, &mmDC_COMBOPHYPLLREGS5_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS5_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS5_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_OBSERVE1", REG_MMIO, 0x2591, 2, &mmDC_COMBOPHYPLLREGS5_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS5_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS5_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS5_DFT_OUT", REG_MMIO, 0x2592, 2, &mmDC_COMBOPHYPLLREGS5_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS5_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS5_DFT_OUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x25ee, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x25ef, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x25f0, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x25f1, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x25f2, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x25f3, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x25f4, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x25f5, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x25f6, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x25f7, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x25f8, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x25f9, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x25fa, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x25fb, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x25fc, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x25fd, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x25fe, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x25ff, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2600, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2601, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2602, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2603, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2604, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2605, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2606, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2607, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2608, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2609, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x260a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x260b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x260c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x260d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x260e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x260f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2610, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2611, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2612, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2613, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2614, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2615, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2616, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2617, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2618, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2619, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x261a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x261b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x261c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x261d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x261e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x261f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2620, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2621, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2622, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2623, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2624, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2625, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2626, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2627, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2628, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2629, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x262a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x262b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x262c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x262d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x262e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x262f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2630, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2631, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x2632, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x2633, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x2634, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x2635, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2636, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2637, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2638, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2639, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x263a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x263b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x263c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x263d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x263e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x263f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2640, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2641, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x2642, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x2643, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x2644, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x2645, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2646, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2647, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2648, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2649, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x264a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x264b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x264c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x264d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x264e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x264f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2650, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2651, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x2652, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x2653, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x2654, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x2655, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x2656, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x2657, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2658, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2659, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x265a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x265b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x265c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x265d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x265e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x265f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2660, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2661, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x2662, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x2663, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x2664, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x2665, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x2666, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x2667, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2668, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2669, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x266a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x266b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x266c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x266d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x266e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x266f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2670, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2671, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x2672, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x2673, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x2674, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x2675, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x2676, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x2677, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2678, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2679, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x267a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x267b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x267c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x267d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x267e, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x267f, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2680, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2681, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x2682, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x2683, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x2684, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x2685, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x2686, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x2687, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2688, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2689, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x268a, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x268b, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x268c, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x268d, 2, &mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_FUSE1", REG_MMIO, 0x25ee, 2, &mmDC_COMBOPHYCMREGS6_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_FUSE2", REG_MMIO, 0x25ef, 2, &mmDC_COMBOPHYCMREGS6_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_FUSE3", REG_MMIO, 0x25f0, 2, &mmDC_COMBOPHYCMREGS6_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x25f1, 2, &mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT", REG_MMIO, 0x25f2, 2, &mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL", REG_MMIO, 0x25f3, 2, &mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_TMDP", REG_MMIO, 0x25f4, 2, &mmDC_COMBOPHYCMREGS6_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS", REG_MMIO, 0x25f5, 2, &mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x25f6, 2, &mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1", REG_MMIO, 0x25f7, 2, &mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2", REG_MMIO, 0x25f8, 2, &mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3", REG_MMIO, 0x25f9, 2, &mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4", REG_MMIO, 0x25fa, 2, &mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5", REG_MMIO, 0x25fb, 2, &mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6", REG_MMIO, 0x25fc, 2, &mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7", REG_MMIO, 0x25fd, 2, &mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x260e, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x260f, 2, &mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2610, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2611, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0", REG_MMIO, 0x2612, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0", REG_MMIO, 0x2613, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0", REG_MMIO, 0x2614, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0", REG_MMIO, 0x2615, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0", REG_MMIO, 0x2616, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0", REG_MMIO, 0x2617, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2618, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2619, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0", REG_MMIO, 0x261a, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0", REG_MMIO, 0x261b, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0", REG_MMIO, 0x261c, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0", REG_MMIO, 0x261d, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x261e, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x261f, 2, &mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2620, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2621, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1", REG_MMIO, 0x2622, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1", REG_MMIO, 0x2623, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1", REG_MMIO, 0x2624, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1", REG_MMIO, 0x2625, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2626, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2627, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2628, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2629, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1", REG_MMIO, 0x262a, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1", REG_MMIO, 0x262b, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1", REG_MMIO, 0x262c, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1", REG_MMIO, 0x262d, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x262e, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x262f, 2, &mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2630, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2631, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2", REG_MMIO, 0x2632, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2", REG_MMIO, 0x2633, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2", REG_MMIO, 0x2634, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2", REG_MMIO, 0x2635, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2", REG_MMIO, 0x2636, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2", REG_MMIO, 0x2637, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2638, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2639, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2", REG_MMIO, 0x263a, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2", REG_MMIO, 0x263b, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2", REG_MMIO, 0x263c, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2", REG_MMIO, 0x263d, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x263e, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x263f, 2, &mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2640, 2, &mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2641, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3", REG_MMIO, 0x2642, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3", REG_MMIO, 0x2643, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3", REG_MMIO, 0x2644, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3", REG_MMIO, 0x2645, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3", REG_MMIO, 0x2646, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3", REG_MMIO, 0x2647, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2648, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2649, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3", REG_MMIO, 0x264a, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3", REG_MMIO, 0x264b, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3", REG_MMIO, 0x264c, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3", REG_MMIO, 0x264d, 2, &mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0", REG_MMIO, 0x264e, 2, &mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1", REG_MMIO, 0x264f, 2, &mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2", REG_MMIO, 0x2650, 2, &mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3", REG_MMIO, 0x2651, 2, &mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE", REG_MMIO, 0x2652, 2, &mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE", REG_MMIO, 0x2653, 2, &mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_CAL_CTRL", REG_MMIO, 0x2654, 2, &mmDC_COMBOPHYPLLREGS6_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS6_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS6_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_LOOP_CTRL", REG_MMIO, 0x2655, 2, &mmDC_COMBOPHYPLLREGS6_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS6_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS6_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_VREG_CFG", REG_MMIO, 0x2657, 2, &mmDC_COMBOPHYPLLREGS6_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS6_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS6_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_OBSERVE0", REG_MMIO, 0x2658, 2, &mmDC_COMBOPHYPLLREGS6_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS6_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS6_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_OBSERVE1", REG_MMIO, 0x2659, 2, &mmDC_COMBOPHYPLLREGS6_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS6_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS6_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS6_DFT_OUT", REG_MMIO, 0x265a, 2, &mmDC_COMBOPHYPLLREGS6_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS6_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS6_DFT_OUT[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x26b6, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x26b7, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x26b8, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x26b9, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x26ba, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x26bb, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x26bc, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x26bd, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x26be, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x26bf, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x26c0, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x26c1, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x26c2, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x26c3, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x26c4, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x26c5, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x26c6, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x26c7, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x26c8, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x26c9, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x26ca, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x26cb, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x26cc, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x26cd, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x26ce, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x26cf, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x26d0, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x26d1, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x26d2, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x26d3, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x26d4, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x26d5, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x26d6, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x26d7, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x26d8, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x26d9, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x26da, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x26db, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x26dc, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x26dd, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x26de, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x26df, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x26e0, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x26e1, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x26e2, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x26e3, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x26e4, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x26e5, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x26e6, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x26e7, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x26e8, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x26e9, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x26ea, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x26eb, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x26ec, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x26ed, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x26ee, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x26ef, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x26f0, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x26f1, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x26f2, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x26f3, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x26f4, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x26f5, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x26f6, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x26f7, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x26f8, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x26f9, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x26fa, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x26fb, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x26fc, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x26fd, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x26fe, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x26ff, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2700, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2701, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2702, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2703, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2704, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2705, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2706, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2707, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2708, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2709, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x270a, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x270b, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x270c, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x270d, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x270e, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x270f, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2710, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2711, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2712, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2713, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2714, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2715, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2716, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2717, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2718, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2719, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x271a, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x271b, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x271c, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x271d, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x271e, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x271f, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2720, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2721, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2722, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2723, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2724, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2725, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2726, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2727, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2728, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2729, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x272a, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x272b, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x272c, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x272d, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x272e, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x272f, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2730, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2731, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x2732, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x2733, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x2734, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x2735, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x2736, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x2737, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2738, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2739, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x273a, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x273b, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x273c, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x273d, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x273e, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x273f, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2740, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2741, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x2742, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x2743, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x2744, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x2745, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x2746, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x2747, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2748, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2749, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x274a, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x274b, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x274c, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x274d, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x274e, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x274f, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2750, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2751, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x2752, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x2753, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x2754, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x2755, 2, &mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_FUSE1", REG_MMIO, 0x26b6, 2, &mmDC_COMBOPHYCMREGS8_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_FUSE2", REG_MMIO, 0x26b7, 2, &mmDC_COMBOPHYCMREGS8_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_FUSE3", REG_MMIO, 0x26b8, 2, &mmDC_COMBOPHYCMREGS8_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x26b9, 2, &mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT", REG_MMIO, 0x26ba, 2, &mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL", REG_MMIO, 0x26bb, 2, &mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_TMDP", REG_MMIO, 0x26bc, 2, &mmDC_COMBOPHYCMREGS8_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS", REG_MMIO, 0x26bd, 2, &mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x26be, 2, &mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1", REG_MMIO, 0x26bf, 2, &mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2", REG_MMIO, 0x26c0, 2, &mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3", REG_MMIO, 0x26c1, 2, &mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4", REG_MMIO, 0x26c2, 2, &mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5", REG_MMIO, 0x26c3, 2, &mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6", REG_MMIO, 0x26c4, 2, &mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7", REG_MMIO, 0x26c5, 2, &mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x26d6, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x26d7, 2, &mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x26d8, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0", REG_MMIO, 0x26d9, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0", REG_MMIO, 0x26da, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0", REG_MMIO, 0x26db, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0", REG_MMIO, 0x26dc, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0", REG_MMIO, 0x26dd, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0", REG_MMIO, 0x26de, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0", REG_MMIO, 0x26df, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0", REG_MMIO, 0x26e0, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0", REG_MMIO, 0x26e1, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0", REG_MMIO, 0x26e2, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0", REG_MMIO, 0x26e3, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0", REG_MMIO, 0x26e4, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0", REG_MMIO, 0x26e5, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x26e6, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x26e7, 2, &mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x26e8, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1", REG_MMIO, 0x26e9, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1", REG_MMIO, 0x26ea, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1", REG_MMIO, 0x26eb, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1", REG_MMIO, 0x26ec, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1", REG_MMIO, 0x26ed, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1", REG_MMIO, 0x26ee, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1", REG_MMIO, 0x26ef, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1", REG_MMIO, 0x26f0, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1", REG_MMIO, 0x26f1, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1", REG_MMIO, 0x26f2, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1", REG_MMIO, 0x26f3, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1", REG_MMIO, 0x26f4, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1", REG_MMIO, 0x26f5, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x26f6, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x26f7, 2, &mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x26f8, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2", REG_MMIO, 0x26f9, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2", REG_MMIO, 0x26fa, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2", REG_MMIO, 0x26fb, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2", REG_MMIO, 0x26fc, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2", REG_MMIO, 0x26fd, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2", REG_MMIO, 0x26fe, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2", REG_MMIO, 0x26ff, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2700, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2701, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2", REG_MMIO, 0x2702, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2", REG_MMIO, 0x2703, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2", REG_MMIO, 0x2704, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2", REG_MMIO, 0x2705, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x2706, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x2707, 2, &mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2708, 2, &mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2709, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3", REG_MMIO, 0x270a, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3", REG_MMIO, 0x270b, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3", REG_MMIO, 0x270c, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3", REG_MMIO, 0x270d, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3", REG_MMIO, 0x270e, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3", REG_MMIO, 0x270f, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2710, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2711, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3", REG_MMIO, 0x2712, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3", REG_MMIO, 0x2713, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3", REG_MMIO, 0x2714, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3", REG_MMIO, 0x2715, 2, &mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0", REG_MMIO, 0x2716, 2, &mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1", REG_MMIO, 0x2717, 2, &mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2", REG_MMIO, 0x2718, 2, &mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3", REG_MMIO, 0x2719, 2, &mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE", REG_MMIO, 0x271a, 2, &mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE", REG_MMIO, 0x271b, 2, &mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_CAL_CTRL", REG_MMIO, 0x271c, 2, &mmDC_COMBOPHYPLLREGS8_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS8_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS8_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_LOOP_CTRL", REG_MMIO, 0x271d, 2, &mmDC_COMBOPHYPLLREGS8_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS8_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS8_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_VREG_CFG", REG_MMIO, 0x271f, 2, &mmDC_COMBOPHYPLLREGS8_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS8_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS8_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_OBSERVE0", REG_MMIO, 0x2720, 2, &mmDC_COMBOPHYPLLREGS8_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS8_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS8_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_OBSERVE1", REG_MMIO, 0x2721, 2, &mmDC_COMBOPHYPLLREGS8_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS8_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS8_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS8_DFT_OUT", REG_MMIO, 0x2722, 2, &mmDC_COMBOPHYPLLREGS8_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS8_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS8_DFT_OUT[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CTRL", REG_MMIO, 0x27be, 2, &mmDSI0_DISP_DSI_CTRL[0], sizeof(mmDSI0_DISP_DSI_CTRL)/sizeof(mmDSI0_DISP_DSI_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_STATUS", REG_MMIO, 0x27bf, 2, &mmDSI0_DISP_DSI_STATUS[0], sizeof(mmDSI0_DISP_DSI_STATUS)/sizeof(mmDSI0_DISP_DSI_STATUS[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_VIDEO_MODE_CTRL", REG_MMIO, 0x27c0, 2, &mmDSI0_DISP_DSI_VIDEO_MODE_CTRL[0], sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_CTRL)/sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE", REG_MMIO, 0x27c1, 2, &mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE[0], sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE)/sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD", REG_MMIO, 0x27c2, 2, &mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD[0], sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD)/sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD", REG_MMIO, 0x27c3, 2, &mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD[0], sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD)/sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE", REG_MMIO, 0x27c4, 2, &mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE[0], sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE)/sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE", REG_MMIO, 0x27c5, 2, &mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE[0], sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE)/sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL", REG_MMIO, 0x27c6, 2, &mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL[0], sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL)/sizeof(mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_COMMAND_MODE_CTRL", REG_MMIO, 0x27c7, 2, &mmDSI0_DISP_DSI_COMMAND_MODE_CTRL[0], sizeof(mmDSI0_DISP_DSI_COMMAND_MODE_CTRL)/sizeof(mmDSI0_DISP_DSI_COMMAND_MODE_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL", REG_MMIO, 0x27c8, 2, &mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL[0], sizeof(mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL)/sizeof(mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL", REG_MMIO, 0x27c9, 2, &mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL[0], sizeof(mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL)/sizeof(mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_CMD_OFFSET", REG_MMIO, 0x27ca, 2, &mmDSI0_DISP_DSI_DMA_CMD_OFFSET[0], sizeof(mmDSI0_DISP_DSI_DMA_CMD_OFFSET)/sizeof(mmDSI0_DISP_DSI_DMA_CMD_OFFSET[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_CMD_LENGTH", REG_MMIO, 0x27cb, 2, &mmDSI0_DISP_DSI_DMA_CMD_LENGTH[0], sizeof(mmDSI0_DISP_DSI_DMA_CMD_LENGTH)/sizeof(mmDSI0_DISP_DSI_DMA_CMD_LENGTH[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0", REG_MMIO, 0x27cc, 2, &mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0[0], sizeof(mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0)/sizeof(mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1", REG_MMIO, 0x27cd, 2, &mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1[0], sizeof(mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1)/sizeof(mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_DATA_PITCH", REG_MMIO, 0x27ce, 2, &mmDSI0_DISP_DSI_DMA_DATA_PITCH[0], sizeof(mmDSI0_DISP_DSI_DMA_DATA_PITCH)/sizeof(mmDSI0_DISP_DSI_DMA_DATA_PITCH[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_DATA_WIDTH", REG_MMIO, 0x27cf, 2, &mmDSI0_DISP_DSI_DMA_DATA_WIDTH[0], sizeof(mmDSI0_DISP_DSI_DMA_DATA_WIDTH)/sizeof(mmDSI0_DISP_DSI_DMA_DATA_WIDTH[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_DATA_HEIGHT", REG_MMIO, 0x27d0, 2, &mmDSI0_DISP_DSI_DMA_DATA_HEIGHT[0], sizeof(mmDSI0_DISP_DSI_DMA_DATA_HEIGHT)/sizeof(mmDSI0_DISP_DSI_DMA_DATA_HEIGHT[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_FIFO_CTRL", REG_MMIO, 0x27d1, 2, &mmDSI0_DISP_DSI_DMA_FIFO_CTRL[0], sizeof(mmDSI0_DISP_DSI_DMA_FIFO_CTRL)/sizeof(mmDSI0_DISP_DSI_DMA_FIFO_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA", REG_MMIO, 0x27d2, 2, &mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA[0], sizeof(mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA)/sizeof(mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DENG_DATA_LENGTH", REG_MMIO, 0x27d3, 2, &mmDSI0_DISP_DSI_DENG_DATA_LENGTH[0], sizeof(mmDSI0_DISP_DSI_DENG_DATA_LENGTH)/sizeof(mmDSI0_DISP_DSI_DENG_DATA_LENGTH[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_ACK_ERROR_REPORT", REG_MMIO, 0x27d4, 2, &mmDSI0_DISP_DSI_ACK_ERROR_REPORT[0], sizeof(mmDSI0_DISP_DSI_ACK_ERROR_REPORT)/sizeof(mmDSI0_DISP_DSI_ACK_ERROR_REPORT[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RDBK_DATA0", REG_MMIO, 0x27d5, 2, &mmDSI0_DISP_DSI_RDBK_DATA0[0], sizeof(mmDSI0_DISP_DSI_RDBK_DATA0)/sizeof(mmDSI0_DISP_DSI_RDBK_DATA0[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RDBK_DATA1", REG_MMIO, 0x27d6, 2, &mmDSI0_DISP_DSI_RDBK_DATA1[0], sizeof(mmDSI0_DISP_DSI_RDBK_DATA1)/sizeof(mmDSI0_DISP_DSI_RDBK_DATA1[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RDBK_DATA2", REG_MMIO, 0x27d7, 2, &mmDSI0_DISP_DSI_RDBK_DATA2[0], sizeof(mmDSI0_DISP_DSI_RDBK_DATA2)/sizeof(mmDSI0_DISP_DSI_RDBK_DATA2[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RDBK_DATA3", REG_MMIO, 0x27d8, 2, &mmDSI0_DISP_DSI_RDBK_DATA3[0], sizeof(mmDSI0_DISP_DSI_RDBK_DATA3)/sizeof(mmDSI0_DISP_DSI_RDBK_DATA3[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RDBK_DATATYPE0", REG_MMIO, 0x27d9, 2, &mmDSI0_DISP_DSI_RDBK_DATATYPE0[0], sizeof(mmDSI0_DISP_DSI_RDBK_DATATYPE0)/sizeof(mmDSI0_DISP_DSI_RDBK_DATATYPE0[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RDBK_DATATYPE1", REG_MMIO, 0x27da, 2, &mmDSI0_DISP_DSI_RDBK_DATATYPE1[0], sizeof(mmDSI0_DISP_DSI_RDBK_DATATYPE1)/sizeof(mmDSI0_DISP_DSI_RDBK_DATATYPE1[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_TRIG_CTRL", REG_MMIO, 0x27db, 2, &mmDSI0_DISP_DSI_TRIG_CTRL[0], sizeof(mmDSI0_DISP_DSI_TRIG_CTRL)/sizeof(mmDSI0_DISP_DSI_TRIG_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_EXT_MUX", REG_MMIO, 0x27dc, 2, &mmDSI0_DISP_DSI_EXT_MUX[0], sizeof(mmDSI0_DISP_DSI_EXT_MUX)/sizeof(mmDSI0_DISP_DSI_EXT_MUX[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL", REG_MMIO, 0x27dd, 2, &mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL[0], sizeof(mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL)/sizeof(mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER", REG_MMIO, 0x27de, 2, &mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER[0], sizeof(mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER)/sizeof(mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER", REG_MMIO, 0x27df, 2, &mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER[0], sizeof(mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER)/sizeof(mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER", REG_MMIO, 0x27e0, 2, &mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER[0], sizeof(mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER)/sizeof(mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RESET_SW_TRIGGER", REG_MMIO, 0x27e1, 2, &mmDSI0_DISP_DSI_RESET_SW_TRIGGER[0], sizeof(mmDSI0_DISP_DSI_RESET_SW_TRIGGER)/sizeof(mmDSI0_DISP_DSI_RESET_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_EXT_RESET", REG_MMIO, 0x27e2, 2, &mmDSI0_DISP_DSI_EXT_RESET[0], sizeof(mmDSI0_DISP_DSI_EXT_RESET)/sizeof(mmDSI0_DISP_DSI_EXT_RESET[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_LANE_CRC_HS_MODE", REG_MMIO, 0x27e3, 2, &mmDSI0_DISP_DSI_LANE_CRC_HS_MODE[0], sizeof(mmDSI0_DISP_DSI_LANE_CRC_HS_MODE)/sizeof(mmDSI0_DISP_DSI_LANE_CRC_HS_MODE[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_LANE_CRC_LP_MODE", REG_MMIO, 0x27e4, 2, &mmDSI0_DISP_DSI_LANE_CRC_LP_MODE[0], sizeof(mmDSI0_DISP_DSI_LANE_CRC_LP_MODE)/sizeof(mmDSI0_DISP_DSI_LANE_CRC_LP_MODE[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_LANE_CRC_CTRL", REG_MMIO, 0x27e5, 2, &mmDSI0_DISP_DSI_LANE_CRC_CTRL[0], sizeof(mmDSI0_DISP_DSI_LANE_CRC_CTRL)/sizeof(mmDSI0_DISP_DSI_LANE_CRC_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_PIXEL_CRC_CTRL", REG_MMIO, 0x27e6, 2, &mmDSI0_DISP_DSI_PIXEL_CRC_CTRL[0], sizeof(mmDSI0_DISP_DSI_PIXEL_CRC_CTRL)/sizeof(mmDSI0_DISP_DSI_PIXEL_CRC_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_LANE_CTRL", REG_MMIO, 0x27e7, 2, &mmDSI0_DISP_DSI_LANE_CTRL[0], sizeof(mmDSI0_DISP_DSI_LANE_CTRL)/sizeof(mmDSI0_DISP_DSI_LANE_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DLN0_PHY_ERROR", REG_MMIO, 0x27e8, 2, &mmDSI0_DISP_DSI_DLN0_PHY_ERROR[0], sizeof(mmDSI0_DISP_DSI_DLN0_PHY_ERROR)/sizeof(mmDSI0_DISP_DSI_DLN0_PHY_ERROR[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_LP_TIMER_CTRL", REG_MMIO, 0x27e9, 2, &mmDSI0_DISP_DSI_LP_TIMER_CTRL[0], sizeof(mmDSI0_DISP_DSI_LP_TIMER_CTRL)/sizeof(mmDSI0_DISP_DSI_LP_TIMER_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_HS_TIMER_CTRL", REG_MMIO, 0x27ea, 2, &mmDSI0_DISP_DSI_HS_TIMER_CTRL[0], sizeof(mmDSI0_DISP_DSI_HS_TIMER_CTRL)/sizeof(mmDSI0_DISP_DSI_HS_TIMER_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_TIMEOUT_STATUS", REG_MMIO, 0x27eb, 2, &mmDSI0_DISP_DSI_TIMEOUT_STATUS[0], sizeof(mmDSI0_DISP_DSI_TIMEOUT_STATUS)/sizeof(mmDSI0_DISP_DSI_TIMEOUT_STATUS[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL", REG_MMIO, 0x27ec, 2, &mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL[0], sizeof(mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL)/sizeof(mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2", REG_MMIO, 0x27ed, 2, &mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2[0], sizeof(mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2)/sizeof(mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_EOT_PACKET", REG_MMIO, 0x27ee, 2, &mmDSI0_DISP_DSI_EOT_PACKET[0], sizeof(mmDSI0_DISP_DSI_EOT_PACKET)/sizeof(mmDSI0_DISP_DSI_EOT_PACKET[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_EOT_PACKET_CTRL", REG_MMIO, 0x27ef, 2, &mmDSI0_DISP_DSI_EOT_PACKET_CTRL[0], sizeof(mmDSI0_DISP_DSI_EOT_PACKET_CTRL)/sizeof(mmDSI0_DISP_DSI_EOT_PACKET_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER", REG_MMIO, 0x27f0, 2, &mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER[0], sizeof(mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER)/sizeof(mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_CTRL", REG_MMIO, 0x27f1, 2, &mmDSI0_DISP_DSI_MIPI_BIST_CTRL[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_CTRL)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE", REG_MMIO, 0x27f2, 2, &mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE", REG_MMIO, 0x27f3, 2, &mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG", REG_MMIO, 0x27f4, 2, &mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL", REG_MMIO, 0x27f5, 2, &mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT", REG_MMIO, 0x27f6, 2, &mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_START", REG_MMIO, 0x27f7, 2, &mmDSI0_DISP_DSI_MIPI_BIST_START[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_START)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_START[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_MIPI_BIST_STATUS", REG_MMIO, 0x27f8, 2, &mmDSI0_DISP_DSI_MIPI_BIST_STATUS[0], sizeof(mmDSI0_DISP_DSI_MIPI_BIST_STATUS)/sizeof(mmDSI0_DISP_DSI_MIPI_BIST_STATUS[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK", REG_MMIO, 0x27f9, 2, &mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK[0], sizeof(mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK)/sizeof(mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_INTERRUPT_CTRL", REG_MMIO, 0x27fa, 2, &mmDSI0_DISP_DSI_INTERRUPT_CTRL[0], sizeof(mmDSI0_DISP_DSI_INTERRUPT_CTRL)/sizeof(mmDSI0_DISP_DSI_INTERRUPT_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CLK_CTRL", REG_MMIO, 0x27fb, 2, &mmDSI0_DISP_DSI_CLK_CTRL[0], sizeof(mmDSI0_DISP_DSI_CLK_CTRL)/sizeof(mmDSI0_DISP_DSI_CLK_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CLK_STATUS", REG_MMIO, 0x27fc, 2, &mmDSI0_DISP_DSI_CLK_STATUS[0], sizeof(mmDSI0_DISP_DSI_CLK_STATUS)/sizeof(mmDSI0_DISP_DSI_CLK_STATUS[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DENG_FIFO_STATUS", REG_MMIO, 0x27fd, 2, &mmDSI0_DISP_DSI_DENG_FIFO_STATUS[0], sizeof(mmDSI0_DISP_DSI_DENG_FIFO_STATUS)/sizeof(mmDSI0_DISP_DSI_DENG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_DENG_FIFO_CTRL", REG_MMIO, 0x27fe, 2, &mmDSI0_DISP_DSI_DENG_FIFO_CTRL[0], sizeof(mmDSI0_DISP_DSI_DENG_FIFO_CTRL)/sizeof(mmDSI0_DISP_DSI_DENG_FIFO_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CMD_FIFO_DATA", REG_MMIO, 0x27ff, 2, &mmDSI0_DISP_DSI_CMD_FIFO_DATA[0], sizeof(mmDSI0_DISP_DSI_CMD_FIFO_DATA)/sizeof(mmDSI0_DISP_DSI_CMD_FIFO_DATA[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CMD_FIFO_CTRL", REG_MMIO, 0x2800, 2, &mmDSI0_DISP_DSI_CMD_FIFO_CTRL[0], sizeof(mmDSI0_DISP_DSI_CMD_FIFO_CTRL)/sizeof(mmDSI0_DISP_DSI_CMD_FIFO_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_TE_CTRL", REG_MMIO, 0x2801, 2, &mmDSI0_DISP_DSI_TE_CTRL[0], sizeof(mmDSI0_DISP_DSI_TE_CTRL)/sizeof(mmDSI0_DISP_DSI_TE_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_LANE_STATUS", REG_MMIO, 0x2805, 2, &mmDSI0_DISP_DSI_LANE_STATUS[0], sizeof(mmDSI0_DISP_DSI_LANE_STATUS)/sizeof(mmDSI0_DISP_DSI_LANE_STATUS[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_PERF_CTRL", REG_MMIO, 0x2806, 2, &mmDSI0_DISP_DSI_PERF_CTRL[0], sizeof(mmDSI0_DISP_DSI_PERF_CTRL)/sizeof(mmDSI0_DISP_DSI_PERF_CTRL[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_HSYNC_LENGTH", REG_MMIO, 0x2807, 2, &mmDSI0_DISP_DSI_HSYNC_LENGTH[0], sizeof(mmDSI0_DISP_DSI_HSYNC_LENGTH)/sizeof(mmDSI0_DISP_DSI_HSYNC_LENGTH[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_RDBK_NUM", REG_MMIO, 0x2808, 2, &mmDSI0_DISP_DSI_RDBK_NUM[0], sizeof(mmDSI0_DISP_DSI_RDBK_NUM)/sizeof(mmDSI0_DISP_DSI_RDBK_NUM[0]), 0, 0 },
	{ "mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL", REG_MMIO, 0x2809, 2, &mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL[0], sizeof(mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL)/sizeof(mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CTRL", REG_MMIO, 0x28be, 2, &mmDSI1_DISP_DSI_CTRL[0], sizeof(mmDSI1_DISP_DSI_CTRL)/sizeof(mmDSI1_DISP_DSI_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_STATUS", REG_MMIO, 0x28bf, 2, &mmDSI1_DISP_DSI_STATUS[0], sizeof(mmDSI1_DISP_DSI_STATUS)/sizeof(mmDSI1_DISP_DSI_STATUS[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_VIDEO_MODE_CTRL", REG_MMIO, 0x28c0, 2, &mmDSI1_DISP_DSI_VIDEO_MODE_CTRL[0], sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_CTRL)/sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE", REG_MMIO, 0x28c1, 2, &mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE[0], sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE)/sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD", REG_MMIO, 0x28c2, 2, &mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD[0], sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD)/sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD", REG_MMIO, 0x28c3, 2, &mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD[0], sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD)/sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE", REG_MMIO, 0x28c4, 2, &mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE[0], sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE)/sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE", REG_MMIO, 0x28c5, 2, &mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE[0], sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE)/sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL", REG_MMIO, 0x28c6, 2, &mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL[0], sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL)/sizeof(mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_COMMAND_MODE_CTRL", REG_MMIO, 0x28c7, 2, &mmDSI1_DISP_DSI_COMMAND_MODE_CTRL[0], sizeof(mmDSI1_DISP_DSI_COMMAND_MODE_CTRL)/sizeof(mmDSI1_DISP_DSI_COMMAND_MODE_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL", REG_MMIO, 0x28c8, 2, &mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL[0], sizeof(mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL)/sizeof(mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL", REG_MMIO, 0x28c9, 2, &mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL[0], sizeof(mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL)/sizeof(mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_CMD_OFFSET", REG_MMIO, 0x28ca, 2, &mmDSI1_DISP_DSI_DMA_CMD_OFFSET[0], sizeof(mmDSI1_DISP_DSI_DMA_CMD_OFFSET)/sizeof(mmDSI1_DISP_DSI_DMA_CMD_OFFSET[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_CMD_LENGTH", REG_MMIO, 0x28cb, 2, &mmDSI1_DISP_DSI_DMA_CMD_LENGTH[0], sizeof(mmDSI1_DISP_DSI_DMA_CMD_LENGTH)/sizeof(mmDSI1_DISP_DSI_DMA_CMD_LENGTH[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0", REG_MMIO, 0x28cc, 2, &mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0[0], sizeof(mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0)/sizeof(mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1", REG_MMIO, 0x28cd, 2, &mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1[0], sizeof(mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1)/sizeof(mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_DATA_PITCH", REG_MMIO, 0x28ce, 2, &mmDSI1_DISP_DSI_DMA_DATA_PITCH[0], sizeof(mmDSI1_DISP_DSI_DMA_DATA_PITCH)/sizeof(mmDSI1_DISP_DSI_DMA_DATA_PITCH[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_DATA_WIDTH", REG_MMIO, 0x28cf, 2, &mmDSI1_DISP_DSI_DMA_DATA_WIDTH[0], sizeof(mmDSI1_DISP_DSI_DMA_DATA_WIDTH)/sizeof(mmDSI1_DISP_DSI_DMA_DATA_WIDTH[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_DATA_HEIGHT", REG_MMIO, 0x28d0, 2, &mmDSI1_DISP_DSI_DMA_DATA_HEIGHT[0], sizeof(mmDSI1_DISP_DSI_DMA_DATA_HEIGHT)/sizeof(mmDSI1_DISP_DSI_DMA_DATA_HEIGHT[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_FIFO_CTRL", REG_MMIO, 0x28d1, 2, &mmDSI1_DISP_DSI_DMA_FIFO_CTRL[0], sizeof(mmDSI1_DISP_DSI_DMA_FIFO_CTRL)/sizeof(mmDSI1_DISP_DSI_DMA_FIFO_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA", REG_MMIO, 0x28d2, 2, &mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA[0], sizeof(mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA)/sizeof(mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DENG_DATA_LENGTH", REG_MMIO, 0x28d3, 2, &mmDSI1_DISP_DSI_DENG_DATA_LENGTH[0], sizeof(mmDSI1_DISP_DSI_DENG_DATA_LENGTH)/sizeof(mmDSI1_DISP_DSI_DENG_DATA_LENGTH[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_ACK_ERROR_REPORT", REG_MMIO, 0x28d4, 2, &mmDSI1_DISP_DSI_ACK_ERROR_REPORT[0], sizeof(mmDSI1_DISP_DSI_ACK_ERROR_REPORT)/sizeof(mmDSI1_DISP_DSI_ACK_ERROR_REPORT[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RDBK_DATA0", REG_MMIO, 0x28d5, 2, &mmDSI1_DISP_DSI_RDBK_DATA0[0], sizeof(mmDSI1_DISP_DSI_RDBK_DATA0)/sizeof(mmDSI1_DISP_DSI_RDBK_DATA0[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RDBK_DATA1", REG_MMIO, 0x28d6, 2, &mmDSI1_DISP_DSI_RDBK_DATA1[0], sizeof(mmDSI1_DISP_DSI_RDBK_DATA1)/sizeof(mmDSI1_DISP_DSI_RDBK_DATA1[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RDBK_DATA2", REG_MMIO, 0x28d7, 2, &mmDSI1_DISP_DSI_RDBK_DATA2[0], sizeof(mmDSI1_DISP_DSI_RDBK_DATA2)/sizeof(mmDSI1_DISP_DSI_RDBK_DATA2[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RDBK_DATA3", REG_MMIO, 0x28d8, 2, &mmDSI1_DISP_DSI_RDBK_DATA3[0], sizeof(mmDSI1_DISP_DSI_RDBK_DATA3)/sizeof(mmDSI1_DISP_DSI_RDBK_DATA3[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RDBK_DATATYPE0", REG_MMIO, 0x28d9, 2, &mmDSI1_DISP_DSI_RDBK_DATATYPE0[0], sizeof(mmDSI1_DISP_DSI_RDBK_DATATYPE0)/sizeof(mmDSI1_DISP_DSI_RDBK_DATATYPE0[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RDBK_DATATYPE1", REG_MMIO, 0x28da, 2, &mmDSI1_DISP_DSI_RDBK_DATATYPE1[0], sizeof(mmDSI1_DISP_DSI_RDBK_DATATYPE1)/sizeof(mmDSI1_DISP_DSI_RDBK_DATATYPE1[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_TRIG_CTRL", REG_MMIO, 0x28db, 2, &mmDSI1_DISP_DSI_TRIG_CTRL[0], sizeof(mmDSI1_DISP_DSI_TRIG_CTRL)/sizeof(mmDSI1_DISP_DSI_TRIG_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_EXT_MUX", REG_MMIO, 0x28dc, 2, &mmDSI1_DISP_DSI_EXT_MUX[0], sizeof(mmDSI1_DISP_DSI_EXT_MUX)/sizeof(mmDSI1_DISP_DSI_EXT_MUX[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL", REG_MMIO, 0x28dd, 2, &mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL[0], sizeof(mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL)/sizeof(mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER", REG_MMIO, 0x28de, 2, &mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER[0], sizeof(mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER)/sizeof(mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER", REG_MMIO, 0x28df, 2, &mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER[0], sizeof(mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER)/sizeof(mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER", REG_MMIO, 0x28e0, 2, &mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER[0], sizeof(mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER)/sizeof(mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RESET_SW_TRIGGER", REG_MMIO, 0x28e1, 2, &mmDSI1_DISP_DSI_RESET_SW_TRIGGER[0], sizeof(mmDSI1_DISP_DSI_RESET_SW_TRIGGER)/sizeof(mmDSI1_DISP_DSI_RESET_SW_TRIGGER[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_EXT_RESET", REG_MMIO, 0x28e2, 2, &mmDSI1_DISP_DSI_EXT_RESET[0], sizeof(mmDSI1_DISP_DSI_EXT_RESET)/sizeof(mmDSI1_DISP_DSI_EXT_RESET[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_LANE_CRC_HS_MODE", REG_MMIO, 0x28e3, 2, &mmDSI1_DISP_DSI_LANE_CRC_HS_MODE[0], sizeof(mmDSI1_DISP_DSI_LANE_CRC_HS_MODE)/sizeof(mmDSI1_DISP_DSI_LANE_CRC_HS_MODE[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_LANE_CRC_LP_MODE", REG_MMIO, 0x28e4, 2, &mmDSI1_DISP_DSI_LANE_CRC_LP_MODE[0], sizeof(mmDSI1_DISP_DSI_LANE_CRC_LP_MODE)/sizeof(mmDSI1_DISP_DSI_LANE_CRC_LP_MODE[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_LANE_CRC_CTRL", REG_MMIO, 0x28e5, 2, &mmDSI1_DISP_DSI_LANE_CRC_CTRL[0], sizeof(mmDSI1_DISP_DSI_LANE_CRC_CTRL)/sizeof(mmDSI1_DISP_DSI_LANE_CRC_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_PIXEL_CRC_CTRL", REG_MMIO, 0x28e6, 2, &mmDSI1_DISP_DSI_PIXEL_CRC_CTRL[0], sizeof(mmDSI1_DISP_DSI_PIXEL_CRC_CTRL)/sizeof(mmDSI1_DISP_DSI_PIXEL_CRC_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_LANE_CTRL", REG_MMIO, 0x28e7, 2, &mmDSI1_DISP_DSI_LANE_CTRL[0], sizeof(mmDSI1_DISP_DSI_LANE_CTRL)/sizeof(mmDSI1_DISP_DSI_LANE_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DLN0_PHY_ERROR", REG_MMIO, 0x28e8, 2, &mmDSI1_DISP_DSI_DLN0_PHY_ERROR[0], sizeof(mmDSI1_DISP_DSI_DLN0_PHY_ERROR)/sizeof(mmDSI1_DISP_DSI_DLN0_PHY_ERROR[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_LP_TIMER_CTRL", REG_MMIO, 0x28e9, 2, &mmDSI1_DISP_DSI_LP_TIMER_CTRL[0], sizeof(mmDSI1_DISP_DSI_LP_TIMER_CTRL)/sizeof(mmDSI1_DISP_DSI_LP_TIMER_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_HS_TIMER_CTRL", REG_MMIO, 0x28ea, 2, &mmDSI1_DISP_DSI_HS_TIMER_CTRL[0], sizeof(mmDSI1_DISP_DSI_HS_TIMER_CTRL)/sizeof(mmDSI1_DISP_DSI_HS_TIMER_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_TIMEOUT_STATUS", REG_MMIO, 0x28eb, 2, &mmDSI1_DISP_DSI_TIMEOUT_STATUS[0], sizeof(mmDSI1_DISP_DSI_TIMEOUT_STATUS)/sizeof(mmDSI1_DISP_DSI_TIMEOUT_STATUS[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL", REG_MMIO, 0x28ec, 2, &mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL[0], sizeof(mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL)/sizeof(mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2", REG_MMIO, 0x28ed, 2, &mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2[0], sizeof(mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2)/sizeof(mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_EOT_PACKET", REG_MMIO, 0x28ee, 2, &mmDSI1_DISP_DSI_EOT_PACKET[0], sizeof(mmDSI1_DISP_DSI_EOT_PACKET)/sizeof(mmDSI1_DISP_DSI_EOT_PACKET[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_EOT_PACKET_CTRL", REG_MMIO, 0x28ef, 2, &mmDSI1_DISP_DSI_EOT_PACKET_CTRL[0], sizeof(mmDSI1_DISP_DSI_EOT_PACKET_CTRL)/sizeof(mmDSI1_DISP_DSI_EOT_PACKET_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER", REG_MMIO, 0x28f0, 2, &mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER[0], sizeof(mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER)/sizeof(mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_CTRL", REG_MMIO, 0x28f1, 2, &mmDSI1_DISP_DSI_MIPI_BIST_CTRL[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_CTRL)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE", REG_MMIO, 0x28f2, 2, &mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE", REG_MMIO, 0x28f3, 2, &mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG", REG_MMIO, 0x28f4, 2, &mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL", REG_MMIO, 0x28f5, 2, &mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT", REG_MMIO, 0x28f6, 2, &mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_START", REG_MMIO, 0x28f7, 2, &mmDSI1_DISP_DSI_MIPI_BIST_START[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_START)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_START[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_MIPI_BIST_STATUS", REG_MMIO, 0x28f8, 2, &mmDSI1_DISP_DSI_MIPI_BIST_STATUS[0], sizeof(mmDSI1_DISP_DSI_MIPI_BIST_STATUS)/sizeof(mmDSI1_DISP_DSI_MIPI_BIST_STATUS[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK", REG_MMIO, 0x28f9, 2, &mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK[0], sizeof(mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK)/sizeof(mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_INTERRUPT_CTRL", REG_MMIO, 0x28fa, 2, &mmDSI1_DISP_DSI_INTERRUPT_CTRL[0], sizeof(mmDSI1_DISP_DSI_INTERRUPT_CTRL)/sizeof(mmDSI1_DISP_DSI_INTERRUPT_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CLK_CTRL", REG_MMIO, 0x28fb, 2, &mmDSI1_DISP_DSI_CLK_CTRL[0], sizeof(mmDSI1_DISP_DSI_CLK_CTRL)/sizeof(mmDSI1_DISP_DSI_CLK_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CLK_STATUS", REG_MMIO, 0x28fc, 2, &mmDSI1_DISP_DSI_CLK_STATUS[0], sizeof(mmDSI1_DISP_DSI_CLK_STATUS)/sizeof(mmDSI1_DISP_DSI_CLK_STATUS[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DENG_FIFO_STATUS", REG_MMIO, 0x28fd, 2, &mmDSI1_DISP_DSI_DENG_FIFO_STATUS[0], sizeof(mmDSI1_DISP_DSI_DENG_FIFO_STATUS)/sizeof(mmDSI1_DISP_DSI_DENG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_DENG_FIFO_CTRL", REG_MMIO, 0x28fe, 2, &mmDSI1_DISP_DSI_DENG_FIFO_CTRL[0], sizeof(mmDSI1_DISP_DSI_DENG_FIFO_CTRL)/sizeof(mmDSI1_DISP_DSI_DENG_FIFO_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CMD_FIFO_DATA", REG_MMIO, 0x28ff, 2, &mmDSI1_DISP_DSI_CMD_FIFO_DATA[0], sizeof(mmDSI1_DISP_DSI_CMD_FIFO_DATA)/sizeof(mmDSI1_DISP_DSI_CMD_FIFO_DATA[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CMD_FIFO_CTRL", REG_MMIO, 0x2900, 2, &mmDSI1_DISP_DSI_CMD_FIFO_CTRL[0], sizeof(mmDSI1_DISP_DSI_CMD_FIFO_CTRL)/sizeof(mmDSI1_DISP_DSI_CMD_FIFO_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_TE_CTRL", REG_MMIO, 0x2901, 2, &mmDSI1_DISP_DSI_TE_CTRL[0], sizeof(mmDSI1_DISP_DSI_TE_CTRL)/sizeof(mmDSI1_DISP_DSI_TE_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_LANE_STATUS", REG_MMIO, 0x2905, 2, &mmDSI1_DISP_DSI_LANE_STATUS[0], sizeof(mmDSI1_DISP_DSI_LANE_STATUS)/sizeof(mmDSI1_DISP_DSI_LANE_STATUS[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_PERF_CTRL", REG_MMIO, 0x2906, 2, &mmDSI1_DISP_DSI_PERF_CTRL[0], sizeof(mmDSI1_DISP_DSI_PERF_CTRL)/sizeof(mmDSI1_DISP_DSI_PERF_CTRL[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_HSYNC_LENGTH", REG_MMIO, 0x2907, 2, &mmDSI1_DISP_DSI_HSYNC_LENGTH[0], sizeof(mmDSI1_DISP_DSI_HSYNC_LENGTH)/sizeof(mmDSI1_DISP_DSI_HSYNC_LENGTH[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_RDBK_NUM", REG_MMIO, 0x2908, 2, &mmDSI1_DISP_DSI_RDBK_NUM[0], sizeof(mmDSI1_DISP_DSI_RDBK_NUM)/sizeof(mmDSI1_DISP_DSI_RDBK_NUM[0]), 0, 0 },
	{ "mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL", REG_MMIO, 0x2909, 2, &mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL[0], sizeof(mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL)/sizeof(mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_CONTROL", REG_MMIO, 0x29be, 2, &mmDPRX_SD0_DPRX_SD_CONTROL[0], sizeof(mmDPRX_SD0_DPRX_SD_CONTROL)/sizeof(mmDPRX_SD0_DPRX_SD_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_STREAM_ENABLE", REG_MMIO, 0x29bf, 2, &mmDPRX_SD0_DPRX_SD_STREAM_ENABLE[0], sizeof(mmDPRX_SD0_DPRX_SD_STREAM_ENABLE)/sizeof(mmDPRX_SD0_DPRX_SD_STREAM_ENABLE[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA0", REG_MMIO, 0x29c0, 2, &mmDPRX_SD0_DPRX_SD_MSA0[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA0)/sizeof(mmDPRX_SD0_DPRX_SD_MSA0[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA1", REG_MMIO, 0x29c1, 2, &mmDPRX_SD0_DPRX_SD_MSA1[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA1)/sizeof(mmDPRX_SD0_DPRX_SD_MSA1[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA2", REG_MMIO, 0x29c2, 2, &mmDPRX_SD0_DPRX_SD_MSA2[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA2)/sizeof(mmDPRX_SD0_DPRX_SD_MSA2[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA3", REG_MMIO, 0x29c3, 2, &mmDPRX_SD0_DPRX_SD_MSA3[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA3)/sizeof(mmDPRX_SD0_DPRX_SD_MSA3[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA4", REG_MMIO, 0x29c4, 2, &mmDPRX_SD0_DPRX_SD_MSA4[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA4)/sizeof(mmDPRX_SD0_DPRX_SD_MSA4[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA5", REG_MMIO, 0x29c5, 2, &mmDPRX_SD0_DPRX_SD_MSA5[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA5)/sizeof(mmDPRX_SD0_DPRX_SD_MSA5[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA6", REG_MMIO, 0x29c6, 2, &mmDPRX_SD0_DPRX_SD_MSA6[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA6)/sizeof(mmDPRX_SD0_DPRX_SD_MSA6[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA7", REG_MMIO, 0x29c7, 2, &mmDPRX_SD0_DPRX_SD_MSA7[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA7)/sizeof(mmDPRX_SD0_DPRX_SD_MSA7[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA8", REG_MMIO, 0x29c8, 2, &mmDPRX_SD0_DPRX_SD_MSA8[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA8)/sizeof(mmDPRX_SD0_DPRX_SD_MSA8[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_VBID", REG_MMIO, 0x29c9, 2, &mmDPRX_SD0_DPRX_SD_VBID[0], sizeof(mmDPRX_SD0_DPRX_SD_VBID)/sizeof(mmDPRX_SD0_DPRX_SD_VBID[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_CURRENT_LINE", REG_MMIO, 0x29ca, 2, &mmDPRX_SD0_DPRX_SD_CURRENT_LINE[0], sizeof(mmDPRX_SD0_DPRX_SD_CURRENT_LINE)/sizeof(mmDPRX_SD0_DPRX_SD_CURRENT_LINE[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT", REG_MMIO, 0x29cb, 2, &mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT[0], sizeof(mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT)/sizeof(mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE", REG_MMIO, 0x29cc, 2, &mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE[0], sizeof(mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE)/sizeof(mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSE_SAT", REG_MMIO, 0x29ce, 2, &mmDPRX_SD0_DPRX_SD_MSE_SAT[0], sizeof(mmDPRX_SD0_DPRX_SD_MSE_SAT)/sizeof(mmDPRX_SD0_DPRX_SD_MSE_SAT[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE", REG_MMIO, 0x29cf, 2, &mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE[0], sizeof(mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE)/sizeof(mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE", REG_MMIO, 0x29d0, 2, &mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE[0], sizeof(mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE)/sizeof(mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_V_PARAMETER", REG_MMIO, 0x29d1, 2, &mmDPRX_SD0_DPRX_SD_V_PARAMETER[0], sizeof(mmDPRX_SD0_DPRX_SD_V_PARAMETER)/sizeof(mmDPRX_SD0_DPRX_SD_V_PARAMETER[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT", REG_MMIO, 0x29d2, 2, &mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT[0], sizeof(mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT)/sizeof(mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS", REG_MMIO, 0x29d3, 2, &mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS[0], sizeof(mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS)/sizeof(mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED", REG_MMIO, 0x29d4, 2, &mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED[0], sizeof(mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED)/sizeof(mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS", REG_MMIO, 0x29d5, 2, &mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS[0], sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS)/sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL", REG_MMIO, 0x29d6, 2, &mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL[0], sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL)/sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS", REG_MMIO, 0x29d7, 2, &mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS[0], sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS)/sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL", REG_MMIO, 0x29d8, 2, &mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL[0], sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL)/sizeof(mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR", REG_MMIO, 0x29d9, 2, &mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR[0], sizeof(mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR)/sizeof(mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE", REG_MMIO, 0x29da, 2, &mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE[0], sizeof(mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE)/sizeof(mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR", REG_MMIO, 0x29db, 2, &mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR[0], sizeof(mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR)/sizeof(mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED", REG_MMIO, 0x29dc, 2, &mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED[0], sizeof(mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED)/sizeof(mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR", REG_MMIO, 0x29dd, 2, &mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR[0], sizeof(mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR)/sizeof(mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR", REG_MMIO, 0x29de, 2, &mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR[0], sizeof(mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR)/sizeof(mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR", REG_MMIO, 0x29df, 2, &mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR[0], sizeof(mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR)/sizeof(mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH", REG_MMIO, 0x29e1, 2, &mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH[0], sizeof(mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH)/sizeof(mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_SDP_STEER", REG_MMIO, 0x29e3, 2, &mmDPRX_SD0_DPRX_SD_SDP_STEER[0], sizeof(mmDPRX_SD0_DPRX_SD_SDP_STEER)/sizeof(mmDPRX_SD0_DPRX_SD_SDP_STEER[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS", REG_MMIO, 0x29e4, 2, &mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS[0], sizeof(mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS)/sizeof(mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_SDP_LEVEL", REG_MMIO, 0x29e5, 2, &mmDPRX_SD0_DPRX_SD_SDP_LEVEL[0], sizeof(mmDPRX_SD0_DPRX_SD_SDP_LEVEL)/sizeof(mmDPRX_SD0_DPRX_SD_SDP_LEVEL[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_SDP_DATA", REG_MMIO, 0x29e6, 2, &mmDPRX_SD0_DPRX_SD_SDP_DATA[0], sizeof(mmDPRX_SD0_DPRX_SD_SDP_DATA)/sizeof(mmDPRX_SD0_DPRX_SD_SDP_DATA[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_SDP_ERROR", REG_MMIO, 0x29e7, 2, &mmDPRX_SD0_DPRX_SD_SDP_ERROR[0], sizeof(mmDPRX_SD0_DPRX_SD_SDP_ERROR)/sizeof(mmDPRX_SD0_DPRX_SD_SDP_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_AUDIO_HEADER", REG_MMIO, 0x29e8, 2, &mmDPRX_SD0_DPRX_SD_AUDIO_HEADER[0], sizeof(mmDPRX_SD0_DPRX_SD_AUDIO_HEADER)/sizeof(mmDPRX_SD0_DPRX_SD_AUDIO_HEADER[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR", REG_MMIO, 0x29e9, 2, &mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR[0], sizeof(mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR)/sizeof(mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_SDP_CONTROL", REG_MMIO, 0x29ea, 2, &mmDPRX_SD0_DPRX_SD_SDP_CONTROL[0], sizeof(mmDPRX_SD0_DPRX_SD_SDP_CONTROL)/sizeof(mmDPRX_SD0_DPRX_SD_SDP_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED", REG_MMIO, 0x29eb, 2, &mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED[0], sizeof(mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED)/sizeof(mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED", REG_MMIO, 0x29ec, 2, &mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED[0], sizeof(mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED)/sizeof(mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_BS_COUNTER", REG_MMIO, 0x29ed, 2, &mmDPRX_SD0_DPRX_SD_BS_COUNTER[0], sizeof(mmDPRX_SD0_DPRX_SD_BS_COUNTER)/sizeof(mmDPRX_SD0_DPRX_SD_BS_COUNTER[0]), 0, 0 },
	{ "mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED", REG_MMIO, 0x29ee, 2, &mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED[0], sizeof(mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED)/sizeof(mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_CONTROL", REG_MMIO, 0x2a1e, 2, &mmDPRX_SD1_DPRX_SD_CONTROL[0], sizeof(mmDPRX_SD1_DPRX_SD_CONTROL)/sizeof(mmDPRX_SD1_DPRX_SD_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_STREAM_ENABLE", REG_MMIO, 0x2a1f, 2, &mmDPRX_SD1_DPRX_SD_STREAM_ENABLE[0], sizeof(mmDPRX_SD1_DPRX_SD_STREAM_ENABLE)/sizeof(mmDPRX_SD1_DPRX_SD_STREAM_ENABLE[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA0", REG_MMIO, 0x2a20, 2, &mmDPRX_SD1_DPRX_SD_MSA0[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA0)/sizeof(mmDPRX_SD1_DPRX_SD_MSA0[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA1", REG_MMIO, 0x2a21, 2, &mmDPRX_SD1_DPRX_SD_MSA1[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA1)/sizeof(mmDPRX_SD1_DPRX_SD_MSA1[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA2", REG_MMIO, 0x2a22, 2, &mmDPRX_SD1_DPRX_SD_MSA2[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA2)/sizeof(mmDPRX_SD1_DPRX_SD_MSA2[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA3", REG_MMIO, 0x2a23, 2, &mmDPRX_SD1_DPRX_SD_MSA3[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA3)/sizeof(mmDPRX_SD1_DPRX_SD_MSA3[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA4", REG_MMIO, 0x2a24, 2, &mmDPRX_SD1_DPRX_SD_MSA4[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA4)/sizeof(mmDPRX_SD1_DPRX_SD_MSA4[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA5", REG_MMIO, 0x2a25, 2, &mmDPRX_SD1_DPRX_SD_MSA5[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA5)/sizeof(mmDPRX_SD1_DPRX_SD_MSA5[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA6", REG_MMIO, 0x2a26, 2, &mmDPRX_SD1_DPRX_SD_MSA6[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA6)/sizeof(mmDPRX_SD1_DPRX_SD_MSA6[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA7", REG_MMIO, 0x2a27, 2, &mmDPRX_SD1_DPRX_SD_MSA7[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA7)/sizeof(mmDPRX_SD1_DPRX_SD_MSA7[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA8", REG_MMIO, 0x2a28, 2, &mmDPRX_SD1_DPRX_SD_MSA8[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA8)/sizeof(mmDPRX_SD1_DPRX_SD_MSA8[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_VBID", REG_MMIO, 0x2a29, 2, &mmDPRX_SD1_DPRX_SD_VBID[0], sizeof(mmDPRX_SD1_DPRX_SD_VBID)/sizeof(mmDPRX_SD1_DPRX_SD_VBID[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_CURRENT_LINE", REG_MMIO, 0x2a2a, 2, &mmDPRX_SD1_DPRX_SD_CURRENT_LINE[0], sizeof(mmDPRX_SD1_DPRX_SD_CURRENT_LINE)/sizeof(mmDPRX_SD1_DPRX_SD_CURRENT_LINE[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT", REG_MMIO, 0x2a2b, 2, &mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT[0], sizeof(mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT)/sizeof(mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE", REG_MMIO, 0x2a2c, 2, &mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE[0], sizeof(mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE)/sizeof(mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSE_SAT", REG_MMIO, 0x2a2e, 2, &mmDPRX_SD1_DPRX_SD_MSE_SAT[0], sizeof(mmDPRX_SD1_DPRX_SD_MSE_SAT)/sizeof(mmDPRX_SD1_DPRX_SD_MSE_SAT[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE", REG_MMIO, 0x2a2f, 2, &mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE[0], sizeof(mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE)/sizeof(mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE", REG_MMIO, 0x2a30, 2, &mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE[0], sizeof(mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE)/sizeof(mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_V_PARAMETER", REG_MMIO, 0x2a31, 2, &mmDPRX_SD1_DPRX_SD_V_PARAMETER[0], sizeof(mmDPRX_SD1_DPRX_SD_V_PARAMETER)/sizeof(mmDPRX_SD1_DPRX_SD_V_PARAMETER[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT", REG_MMIO, 0x2a32, 2, &mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT[0], sizeof(mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT)/sizeof(mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS", REG_MMIO, 0x2a33, 2, &mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS[0], sizeof(mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS)/sizeof(mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED", REG_MMIO, 0x2a34, 2, &mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED[0], sizeof(mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED)/sizeof(mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS", REG_MMIO, 0x2a35, 2, &mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS[0], sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS)/sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL", REG_MMIO, 0x2a36, 2, &mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL[0], sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL)/sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS", REG_MMIO, 0x2a37, 2, &mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS[0], sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS)/sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL", REG_MMIO, 0x2a38, 2, &mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL[0], sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL)/sizeof(mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR", REG_MMIO, 0x2a39, 2, &mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR[0], sizeof(mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR)/sizeof(mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE", REG_MMIO, 0x2a3a, 2, &mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE[0], sizeof(mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE)/sizeof(mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR", REG_MMIO, 0x2a3b, 2, &mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR[0], sizeof(mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR)/sizeof(mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED", REG_MMIO, 0x2a3c, 2, &mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED[0], sizeof(mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED)/sizeof(mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR", REG_MMIO, 0x2a3d, 2, &mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR[0], sizeof(mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR)/sizeof(mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR", REG_MMIO, 0x2a3e, 2, &mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR[0], sizeof(mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR)/sizeof(mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR", REG_MMIO, 0x2a3f, 2, &mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR[0], sizeof(mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR)/sizeof(mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH", REG_MMIO, 0x2a41, 2, &mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH[0], sizeof(mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH)/sizeof(mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_SDP_STEER", REG_MMIO, 0x2a43, 2, &mmDPRX_SD1_DPRX_SD_SDP_STEER[0], sizeof(mmDPRX_SD1_DPRX_SD_SDP_STEER)/sizeof(mmDPRX_SD1_DPRX_SD_SDP_STEER[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS", REG_MMIO, 0x2a44, 2, &mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS[0], sizeof(mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS)/sizeof(mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_SDP_LEVEL", REG_MMIO, 0x2a45, 2, &mmDPRX_SD1_DPRX_SD_SDP_LEVEL[0], sizeof(mmDPRX_SD1_DPRX_SD_SDP_LEVEL)/sizeof(mmDPRX_SD1_DPRX_SD_SDP_LEVEL[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_SDP_DATA", REG_MMIO, 0x2a46, 2, &mmDPRX_SD1_DPRX_SD_SDP_DATA[0], sizeof(mmDPRX_SD1_DPRX_SD_SDP_DATA)/sizeof(mmDPRX_SD1_DPRX_SD_SDP_DATA[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_SDP_ERROR", REG_MMIO, 0x2a47, 2, &mmDPRX_SD1_DPRX_SD_SDP_ERROR[0], sizeof(mmDPRX_SD1_DPRX_SD_SDP_ERROR)/sizeof(mmDPRX_SD1_DPRX_SD_SDP_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_AUDIO_HEADER", REG_MMIO, 0x2a48, 2, &mmDPRX_SD1_DPRX_SD_AUDIO_HEADER[0], sizeof(mmDPRX_SD1_DPRX_SD_AUDIO_HEADER)/sizeof(mmDPRX_SD1_DPRX_SD_AUDIO_HEADER[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR", REG_MMIO, 0x2a49, 2, &mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR[0], sizeof(mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR)/sizeof(mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_SDP_CONTROL", REG_MMIO, 0x2a4a, 2, &mmDPRX_SD1_DPRX_SD_SDP_CONTROL[0], sizeof(mmDPRX_SD1_DPRX_SD_SDP_CONTROL)/sizeof(mmDPRX_SD1_DPRX_SD_SDP_CONTROL[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED", REG_MMIO, 0x2a4b, 2, &mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED[0], sizeof(mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED)/sizeof(mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED", REG_MMIO, 0x2a4c, 2, &mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED[0], sizeof(mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED)/sizeof(mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_BS_COUNTER", REG_MMIO, 0x2a4d, 2, &mmDPRX_SD1_DPRX_SD_BS_COUNTER[0], sizeof(mmDPRX_SD1_DPRX_SD_BS_COUNTER)/sizeof(mmDPRX_SD1_DPRX_SD_BS_COUNTER[0]), 0, 0 },
	{ "mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED", REG_MMIO, 0x2a4e, 2, &mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED[0], sizeof(mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED)/sizeof(mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_CNTL", REG_MMIO, 0x2b5e, 2, &mmDC_PERFMON10_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_CNTL2", REG_MMIO, 0x2b5f, 2, &mmDC_PERFMON10_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_STATE", REG_MMIO, 0x2b60, 2, &mmDC_PERFMON10_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON10_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON10_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CNTL", REG_MMIO, 0x2b61, 2, &mmDC_PERFMON10_PERFMON_CNTL[0], sizeof(mmDC_PERFMON10_PERFMON_CNTL)/sizeof(mmDC_PERFMON10_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CNTL2", REG_MMIO, 0x2b62, 2, &mmDC_PERFMON10_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON10_PERFMON_CNTL2)/sizeof(mmDC_PERFMON10_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x2b63, 2, &mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CVALUE_LOW", REG_MMIO, 0x2b64, 2, &mmDC_PERFMON10_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON10_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON10_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_HI", REG_MMIO, 0x2b65, 2, &mmDC_PERFMON10_PERFMON_HI[0], sizeof(mmDC_PERFMON10_PERFMON_HI)/sizeof(mmDC_PERFMON10_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_LOW", REG_MMIO, 0x2b66, 2, &mmDC_PERFMON10_PERFMON_LOW[0], sizeof(mmDC_PERFMON10_PERFMON_LOW)/sizeof(mmDC_PERFMON10_PERFMON_LOW[0]), 0, 0 },
	{ "mmCOMP_EN_CTL", REG_MMIO, 0x2d96, 2, &mmCOMP_EN_CTL[0], sizeof(mmCOMP_EN_CTL)/sizeof(mmCOMP_EN_CTL[0]), 0, 0 },
	{ "mmCOMP_EN_DFX", REG_MMIO, 0x2d97, 2, &mmCOMP_EN_DFX[0], sizeof(mmCOMP_EN_DFX)/sizeof(mmCOMP_EN_DFX[0]), 0, 0 },
	{ "mmZCAL_FUSES", REG_MMIO, 0x2d98, 2, &mmZCAL_FUSES[0], sizeof(mmZCAL_FUSES)/sizeof(mmZCAL_FUSES[0]), 0, 0 },
	{ "mmVGA_dispdec_VGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x0012, 0, NULL, 0, 0, 0 },
	{ "mmVGA_dispdec_VGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x0014, 0, NULL, 0, 0, 0 },
	{ "mmVGA_CRTC8_IDX", REG_MMIO, 0x002d, 0, NULL, 0, 0, 0 },
	{ "mmVGA_CRTC8_DATA", REG_MMIO, 0x002d, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENFC_WT", REG_MMIO, 0x002e, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENS1", REG_MMIO, 0x002e, 0, NULL, 0, 0, 0 },
	{ "mmVGA_ATTRDW", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_ATTRX", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_ATTRDR", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENMO_WT", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENS0", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENENB", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_SEQ8_IDX", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_SEQ8_DATA", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_MASK", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_R_INDEX", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_W_INDEX", REG_MMIO, 0x0032, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_DATA", REG_MMIO, 0x0032, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENFC_RD", REG_MMIO, 0x0032, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENMO_RD", REG_MMIO, 0x0033, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GRPH8_IDX", REG_MMIO, 0x0033, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GRPH8_DATA", REG_MMIO, 0x0033, 0, NULL, 0, 0, 0 },
	{ "mmVGA_CRTC8_IDX_1", REG_MMIO, 0x0035, 0, NULL, 0, 0, 0 },
	{ "mmVGA_CRTC8_DATA_1", REG_MMIO, 0x0035, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENFC_WT_1", REG_MMIO, 0x0036, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENS1_1", REG_MMIO, 0x0036, 0, NULL, 0, 0, 0 },
	{ "mmCORB_WRITE_POINTER", REG_MMIO, 0x0000, 0, &mmCORB_WRITE_POINTER[0], sizeof(mmCORB_WRITE_POINTER)/sizeof(mmCORB_WRITE_POINTER[0]), 0, 0 },
	{ "mmCORB_READ_POINTER", REG_MMIO, 0x0000, 0, &mmCORB_READ_POINTER[0], sizeof(mmCORB_READ_POINTER)/sizeof(mmCORB_READ_POINTER[0]), 0, 0 },
	{ "mmCORB_CONTROL", REG_MMIO, 0x0001, 0, &mmCORB_CONTROL[0], sizeof(mmCORB_CONTROL)/sizeof(mmCORB_CONTROL[0]), 0, 0 },
	{ "mmCORB_STATUS", REG_MMIO, 0x0001, 0, &mmCORB_STATUS[0], sizeof(mmCORB_STATUS)/sizeof(mmCORB_STATUS[0]), 0, 0 },
	{ "mmCORB_SIZE", REG_MMIO, 0x0001, 0, &mmCORB_SIZE[0], sizeof(mmCORB_SIZE)/sizeof(mmCORB_SIZE[0]), 0, 0 },
	{ "mmRIRB_LOWER_BASE_ADDRESS", REG_MMIO, 0x0002, 0, &mmRIRB_LOWER_BASE_ADDRESS[0], sizeof(mmRIRB_LOWER_BASE_ADDRESS)/sizeof(mmRIRB_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmRIRB_UPPER_BASE_ADDRESS", REG_MMIO, 0x0003, 0, &mmRIRB_UPPER_BASE_ADDRESS[0], sizeof(mmRIRB_UPPER_BASE_ADDRESS)/sizeof(mmRIRB_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmRIRB_WRITE_POINTER", REG_MMIO, 0x0004, 0, &mmRIRB_WRITE_POINTER[0], sizeof(mmRIRB_WRITE_POINTER)/sizeof(mmRIRB_WRITE_POINTER[0]), 0, 0 },
	{ "mmRESPONSE_INTERRUPT_COUNT", REG_MMIO, 0x0004, 0, &mmRESPONSE_INTERRUPT_COUNT[0], sizeof(mmRESPONSE_INTERRUPT_COUNT)/sizeof(mmRESPONSE_INTERRUPT_COUNT[0]), 0, 0 },
	{ "mmRIRB_CONTROL", REG_MMIO, 0x0005, 0, &mmRIRB_CONTROL[0], sizeof(mmRIRB_CONTROL)/sizeof(mmRIRB_CONTROL[0]), 0, 0 },
	{ "mmRIRB_STATUS", REG_MMIO, 0x0005, 0, &mmRIRB_STATUS[0], sizeof(mmRIRB_STATUS)/sizeof(mmRIRB_STATUS[0]), 0, 0 },
	{ "mmRIRB_SIZE", REG_MMIO, 0x0005, 0, &mmRIRB_SIZE[0], sizeof(mmRIRB_SIZE)/sizeof(mmRIRB_SIZE[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE", REG_MMIO, 0x0006, 0, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmIMMEDIATE_RESPONSE_INPUT_INTERFACE", REG_MMIO, 0x0007, 0, &mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0], sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE)/sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_STATUS", REG_MMIO, 0x0008, 0, &mmIMMEDIATE_COMMAND_STATUS[0], sizeof(mmIMMEDIATE_COMMAND_STATUS)/sizeof(mmIMMEDIATE_COMMAND_STATUS[0]), 0, 0 },
	{ "mmDMA_POSITION_LOWER_BASE_ADDRESS", REG_MMIO, 0x000a, 0, &mmDMA_POSITION_LOWER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmDMA_POSITION_UPPER_BASE_ADDRESS", REG_MMIO, 0x000b, 0, &mmDMA_POSITION_UPPER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmWALL_CLOCK_COUNTER_ALIAS", REG_MMIO, 0x074c, 1, &mmWALL_CLOCK_COUNTER_ALIAS[0], sizeof(mmWALL_CLOCK_COUNTER_ALIAS)/sizeof(mmWALL_CLOCK_COUNTER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x000e, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x000f, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0010, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0011, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0012, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0012, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0014, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0015, 0, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0761, 1, &mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0016, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0017, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0018, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0019, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x001a, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x001a, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x001c, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x001d, 0, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0769, 1, &mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x001e, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x001f, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0020, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0021, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0022, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0022, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0024, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0025, 0, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0771, 1, &mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0026, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0027, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0028, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0029, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x002a, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x002a, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x002c, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x002d, 0, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0779, 1, &mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x002e, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x002f, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0030, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0031, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0032, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0032, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0034, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0035, 0, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0781, 1, &mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0036, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0037, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0038, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0039, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x003a, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x003a, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x003c, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x003d, 0, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0789, 1, &mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x003e, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x003f, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0040, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0041, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0042, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0042, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0044, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0045, 0, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0791, 1, &mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0046, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0047, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0048, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0049, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x004a, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x004a, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x004c, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x004d, 0, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0799, 1, &mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_SMC, 0x0f00, 0, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID", REG_SMC, 0x0f02, 0, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x0f04, 0, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_SMC, 0x1705, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_SMC, 0x1720, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2", REG_SMC, 0x1721, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3", REG_SMC, 0x1722, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4", REG_SMC, 0x1723, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_SMC, 0x1770, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET", REG_SMC, 0x17ff, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x1f04, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_SMC, 0x1f05, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x1f0a, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_SMC, 0x1f0b, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_SMC, 0x1f0f, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2200, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x2706, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x270d, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2", REG_SMC, 0x270e, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x2724, 0, &ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3", REG_SMC, 0x273e, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x2770, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x2771, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x2f09, 0, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x2f0a, 0, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x2f0b, 0, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY", REG_SMC, 0x3702, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x3707, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x3708, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x3709, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x371c, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x371d, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x371e, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x371f, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION", REG_SMC, 0x3770, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x3771, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO", REG_SMC, 0x3772, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR", REG_SMC, 0x3776, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA", REG_SMC, 0x3776, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE", REG_SMC, 0x3777, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE", REG_SMC, 0x3778, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE", REG_SMC, 0x3779, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE", REG_SMC, 0x377a, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC", REG_SMC, 0x377b, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_HBR", REG_SMC, 0x377c, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX", REG_SMC, 0x3780, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA", REG_SMC, 0x3781, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x3785, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x3786, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x3787, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x3788, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x3789, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x378a, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x378b, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x378c, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x378d, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x378e, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x378f, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x3790, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x3791, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x3792, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x3793, 0, &ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x3797, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x3798, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x3799, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x379a, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x379b, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x379c, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x379d, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x379e, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x3f09, 0, &ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x3f0c, 0, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH", REG_SMC, 0x3f0e, 0, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x6200, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x6706, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x670d, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x6f09, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x6f0a, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x6f0b, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x7707, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x7708, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x7709, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x771c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x771d, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x771e, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x771f, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x7771, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE", REG_SMC, 0x7777, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE", REG_SMC, 0x7778, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE", REG_SMC, 0x7779, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE", REG_SMC, 0x777a, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR", REG_SMC, 0x777c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x7785, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x7786, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x7787, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x7788, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x7798, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x7799, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x779a, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x779b, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x779c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L", REG_SMC, 0x779d, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H", REG_SMC, 0x779e, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x7f09, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x7f0c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR0", REG_SMC, 0x0001, 0, &ixAUDIO_DESCRIPTOR0[0], sizeof(ixAUDIO_DESCRIPTOR0)/sizeof(ixAUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR1", REG_SMC, 0x0002, 0, &ixAUDIO_DESCRIPTOR1[0], sizeof(ixAUDIO_DESCRIPTOR1)/sizeof(ixAUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR2", REG_SMC, 0x0003, 0, &ixAUDIO_DESCRIPTOR2[0], sizeof(ixAUDIO_DESCRIPTOR2)/sizeof(ixAUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR3", REG_SMC, 0x0004, 0, &ixAUDIO_DESCRIPTOR3[0], sizeof(ixAUDIO_DESCRIPTOR3)/sizeof(ixAUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR4", REG_SMC, 0x0005, 0, &ixAUDIO_DESCRIPTOR4[0], sizeof(ixAUDIO_DESCRIPTOR4)/sizeof(ixAUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR5", REG_SMC, 0x0006, 0, &ixAUDIO_DESCRIPTOR5[0], sizeof(ixAUDIO_DESCRIPTOR5)/sizeof(ixAUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR6", REG_SMC, 0x0007, 0, &ixAUDIO_DESCRIPTOR6[0], sizeof(ixAUDIO_DESCRIPTOR6)/sizeof(ixAUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR7", REG_SMC, 0x0008, 0, &ixAUDIO_DESCRIPTOR7[0], sizeof(ixAUDIO_DESCRIPTOR7)/sizeof(ixAUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR8", REG_SMC, 0x0009, 0, &ixAUDIO_DESCRIPTOR8[0], sizeof(ixAUDIO_DESCRIPTOR8)/sizeof(ixAUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR9", REG_SMC, 0x000a, 0, &ixAUDIO_DESCRIPTOR9[0], sizeof(ixAUDIO_DESCRIPTOR9)/sizeof(ixAUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR10", REG_SMC, 0x000b, 0, &ixAUDIO_DESCRIPTOR10[0], sizeof(ixAUDIO_DESCRIPTOR10)/sizeof(ixAUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR11", REG_SMC, 0x000c, 0, &ixAUDIO_DESCRIPTOR11[0], sizeof(ixAUDIO_DESCRIPTOR11)/sizeof(ixAUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR12", REG_SMC, 0x000d, 0, &ixAUDIO_DESCRIPTOR12[0], sizeof(ixAUDIO_DESCRIPTOR12)/sizeof(ixAUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR13", REG_SMC, 0x000e, 0, &ixAUDIO_DESCRIPTOR13[0], sizeof(ixAUDIO_DESCRIPTOR13)/sizeof(ixAUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID", REG_SMC, 0x0000, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID", REG_SMC, 0x0001, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN", REG_SMC, 0x0002, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0", REG_SMC, 0x0003, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1", REG_SMC, 0x0004, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION0", REG_SMC, 0x0005, 0, &ixSINK_DESCRIPTION0[0], sizeof(ixSINK_DESCRIPTION0)/sizeof(ixSINK_DESCRIPTION0[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION1", REG_SMC, 0x0006, 0, &ixSINK_DESCRIPTION1[0], sizeof(ixSINK_DESCRIPTION1)/sizeof(ixSINK_DESCRIPTION1[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION2", REG_SMC, 0x0007, 0, &ixSINK_DESCRIPTION2[0], sizeof(ixSINK_DESCRIPTION2)/sizeof(ixSINK_DESCRIPTION2[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION3", REG_SMC, 0x0008, 0, &ixSINK_DESCRIPTION3[0], sizeof(ixSINK_DESCRIPTION3)/sizeof(ixSINK_DESCRIPTION3[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION4", REG_SMC, 0x0009, 0, &ixSINK_DESCRIPTION4[0], sizeof(ixSINK_DESCRIPTION4)/sizeof(ixSINK_DESCRIPTION4[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION5", REG_SMC, 0x000a, 0, &ixSINK_DESCRIPTION5[0], sizeof(ixSINK_DESCRIPTION5)/sizeof(ixSINK_DESCRIPTION5[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION6", REG_SMC, 0x000b, 0, &ixSINK_DESCRIPTION6[0], sizeof(ixSINK_DESCRIPTION6)/sizeof(ixSINK_DESCRIPTION6[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION7", REG_SMC, 0x000c, 0, &ixSINK_DESCRIPTION7[0], sizeof(ixSINK_DESCRIPTION7)/sizeof(ixSINK_DESCRIPTION7[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION8", REG_SMC, 0x000d, 0, &ixSINK_DESCRIPTION8[0], sizeof(ixSINK_DESCRIPTION8)/sizeof(ixSINK_DESCRIPTION8[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION9", REG_SMC, 0x000e, 0, &ixSINK_DESCRIPTION9[0], sizeof(ixSINK_DESCRIPTION9)/sizeof(ixSINK_DESCRIPTION9[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION10", REG_SMC, 0x000f, 0, &ixSINK_DESCRIPTION10[0], sizeof(ixSINK_DESCRIPTION10)/sizeof(ixSINK_DESCRIPTION10[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION11", REG_SMC, 0x0010, 0, &ixSINK_DESCRIPTION11[0], sizeof(ixSINK_DESCRIPTION11)/sizeof(ixSINK_DESCRIPTION11[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION12", REG_SMC, 0x0011, 0, &ixSINK_DESCRIPTION12[0], sizeof(ixSINK_DESCRIPTION12)/sizeof(ixSINK_DESCRIPTION12[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION13", REG_SMC, 0x0012, 0, &ixSINK_DESCRIPTION13[0], sizeof(ixSINK_DESCRIPTION13)/sizeof(ixSINK_DESCRIPTION13[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION14", REG_SMC, 0x0013, 0, &ixSINK_DESCRIPTION14[0], sizeof(ixSINK_DESCRIPTION14)/sizeof(ixSINK_DESCRIPTION14[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION15", REG_SMC, 0x0014, 0, &ixSINK_DESCRIPTION15[0], sizeof(ixSINK_DESCRIPTION15)/sizeof(ixSINK_DESCRIPTION15[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION16", REG_SMC, 0x0015, 0, &ixSINK_DESCRIPTION16[0], sizeof(ixSINK_DESCRIPTION16)/sizeof(ixSINK_DESCRIPTION16[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION17", REG_SMC, 0x0016, 0, &ixSINK_DESCRIPTION17[0], sizeof(ixSINK_DESCRIPTION17)/sizeof(ixSINK_DESCRIPTION17[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_INPUT_CRC0_CHANNEL0[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL0)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_INPUT_CRC0_CHANNEL1[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL1)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_INPUT_CRC0_CHANNEL2[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL2)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_INPUT_CRC0_CHANNEL3[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL3)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_INPUT_CRC0_CHANNEL4[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL4)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_INPUT_CRC0_CHANNEL5[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL5)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_INPUT_CRC0_CHANNEL6[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL6)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_INPUT_CRC0_CHANNEL7[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL7)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_INPUT_CRC1_CHANNEL0[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL0)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_INPUT_CRC1_CHANNEL1[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL1)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_INPUT_CRC1_CHANNEL2[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL2)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_INPUT_CRC1_CHANNEL3[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL3)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_INPUT_CRC1_CHANNEL4[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL4)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_INPUT_CRC1_CHANNEL5[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL5)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_INPUT_CRC1_CHANNEL6[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL6)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_INPUT_CRC1_CHANNEL7[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL7)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_CRC0_CHANNEL0[0], sizeof(ixAZALIA_CRC0_CHANNEL0)/sizeof(ixAZALIA_CRC0_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_CRC0_CHANNEL1[0], sizeof(ixAZALIA_CRC0_CHANNEL1)/sizeof(ixAZALIA_CRC0_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_CRC0_CHANNEL2[0], sizeof(ixAZALIA_CRC0_CHANNEL2)/sizeof(ixAZALIA_CRC0_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_CRC0_CHANNEL3[0], sizeof(ixAZALIA_CRC0_CHANNEL3)/sizeof(ixAZALIA_CRC0_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_CRC0_CHANNEL4[0], sizeof(ixAZALIA_CRC0_CHANNEL4)/sizeof(ixAZALIA_CRC0_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_CRC0_CHANNEL5[0], sizeof(ixAZALIA_CRC0_CHANNEL5)/sizeof(ixAZALIA_CRC0_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_CRC0_CHANNEL6[0], sizeof(ixAZALIA_CRC0_CHANNEL6)/sizeof(ixAZALIA_CRC0_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_CRC0_CHANNEL7[0], sizeof(ixAZALIA_CRC0_CHANNEL7)/sizeof(ixAZALIA_CRC0_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_CRC1_CHANNEL0[0], sizeof(ixAZALIA_CRC1_CHANNEL0)/sizeof(ixAZALIA_CRC1_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_CRC1_CHANNEL1[0], sizeof(ixAZALIA_CRC1_CHANNEL1)/sizeof(ixAZALIA_CRC1_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_CRC1_CHANNEL2[0], sizeof(ixAZALIA_CRC1_CHANNEL2)/sizeof(ixAZALIA_CRC1_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_CRC1_CHANNEL3[0], sizeof(ixAZALIA_CRC1_CHANNEL3)/sizeof(ixAZALIA_CRC1_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_CRC1_CHANNEL4[0], sizeof(ixAZALIA_CRC1_CHANNEL4)/sizeof(ixAZALIA_CRC1_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_CRC1_CHANNEL5[0], sizeof(ixAZALIA_CRC1_CHANNEL5)/sizeof(ixAZALIA_CRC1_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_CRC1_CHANNEL6[0], sizeof(ixAZALIA_CRC1_CHANNEL6)/sizeof(ixAZALIA_CRC1_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_CRC1_CHANNEL7[0], sizeof(ixAZALIA_CRC1_CHANNEL7)/sizeof(ixAZALIA_CRC1_CHANNEL7[0]), 0, 0 },
	{ "ixSEQ00", REG_SMC, 0x0000, 0, &ixSEQ00[0], sizeof(ixSEQ00)/sizeof(ixSEQ00[0]), 0, 0 },
	{ "ixSEQ01", REG_SMC, 0x0001, 0, &ixSEQ01[0], sizeof(ixSEQ01)/sizeof(ixSEQ01[0]), 0, 0 },
	{ "ixSEQ02", REG_SMC, 0x0002, 0, &ixSEQ02[0], sizeof(ixSEQ02)/sizeof(ixSEQ02[0]), 0, 0 },
	{ "ixSEQ03", REG_SMC, 0x0003, 0, &ixSEQ03[0], sizeof(ixSEQ03)/sizeof(ixSEQ03[0]), 0, 0 },
	{ "ixSEQ04", REG_SMC, 0x0004, 0, &ixSEQ04[0], sizeof(ixSEQ04)/sizeof(ixSEQ04[0]), 0, 0 },
	{ "ixCRT00", REG_SMC, 0x0000, 0, &ixCRT00[0], sizeof(ixCRT00)/sizeof(ixCRT00[0]), 0, 0 },
	{ "ixCRT01", REG_SMC, 0x0001, 0, &ixCRT01[0], sizeof(ixCRT01)/sizeof(ixCRT01[0]), 0, 0 },
	{ "ixCRT02", REG_SMC, 0x0002, 0, &ixCRT02[0], sizeof(ixCRT02)/sizeof(ixCRT02[0]), 0, 0 },
	{ "ixCRT03", REG_SMC, 0x0003, 0, &ixCRT03[0], sizeof(ixCRT03)/sizeof(ixCRT03[0]), 0, 0 },
	{ "ixCRT04", REG_SMC, 0x0004, 0, &ixCRT04[0], sizeof(ixCRT04)/sizeof(ixCRT04[0]), 0, 0 },
	{ "ixCRT05", REG_SMC, 0x0005, 0, &ixCRT05[0], sizeof(ixCRT05)/sizeof(ixCRT05[0]), 0, 0 },
	{ "ixCRT06", REG_SMC, 0x0006, 0, &ixCRT06[0], sizeof(ixCRT06)/sizeof(ixCRT06[0]), 0, 0 },
	{ "ixCRT07", REG_SMC, 0x0007, 0, &ixCRT07[0], sizeof(ixCRT07)/sizeof(ixCRT07[0]), 0, 0 },
	{ "ixCRT08", REG_SMC, 0x0008, 0, &ixCRT08[0], sizeof(ixCRT08)/sizeof(ixCRT08[0]), 0, 0 },
	{ "ixCRT09", REG_SMC, 0x0009, 0, &ixCRT09[0], sizeof(ixCRT09)/sizeof(ixCRT09[0]), 0, 0 },
	{ "ixCRT0A", REG_SMC, 0x000a, 0, &ixCRT0A[0], sizeof(ixCRT0A)/sizeof(ixCRT0A[0]), 0, 0 },
	{ "ixCRT0B", REG_SMC, 0x000b, 0, &ixCRT0B[0], sizeof(ixCRT0B)/sizeof(ixCRT0B[0]), 0, 0 },
	{ "ixCRT0C", REG_SMC, 0x000c, 0, &ixCRT0C[0], sizeof(ixCRT0C)/sizeof(ixCRT0C[0]), 0, 0 },
	{ "ixCRT0D", REG_SMC, 0x000d, 0, &ixCRT0D[0], sizeof(ixCRT0D)/sizeof(ixCRT0D[0]), 0, 0 },
	{ "ixCRT0E", REG_SMC, 0x000e, 0, &ixCRT0E[0], sizeof(ixCRT0E)/sizeof(ixCRT0E[0]), 0, 0 },
	{ "ixCRT0F", REG_SMC, 0x000f, 0, &ixCRT0F[0], sizeof(ixCRT0F)/sizeof(ixCRT0F[0]), 0, 0 },
	{ "ixCRT10", REG_SMC, 0x0010, 0, &ixCRT10[0], sizeof(ixCRT10)/sizeof(ixCRT10[0]), 0, 0 },
	{ "ixCRT11", REG_SMC, 0x0011, 0, &ixCRT11[0], sizeof(ixCRT11)/sizeof(ixCRT11[0]), 0, 0 },
	{ "ixCRT12", REG_SMC, 0x0012, 0, &ixCRT12[0], sizeof(ixCRT12)/sizeof(ixCRT12[0]), 0, 0 },
	{ "ixCRT13", REG_SMC, 0x0013, 0, &ixCRT13[0], sizeof(ixCRT13)/sizeof(ixCRT13[0]), 0, 0 },
	{ "ixCRT14", REG_SMC, 0x0014, 0, &ixCRT14[0], sizeof(ixCRT14)/sizeof(ixCRT14[0]), 0, 0 },
	{ "ixCRT15", REG_SMC, 0x0015, 0, &ixCRT15[0], sizeof(ixCRT15)/sizeof(ixCRT15[0]), 0, 0 },
	{ "ixCRT16", REG_SMC, 0x0016, 0, &ixCRT16[0], sizeof(ixCRT16)/sizeof(ixCRT16[0]), 0, 0 },
	{ "ixCRT17", REG_SMC, 0x0017, 0, &ixCRT17[0], sizeof(ixCRT17)/sizeof(ixCRT17[0]), 0, 0 },
	{ "ixCRT18", REG_SMC, 0x0018, 0, &ixCRT18[0], sizeof(ixCRT18)/sizeof(ixCRT18[0]), 0, 0 },
	{ "ixCRT1E", REG_SMC, 0x001e, 0, &ixCRT1E[0], sizeof(ixCRT1E)/sizeof(ixCRT1E[0]), 0, 0 },
	{ "ixCRT1F", REG_SMC, 0x001f, 0, &ixCRT1F[0], sizeof(ixCRT1F)/sizeof(ixCRT1F[0]), 0, 0 },
	{ "ixCRT22", REG_SMC, 0x0022, 0, &ixCRT22[0], sizeof(ixCRT22)/sizeof(ixCRT22[0]), 0, 0 },
	{ "ixGRA00", REG_SMC, 0x0000, 0, &ixGRA00[0], sizeof(ixGRA00)/sizeof(ixGRA00[0]), 0, 0 },
	{ "ixGRA01", REG_SMC, 0x0001, 0, &ixGRA01[0], sizeof(ixGRA01)/sizeof(ixGRA01[0]), 0, 0 },
	{ "ixGRA02", REG_SMC, 0x0002, 0, &ixGRA02[0], sizeof(ixGRA02)/sizeof(ixGRA02[0]), 0, 0 },
	{ "ixGRA03", REG_SMC, 0x0003, 0, &ixGRA03[0], sizeof(ixGRA03)/sizeof(ixGRA03[0]), 0, 0 },
	{ "ixGRA04", REG_SMC, 0x0004, 0, &ixGRA04[0], sizeof(ixGRA04)/sizeof(ixGRA04[0]), 0, 0 },
	{ "ixGRA05", REG_SMC, 0x0005, 0, &ixGRA05[0], sizeof(ixGRA05)/sizeof(ixGRA05[0]), 0, 0 },
	{ "ixGRA06", REG_SMC, 0x0006, 0, &ixGRA06[0], sizeof(ixGRA06)/sizeof(ixGRA06[0]), 0, 0 },
	{ "ixGRA07", REG_SMC, 0x0007, 0, &ixGRA07[0], sizeof(ixGRA07)/sizeof(ixGRA07[0]), 0, 0 },
	{ "ixGRA08", REG_SMC, 0x0008, 0, &ixGRA08[0], sizeof(ixGRA08)/sizeof(ixGRA08[0]), 0, 0 },
	{ "ixATTR00", REG_SMC, 0x0000, 0, &ixATTR00[0], sizeof(ixATTR00)/sizeof(ixATTR00[0]), 0, 0 },
	{ "ixATTR01", REG_SMC, 0x0001, 0, &ixATTR01[0], sizeof(ixATTR01)/sizeof(ixATTR01[0]), 0, 0 },
	{ "ixATTR02", REG_SMC, 0x0002, 0, &ixATTR02[0], sizeof(ixATTR02)/sizeof(ixATTR02[0]), 0, 0 },
	{ "ixATTR03", REG_SMC, 0x0003, 0, &ixATTR03[0], sizeof(ixATTR03)/sizeof(ixATTR03[0]), 0, 0 },
	{ "ixATTR04", REG_SMC, 0x0004, 0, &ixATTR04[0], sizeof(ixATTR04)/sizeof(ixATTR04[0]), 0, 0 },
	{ "ixATTR05", REG_SMC, 0x0005, 0, &ixATTR05[0], sizeof(ixATTR05)/sizeof(ixATTR05[0]), 0, 0 },
	{ "ixATTR06", REG_SMC, 0x0006, 0, &ixATTR06[0], sizeof(ixATTR06)/sizeof(ixATTR06[0]), 0, 0 },
	{ "ixATTR07", REG_SMC, 0x0007, 0, &ixATTR07[0], sizeof(ixATTR07)/sizeof(ixATTR07[0]), 0, 0 },
	{ "ixATTR08", REG_SMC, 0x0008, 0, &ixATTR08[0], sizeof(ixATTR08)/sizeof(ixATTR08[0]), 0, 0 },
	{ "ixATTR09", REG_SMC, 0x0009, 0, &ixATTR09[0], sizeof(ixATTR09)/sizeof(ixATTR09[0]), 0, 0 },
	{ "ixATTR0A", REG_SMC, 0x000a, 0, &ixATTR0A[0], sizeof(ixATTR0A)/sizeof(ixATTR0A[0]), 0, 0 },
	{ "ixATTR0B", REG_SMC, 0x000b, 0, &ixATTR0B[0], sizeof(ixATTR0B)/sizeof(ixATTR0B[0]), 0, 0 },
	{ "ixATTR0C", REG_SMC, 0x000c, 0, &ixATTR0C[0], sizeof(ixATTR0C)/sizeof(ixATTR0C[0]), 0, 0 },
	{ "ixATTR0D", REG_SMC, 0x000d, 0, &ixATTR0D[0], sizeof(ixATTR0D)/sizeof(ixATTR0D[0]), 0, 0 },
	{ "ixATTR0E", REG_SMC, 0x000e, 0, &ixATTR0E[0], sizeof(ixATTR0E)/sizeof(ixATTR0E[0]), 0, 0 },
	{ "ixATTR0F", REG_SMC, 0x000f, 0, &ixATTR0F[0], sizeof(ixATTR0F)/sizeof(ixATTR0F[0]), 0, 0 },
	{ "ixATTR10", REG_SMC, 0x0010, 0, &ixATTR10[0], sizeof(ixATTR10)/sizeof(ixATTR10[0]), 0, 0 },
	{ "ixATTR11", REG_SMC, 0x0011, 0, &ixATTR11[0], sizeof(ixATTR11)/sizeof(ixATTR11[0]), 0, 0 },
	{ "ixATTR12", REG_SMC, 0x0012, 0, &ixATTR12[0], sizeof(ixATTR12)/sizeof(ixATTR12[0]), 0, 0 },
	{ "ixATTR13", REG_SMC, 0x0013, 0, &ixATTR13[0], sizeof(ixATTR13)/sizeof(ixATTR13[0]), 0, 0 },
	{ "ixATTR14", REG_SMC, 0x0014, 0, &ixATTR14[0], sizeof(ixATTR14)/sizeof(ixATTR14[0]), 0, 0 },
