
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014297                       # Number of seconds simulated (Second)
simTicks                                  14296613190                       # Number of ticks simulated (Tick)
finalTick                                228478933140220                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    207.70                       # Real time elapsed on the host (Second)
hostTickRate                                 68833163                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4391784                       # Number of bytes of host memory used (Byte)
simInsts                                 1646062942258                       # Number of instructions simulated (Count)
simOps                                   1646181061522                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               7925208299                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 7925776619                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1d-cache-0.demandHits::processor.switch2.core.data     15934715                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.demandHits::total     15934715                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::processor.switch2.core.data     15934715                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::total     15934715                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::processor.switch2.core.data       836958                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::total       836958                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::processor.switch2.core.data       836958                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::total       836958                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::processor.switch2.core.data   2397822111                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::total   2397822111                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::processor.switch2.core.data   2397822111                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::total   2397822111                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandAccesses::processor.switch2.core.data     16771673                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandAccesses::total     16771673                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::processor.switch2.core.data     16771673                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::total     16771673                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissRate::processor.switch2.core.data     0.049903                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMissRate::total     0.049903                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::processor.switch2.core.data     0.049903                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::total     0.049903                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::processor.switch2.core.data  2864.925254                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::total  2864.925254                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::processor.switch2.core.data  2864.925254                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::total  2864.925254                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.writebacks::writebacks       108700                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.writebacks::total       108700                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::processor.switch2.core.data       430839                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::total       430839                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::processor.switch2.core.data       430839                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::total       430839                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::processor.switch2.core.data       406119                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::total       406119                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::processor.switch2.core.data       406119                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::total       406119                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::processor.switch2.core.data   1106120772                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::total   1106120772                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::processor.switch2.core.data   1106120772                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::total   1106120772                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::processor.switch2.core.data     0.024215                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::total     0.024215                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::processor.switch2.core.data     0.024215                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::total     0.024215                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data  2723.637092                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::total  2723.637092                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data  2723.637092                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::total  2723.637092                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.replacements       406119                       # number of replacements (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::processor.switch2.core.data     11956938                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::total     11956938                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::processor.switch2.core.data       824747                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::total       824747                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::processor.switch2.core.data   2364777189                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::total   2364777189                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::processor.switch2.core.data     12781685                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::total     12781685                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::processor.switch2.core.data     0.064526                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::total     0.064526                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::processor.switch2.core.data  2867.275891                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::total  2867.275891                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::processor.switch2.core.data       430828                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::total       430828                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::processor.switch2.core.data       393919                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::total       393919                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.data   1077161427                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::total   1077161427                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::processor.switch2.core.data     0.030819                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::total     0.030819                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.data  2734.474415                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::total  2734.474415                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::processor.switch2.core.data      3977777                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::total      3977777                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::processor.switch2.core.data        12211                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::total        12211                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::processor.switch2.core.data     33044922                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::total     33044922                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::processor.switch2.core.data      3989988                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::total      3989988                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::processor.switch2.core.data     0.003060                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::total     0.003060                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::processor.switch2.core.data  2706.160183                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::total  2706.160183                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrHits::processor.switch2.core.data           11                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::processor.switch2.core.data        12200                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::total        12200                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::processor.switch2.core.data     28959345                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::total     28959345                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::processor.switch2.core.data     0.003058                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::total     0.003058                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::processor.switch2.core.data  2373.716803                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::total  2373.716803                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1d-cache-0.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.tags.totalRefs     17011007                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.sampledRefs       406631                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.avgRefs    41.834014                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1d-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch1.core.data     9.900504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch2.core.data   502.099496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch1.core.data     0.019337                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch2.core.data     0.980663                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::1           86                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::2          410                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1d-cache-0.tags.tagAccesses     67492811                       # Number of tag accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.dataAccesses     67492811                       # Number of data accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.demandHits::processor.switch2.core.inst      5015020                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.demandHits::total      5015020                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::processor.switch2.core.inst      5015020                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::total      5015020                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::processor.switch2.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::total            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::processor.switch2.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::total            1                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::processor.switch2.core.inst       134865                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::total       134865                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::processor.switch2.core.inst       134865                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::total       134865                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandAccesses::processor.switch2.core.inst      5015021                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandAccesses::total      5015021                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::processor.switch2.core.inst      5015021                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::total      5015021                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissRate::processor.switch2.core.inst     0.000000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::processor.switch2.core.inst     0.000000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::processor.switch2.core.inst       134865                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::total       134865                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::processor.switch2.core.inst       134865                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::total       134865                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::processor.switch2.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::processor.switch2.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::processor.switch2.core.inst       134532                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::total       134532                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::processor.switch2.core.inst       134532                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::total       134532                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst       134532                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::total       134532                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst       134532                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::total       134532                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::processor.switch2.core.inst      5015020                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::total      5015020                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::processor.switch2.core.inst            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::processor.switch2.core.inst       134865                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::total       134865                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::processor.switch2.core.inst      5015021                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::total      5015021                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::processor.switch2.core.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::processor.switch2.core.inst       134865                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::total       134865                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::processor.switch2.core.inst            1                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.inst       134532                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::total       134532                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.inst       134532                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::total       134532                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.tags.tagsInUse   128.795464                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.tags.totalRefs     24063101                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.sampledRefs          129                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.avgRefs 186535.666667                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1i-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch1.core.inst          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch2.core.inst     0.795464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch1.core.inst     0.250000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch2.core.inst     0.001554                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::total     0.251554                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1i-cache-0.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1i-cache-0.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1i-cache-0.tags.tagAccesses     20060085                       # Number of tag accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.dataAccesses     20060085                       # Number of data accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.demandHits::processor.switch2.core.data       403576                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::total       403576                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::processor.switch2.core.data       403576                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::total       403576                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.data         2543                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::total         2544                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.data         2543                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::total         2544                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.inst       133866                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.data    156415095                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::total    156548961                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.inst       133866                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.data    156415095                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::total    156548961                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.inst            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.data       406119                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::total       406120                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.inst            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.data       406119                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::total       406120                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.data     0.006262                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::total     0.006264                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.data     0.006262                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::total     0.006264                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.inst       133866                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.data 61508.098702                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::total 61536.541274                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.inst       133866                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.data 61508.098702                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::total 61536.541274                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.writebacks::writebacks          772                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.writebacks::total          772                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.data         2543                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::total         2544                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.data         2543                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::total         2544                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.inst       132534                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.data    153027819                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::total    153160353                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.inst       132534                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.data    153027819                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::total    153160353                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.data     0.006262                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::total     0.006264                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.data     0.006262                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::total     0.006264                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst       132534                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 60176.098702                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::total 60204.541274                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst       132534                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 60176.098702                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::total 60204.541274                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.replacements         2439                       # number of replacements (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::processor.switch2.core.data        12192                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::total        12192                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::processor.switch2.core.data            8                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::total            8                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::processor.switch2.core.data       444222                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::total       444222                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::processor.switch2.core.data        12200                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::total        12200                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::processor.switch2.core.data     0.000656                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::total     0.000656                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::processor.switch2.core.data 55527.750000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::total 55527.750000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::processor.switch2.core.data            8                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::total            8                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::processor.switch2.core.data       433566                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::total       433566                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::processor.switch2.core.data     0.000656                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::total     0.000656                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::processor.switch2.core.data 54195.750000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::total 54195.750000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::processor.switch2.core.data       391384                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::total       391384                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.data         2535                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::total         2536                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.inst       133866                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.data    155970873                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::total    156104739                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.data       393919                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::total       393920                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.data     0.006435                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::total     0.006438                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.inst       133866                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.data 61526.971598                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::total 61555.496451                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.data         2535                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::total         2536                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.inst       132534                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.data    152594253                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::total    152726787                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.data     0.006435                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::total     0.006438                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.inst       132534                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.data 60194.971598                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::total 60223.496451                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::writebacks       108700                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::total       108700                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::writebacks       108700                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::total       108700                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.prefetcher.demandMshrMisses         2544                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.tags.tagsInUse 16162.211021                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2-cache-0.tags.totalRefs      3076592                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.sampledRefs        18634                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.avgRefs   165.106365                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2-cache-0.tags.occupancies::cache_hierarchy.l2-cache-0.prefetcher    36.789650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch1.core.inst     3.864708                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch1.core.data 14885.980152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.inst     0.795464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.data  1234.781047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::cache_hierarchy.l2-cache-0.prefetcher     0.002245                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch1.core.inst     0.000236                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch1.core.data     0.908568                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.inst     0.000049                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.data     0.075365                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::total     0.986463                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1022           33                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1024        16162                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1022::4           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::2          123                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::3         1765                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::4        14274                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1022     0.002014                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1024     0.986450                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.tagAccesses      6500456                       # Number of tag accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.dataAccesses      6500456                       # Number of data accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp       393920                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty       109472                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict       299086                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq        12200                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp        12200                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq       393920                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port      1218357                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total      1218359                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port     32948416                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total     32948480                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops             2439                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic        49408                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples       408559                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.000012                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.003498                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0       408554    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1            5      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total       408559                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy    342869787                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy          999                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy    405712881                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests       812239                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests       406119                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops            5                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp         2536                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty          772                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict         1662                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq            8                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp            8                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         2536                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port         7522                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::total         7522                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         7522                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port       212224                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::total       212224                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       212224                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         2544                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         2544    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         2544                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy      1914750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy      2120894                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         4978                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         2434                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples       772.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.data::samples      2543.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.006800472586                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           9318                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState           711                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   2544                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                   772                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 2544                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                 772                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.23                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 24.03                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             2544                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6             772                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               1421                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                515                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                161                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                273                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                136                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 30                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                43                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                45                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                57                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    56.511111                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    50.604724                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    31.029035                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16-23            4      8.89%      8.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::24-31            2      4.44%     13.33% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32-39            4      8.89%     22.22% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::40-47            9     20.00%     42.22% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::48-55            8     17.78%     60.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::56-63            6     13.33%     73.33% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-71            7     15.56%     88.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::80-87            1      2.22%     91.11% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::88-95            1      2.22%     93.33% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::96-103            1      2.22%     95.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::144-151            1      2.22%     97.78% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-199            1      2.22%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total           45                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.800000                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.764660                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     1.120065                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16           29     64.44%     64.44% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18           12     26.67%     91.11% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19            4      8.89%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total           45                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             162816                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys           49408                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         11388431.50025800                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         3455923.39551854                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              14918018715                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               4498799.37                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.data       162752                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks        48384                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.inst 4476.584709220911                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.data 11383954.915548779070                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 3384298.040171009023                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.data         2543                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks          772                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.inst       107275                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.data     89038875                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 324835816475                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.inst    107275.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.data     35013.32                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks 420771783.00                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.data       162752                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       162816                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.switch2.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks        49408                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total        49408                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.data         2543                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         2544                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks          772                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total          772                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.inst         4477                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.data     11383955                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     11388432                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.switch2.core.inst         4477                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total         4477                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks      3455923                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total      3455923                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks      3455923                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.inst         4477                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.data     11383955                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     14844355                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            2544                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts            756                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          107                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           19                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           94                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           44                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          156                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          105                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           61                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          186                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          140                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           54                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          219                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          230                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          158                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          355                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          387                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          229                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0           46                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1           11                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2           34                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3           10                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4           59                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5           33                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            8                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7           61                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8           35                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9           17                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10           93                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11           83                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12           43                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13          138                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           41446150                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         12720000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      89146150                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           16291.73                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      35041.73                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           1651                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits           476                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        64.90                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        62.96                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         1173                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   180.051151                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   115.293394                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   232.250683                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          660     56.27%     56.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          297     25.32%     81.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           77      6.56%     88.15% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           36      3.07%     91.22% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           19      1.62%     92.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           15      1.28%     94.12% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            9      0.77%     94.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            9      0.77%     95.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           51      4.35%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         1173                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       162816                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten        48384                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          11.388432                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW           3.384298                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.12                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.09                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.03                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          64.45                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      3662820                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy      1946835                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      5512080                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy      1367640                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy    732291540                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   4873233120                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy   6746493075                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   471.894496                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12665395208                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    477360000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   1157368732                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      4712400                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      2504700                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     12652080                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy      2578680                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy    671658930                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   4924292160                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy   6746877990                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   471.921419                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  12798438267                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    477360000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   1024325673                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF  69933140190                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.start.core.workload.numSyscalls            0                       # Number of system calls (Count)
board.processor.switch1.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch1.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch1.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.switch1.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch1.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.switch1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.switch1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.switch1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch1.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.switch1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.switch1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.switch1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.switch1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.switch1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch1.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch1.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.switch1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.switch1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.switch1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.switch1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.switch1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.switch1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.switch1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.switch1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.switch1.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.switch1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.switch1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.switch1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.switch1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.switch1.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.switch1.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch2.core.numCycles       42932772                       # Number of cpu cycles simulated (Cycle)
board.processor.switch2.core.cpi             0.799015                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch2.core.ipc             1.251541                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch2.core.instsAdded      78799554                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch2.core.instsIssued     78696127                       # Number of instructions issued (Count)
board.processor.switch2.core.squashedInstsIssued        29939                       # Number of squashed instructions issued (Count)
board.processor.switch2.core.squashedInstsExamined       478105                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch2.core.squashedOperandsExamined       632151                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch2.core.numIssuedDist::samples     42932772                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::mean     1.833008                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::stdev     0.425825                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::0       906342      2.11%      2.11% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::1      5356733     12.48%     14.59% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::2     36669697     85.41%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::max_value            2                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::total     42932772                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statIssuedInstType_0::No_OpClass         1090      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntAlu     30910604     39.28%     39.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntMult         5162      0.01%     39.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntDiv          204      0.00%     39.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatAdd      7484492      9.51%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCmp            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCvt            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMult            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatDiv            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMisc            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAdd            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAlu           30      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCmp            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCvt            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMisc            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMult            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShift            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdDiv            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     48.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAdd     11467834     14.57%     63.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCvt      1783659      2.27%     65.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMult      9958165     12.65%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAes            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::Matrix            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemRead      2927925      3.72%     82.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemWrite       509996      0.65%     82.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemRead     10156700     12.91%     95.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemWrite      3490266      4.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::total     78696127                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.issueRate       1.833008                       # Inst issue rate ((Count/Cycle))
board.processor.switch2.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch2.core.fuBusyRate             0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch2.core.intInstQueueReads     91335781                       # Number of integer instruction queue reads (Count)
board.processor.switch2.core.intInstQueueWrites     24702996                       # Number of integer instruction queue writes (Count)
board.processor.switch2.core.intInstQueueWakeupAccesses     24065961                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch2.core.fpInstQueueReads    109019182                       # Number of floating instruction queue reads (Count)
board.processor.switch2.core.fpInstQueueWrites     54575016                       # Number of floating instruction queue writes (Count)
board.processor.switch2.core.fpInstQueueWakeupAccesses     54492898                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch2.core.intAluAccesses     24190880                       # Number of integer alu accesses (Count)
board.processor.switch2.core.fpAluAccesses     54504157                       # Number of floating point alu accesses (Count)
board.processor.switch2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.numSquashedInsts       130643                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch2.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch2.core.MemDepUnit__0.insertedLoads     13093569                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.insertedStores      4001623                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingLoads       227376                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingStores         1768                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::Return           58      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallDirect           45      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallIndirect           18      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectCond      2327288     94.12%     94.13% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectUncond       145247      5.87%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::total      2472656                       # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::Return           18      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallDirect           15      0.02%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallIndirect            8      0.01%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectCond        89675     97.60%     97.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectUncond         2162      2.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::total        91878                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::Return            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallDirect            5      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallIndirect            4      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectCond        65756     99.96%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectUncond           13      0.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::total        65780                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::Return           40      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallDirect           30      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallIndirect           10      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectCond      2237612     93.99%     93.99% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectUncond       143085      6.01%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::total      2380777                       # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::Return            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallDirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallIndirect            3      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectCond        65572     99.97%     99.98% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectUncond           10      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::total        65589                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.targetProvider_0::NoTarget       580076     23.46%     23.46% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::BTB      1892516     76.54%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::RAS           55      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::Indirect            9      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::total      2472656                       # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetWrong_0::NoBranch        29203     44.40%     44.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::Return        36567     55.60%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::total        65770                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.condPredicted      2327288                       # Number of conditional branches predicted (Count)
board.processor.switch2.core.branchPred.condPredictedTaken      1747268                       # Number of conditional branches predicted as taken (Count)
board.processor.switch2.core.branchPred.condIncorrect        65780                       # Number of conditional branches incorrect (Count)
board.processor.switch2.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch2.core.branchPred.NotTakenMispredicted        29209                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch2.core.branchPred.TakenMispredicted        36571                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch2.core.branchPred.BTBLookups      2472656                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.BTBUpdates        29203                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.BTBHits      2420563                       # Number of BTB hits (Count)
board.processor.switch2.core.branchPred.BTBHitRatio     0.978932                       # BTB Hit Ratio (Ratio)
board.processor.switch2.core.branchPred.BTBMispredicted           59                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch2.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.switch2.core.branchPred.indirectHits            9                       # Number of indirect target hits. (Count)
board.processor.switch2.core.branchPred.indirectMisses            9                       # Number of indirect misses. (Count)
board.processor.switch2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::Return           58      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallDirect           45      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallIndirect           18      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectCond      2327288     94.12%     94.13% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectUncond       145247      5.87%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::total      2472656                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::Return           58      0.11%      0.11% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallDirect           14      0.03%      0.14% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallIndirect           18      0.03%      0.17% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectCond        51988     99.80%     99.97% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectUncond           15      0.03%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::total        52093                       # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallDirect            5      0.02%      0.02% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.02% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectCond        29185     99.94%     99.96% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectUncond           13      0.04%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::total        29203                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallDirect            5      0.02%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectCond        29185     99.94%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectUncond           13      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::total        29203                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.hits            9                       # Number of hits of a tag (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.misses            9                       # Number of misses (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch2.core.branchPred.loop_predictor.used       622210                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch2.core.branchPred.loop_predictor.correct       621871                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.loop_predictor.wrong          339                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.ras.pushes           81                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch2.core.branchPred.ras.pops           81                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch2.core.branchPred.ras.squashes           41                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch2.core.branchPred.ras.used           40                       # Number of times the RAS is the provider (Count)
board.processor.switch2.core.branchPred.ras.correct           38                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.ras.incorrect            2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.statistical_corrector.correct       557109                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.statistical_corrector.wrong      1680503                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderCorrect      1282014                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderCorrect        29505                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderCorrect          360                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderCorrect       224209                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWrong        46120                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWrong         9569                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderWrong           56                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderWrong          287                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWouldHaveHit         7994                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWouldHaveHit         6125                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::2        28658                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::6        82878                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::9        41741                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::10        55968                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::11        38658                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::12        61174                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::13        66896                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::14        88686                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::15        62901                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::16       113374                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::17        57724                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::18        81366                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::19        31586                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::20        98916                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::21        26278                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::22       107307                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::24       129254                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::26        95808                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::28        92149                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::32         5030                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::36          856                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::0        49040                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::2        64935                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::6        95713                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::9        58315                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::10        70876                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::11        48118                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::12       103542                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::13        70781                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::14       106899                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::15        46825                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::16        93480                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::17        66379                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::18        57815                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::19        28745                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::20        93053                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::21        15662                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::22       117080                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::24        92464                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::26        82962                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::28         4184                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::32          340                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.commit.commitSquashedInsts       478108                       # The number of squashed insts skipped by commit (Count)
board.processor.switch2.core.commit.branchMispredicts        65762                       # The number of times a branch was mispredicted (Count)
board.processor.switch2.core.commit.numCommittedDist::samples     42852888                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::mean     1.827682                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::stdev     0.505372                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::0      2416396      5.64%      5.64% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::1      2551542      5.95%     11.59% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::2     37884950     88.41%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::total     42852888                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch2.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch2.core.commit.functionCalls           40                       # Number of function calls committed. (Count)
board.processor.switch2.core.commit.committedInstType_0::No_OpClass         1087      0.00%      0.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntAlu     30632455     39.11%     39.11% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntMult         5147      0.01%     39.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntDiv          192      0.00%     39.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatAdd      7478194      9.55%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCmp            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCvt            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMult            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatDiv            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMisc            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAdd            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAlu           20      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCmp            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCvt            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMisc            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMult            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShift            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdDiv            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     48.67% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAdd     11467005     14.64%     63.31% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCvt      1765174      2.25%     65.56% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMult      9957518     12.71%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAes            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::Matrix            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemRead      2874248      3.67%     81.95% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemWrite       500388      0.64%     82.58% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemRead     10150414     12.96%     95.54% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemWrite      3489600      4.46%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::total     78321442                       # Class of committed instruction (Count)
board.processor.switch2.core.commit.commitEligibleSamples     37884950                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch2.core.commitStats0.numInsts     53732116                       # Number of instructions committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numOps     78321442                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numInstsNotNOP     53732116                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch2.core.commitStats0.numOpsNotNOP     78321442                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch2.core.commitStats0.cpi     0.799015                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch2.core.commitStats0.ipc     1.251541                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch2.core.commitStats0.numMemRefs     17014650                       # Number of memory references committed (Count)
board.processor.switch2.core.commitStats0.numFpInsts     54463078                       # Number of float instructions (Count)
board.processor.switch2.core.commitStats0.numIntInsts     37446180                       # Number of integer instructions (Count)
board.processor.switch2.core.commitStats0.numLoadInsts     13024662                       # Number of load instructions (Count)
board.processor.switch2.core.commitStats0.numStoreInsts      3989988                       # Number of store instructions (Count)
board.processor.switch2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch2.core.commitStats0.committedInstType::No_OpClass         1087      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntAlu     30632455     39.11%     39.11% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntMult         5147      0.01%     39.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntDiv          192      0.00%     39.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatAdd      7478194      9.55%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMult            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAlu           20      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMult            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShift            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     48.67% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAdd     11467005     14.64%     63.31% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCvt      1765174      2.25%     65.56% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMult      9957518     12.71%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::Matrix            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.28% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemRead      2874248      3.67%     81.95% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemWrite       500388      0.64%     82.58% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemRead     10150414     12.96%     95.54% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemWrite      3489600      4.46%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::total     78321442                       # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedControl::IsControl      2380777                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsDirectControl      2380727                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsIndirectControl           50                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCondControl      2237612                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsUncondControl       143165                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCall           40                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsReturn           40                       # Class of control type instructions committed (Count)
board.processor.switch2.core.decode.idleCycles      1633409                       # Number of cycles decode is idle (Cycle)
board.processor.switch2.core.decode.blockedCycles       181681                       # Number of cycles decode is blocked (Cycle)
board.processor.switch2.core.decode.runCycles     41033377                       # Number of cycles decode is running (Cycle)
board.processor.switch2.core.decode.unblockCycles        18148                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch2.core.decode.squashCycles        66111                       # Number of cycles decode is squashing (Cycle)
board.processor.switch2.core.decode.branchResolved      1889864                       # Number of times decode resolved a branch (Count)
board.processor.switch2.core.decode.branchMispred           19                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch2.core.decode.decodedInsts     79180947                       # Number of instructions handled by decode (Count)
board.processor.switch2.core.decode.squashedInsts           32                       # Number of squashed instructions handled by decode (Count)
board.processor.switch2.core.executeStats0.numInsts     78565482                       # Number of executed instructions (Count)
board.processor.switch2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch2.core.executeStats0.numBranches      2385334                       # Number of branches executed (Count)
board.processor.switch2.core.executeStats0.numLoadInsts     13061189                       # Number of load instructions executed (Count)
board.processor.switch2.core.executeStats0.numStoreInsts      3999855                       # Number of stores executed (Count)
board.processor.switch2.core.executeStats0.instRate     1.829965                       # Inst execution rate ((Count/Cycle))
board.processor.switch2.core.executeStats0.numCCRegReads     14806467                       # Number of times the CC registers were read (Count)
board.processor.switch2.core.executeStats0.numCCRegWrites     13895246                       # Number of times the CC registers were written (Count)
board.processor.switch2.core.executeStats0.numFpRegReads     91656595                       # Number of times the floating registers were read (Count)
board.processor.switch2.core.executeStats0.numFpRegWrites     50026359                       # Number of times the floating registers were written (Count)
board.processor.switch2.core.executeStats0.numIntRegReads     44982116                       # Number of times the integer registers were read (Count)
board.processor.switch2.core.executeStats0.numIntRegWrites     19824763                       # Number of times the integer registers were written (Count)
board.processor.switch2.core.executeStats0.numMemRefs     17061044                       # Number of memory refs (Count)
board.processor.switch2.core.executeStats0.numMiscRegReads     22264492                       # Number of times the Misc registers were read (Count)
board.processor.switch2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch2.core.fetch.predictedBranches      1892580                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch2.core.fetch.cycles     42809002                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch2.core.fetch.squashCycles       132258                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch2.core.fetch.cacheLines      5015021                       # Number of cache lines fetched (Count)
board.processor.switch2.core.fetch.icacheSquashes            1                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch2.core.fetch.nisnDist::samples     42932772                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::mean     1.848053                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::stdev     0.460599                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::0      1787990      4.16%      4.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::1      2947524      6.87%     11.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::2     38197258     88.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::max_value            2                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::total     42932772                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetchStats0.numInsts     54327484                       # Number of instructions fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.fetchRate     1.265408                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch2.core.fetchStats0.numBranches      2472656                       # Number of branches fetched (Count)
board.processor.switch2.core.fetchStats0.branchRate     0.057594                       # Number of branch fetches per cycle (Ratio)
board.processor.switch2.core.fetchStats0.icacheStallCycles        57641                       # ICache total stall cycles (Cycle)
board.processor.switch2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch2.core.iew.squashCycles        66111                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch2.core.iew.blockCycles        57220                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch2.core.iew.unblockCycles        17756                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch2.core.iew.dispatchedInsts     78799554                       # Number of instructions dispatched to IQ (Count)
board.processor.switch2.core.iew.dispSquashedInsts       107829                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch2.core.iew.dispLoadInsts     13093569                       # Number of dispatched load instructions (Count)
board.processor.switch2.core.iew.dispStoreInsts      4001623                       # Number of dispatched store instructions (Count)
board.processor.switch2.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch2.core.iew.iqFullEvents          206                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.lsqFullEvents        17295                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.memOrderViolationEvents          353                       # Number of memory order violations (Count)
board.processor.switch2.core.iew.predictedTakenIncorrect        36593                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch2.core.iew.predictedNotTakenIncorrect        29384                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch2.core.iew.branchMispredicts        65977                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch2.core.iew.instsToCommit     78559238                       # Cumulative count of insts sent to commit (Count)
board.processor.switch2.core.iew.writebackCount     78558859                       # Cumulative count of insts written-back (Count)
board.processor.switch2.core.iew.producerInst     44172046                       # Number of instructions producing a value (Count)
board.processor.switch2.core.iew.consumerInst     69363753                       # Number of instructions consuming a value (Count)
board.processor.switch2.core.iew.wbRate      1.829811                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch2.core.iew.wbFanout     0.636817                       # Average fanout of values written-back ((Count/Count))
board.processor.switch2.core.lsq0.forwLoads       279501                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch2.core.lsq0.squashedLoads        68906                       # Number of loads squashed (Count)
board.processor.switch2.core.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch2.core.lsq0.memOrderViolation          353                       # Number of memory ordering violations (Count)
board.processor.switch2.core.lsq0.squashedStores        11635                       # Number of stores squashed (Count)
board.processor.switch2.core.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled (Count)
board.processor.switch2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch2.core.lsq0.loadToUse::samples     13024662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::mean     2.516945                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::stdev     3.206522                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::0-9     12805644     98.32%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::10-19       216422      1.66%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::20-29           10      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::30-39           22      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::40-49           41      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::50-59           52      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::60-69           30      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::70-79            5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::80-89           13      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::90-99            7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::100-109            9      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::110-119            8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::120-129           11      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::130-139          123      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::140-149         1019      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::150-159           25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::160-169           40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::170-179           36      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::180-189          947      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::190-199           15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::200-209           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::210-219            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::220-229           57      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::230-239            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::240-249            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::250-259            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::280-289            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::290-299            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::overflows           99      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::max_value         1000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::total     13024662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.mmu.dtb.rdAccesses     13061189                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrAccesses      3999855                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.dtb.rdMisses          855                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrAccesses      5015021                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrMisses            6                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.power_state.pwrStateResidencyTicks::OFF 228478933140220                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.rename.squashCycles        66111                       # Number of cycles rename is squashing (Cycle)
board.processor.switch2.core.rename.idleCycles      1702333                       # Number of cycles rename is idle (Cycle)
board.processor.switch2.core.rename.blockCycles        98785                       # Number of cycles rename is blocking (Cycle)
board.processor.switch2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch2.core.rename.runCycles     40980835                       # Number of cycles rename is running (Cycle)
board.processor.switch2.core.rename.unblockCycles        84663                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch2.core.rename.renamedInsts     79049316                       # Number of instructions processed by rename (Count)
board.processor.switch2.core.rename.ROBFullEvents          305                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch2.core.rename.IQFullEvents          863                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch2.core.rename.LQFullEvents        81032                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch2.core.rename.SQFullEvents          379                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch2.core.rename.renamedOperands    103940928                       # Number of destination operands rename has renamed (Count)
board.processor.switch2.core.rename.lookups    222610566                       # Number of register rename lookups that rename has made (Count)
board.processor.switch2.core.rename.intLookups     45481659                       # Number of integer rename lookups (Count)
board.processor.switch2.core.rename.fpLookups     91747779                       # Number of floating rename lookups (Count)
board.processor.switch2.core.rename.committedMaps    102510619                       # Number of HB maps that are committed (Count)
board.processor.switch2.core.rename.undoneMaps      1430282                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch2.core.rename.skidInsts        14154                       # count of insts added to the skid buffer (Count)
board.processor.switch2.core.rob.reads       83767488                       # The number of ROB reads (Count)
board.processor.switch2.core.rob.writes     157678998                       # The number of ROB writes (Count)
board.processor.switch2.core.thread_0.numInsts     53732116                       # Number of Instructions committed (Count)
board.processor.switch2.core.thread_0.numOps     78321442                       # Number of Ops committed (Count)
board.processor.switch2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
