<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>i2stx: I2stx_1_0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">i2stx
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__i2stx__1__0.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">I2stx_1_0</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
AES Status and Register Masks and Shifts.For formats/line protocols</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1b2fb0350ef57abc83c57475284f924a"></a>check the AES Standard specifications document. </p>
</td></tr>
<tr class="memitem:gacc72d75920ade372109d305286e1c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gacc72d75920ade372109d305286e1c5fb">XI2S_TX_AES_STS_USE_OF_CH_STS_BLK_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gacc72d75920ade372109d305286e1c5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use of Channel Status Block bit shift.  <a href="#gacc72d75920ade372109d305286e1c5fb">More...</a><br/></td></tr>
<tr class="separator:gacc72d75920ade372109d305286e1c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd31964c7785f76f3c1e443e6f306dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gaffd31964c7785f76f3c1e443e6f306dd">XI2S_TX_AES_STS_USE_OF_CH_STS_BLK_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gacc72d75920ade372109d305286e1c5fb">XI2S_TX_AES_STS_USE_OF_CH_STS_BLK_SHIFT</a>)</td></tr>
<tr class="memdesc:gaffd31964c7785f76f3c1e443e6f306dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use of Channel Status Block mask.  <a href="#gaffd31964c7785f76f3c1e443e6f306dd">More...</a><br/></td></tr>
<tr class="separator:gaffd31964c7785f76f3c1e443e6f306dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed277941e701357e05662d27cf26f8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gaed277941e701357e05662d27cf26f8e4">XI2S_TX_AES_STS_LINEAR_PCM_ID_SHIFT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gaed277941e701357e05662d27cf26f8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear PCM Identification bit shift.  <a href="#gaed277941e701357e05662d27cf26f8e4">More...</a><br/></td></tr>
<tr class="separator:gaed277941e701357e05662d27cf26f8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61af06e74f87b278b69a501a972e68e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga61af06e74f87b278b69a501a972e68e8">XI2S_TX_AES_STS_LINEAR_PCM_ID_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gaed277941e701357e05662d27cf26f8e4">XI2S_TX_AES_STS_LINEAR_PCM_ID_SHIFT</a>)</td></tr>
<tr class="memdesc:ga61af06e74f87b278b69a501a972e68e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear PCM Identification mask.  <a href="#ga61af06e74f87b278b69a501a972e68e8">More...</a><br/></td></tr>
<tr class="separator:ga61af06e74f87b278b69a501a972e68e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cc8bc6611969180c83c93f6a495896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga78cc8bc6611969180c83c93f6a495896">XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_SHIFT</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga78cc8bc6611969180c83c93f6a495896"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio signal pre- emphasis bit shift.  <a href="#ga78cc8bc6611969180c83c93f6a495896">More...</a><br/></td></tr>
<tr class="separator:ga78cc8bc6611969180c83c93f6a495896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f5fabf2bf95db8602835cc95861fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga36f5fabf2bf95db8602835cc95861fa5">XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_SHIFT)</td></tr>
<tr class="memdesc:ga36f5fabf2bf95db8602835cc95861fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio signal pre-emphasis mask.  <a href="#ga36f5fabf2bf95db8602835cc95861fa5">More...</a><br/></td></tr>
<tr class="separator:ga36f5fabf2bf95db8602835cc95861fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5b86b6aa7c49e9edc95ee095e99ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gafa5b86b6aa7c49e9edc95ee095e99ae1">XI2S_TX_AES_STS_LOCK_INDICATION_SHIFT</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:gafa5b86b6aa7c49e9edc95ee095e99ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock indication bit shift  <a href="#gafa5b86b6aa7c49e9edc95ee095e99ae1">More...</a><br/></td></tr>
<tr class="separator:gafa5b86b6aa7c49e9edc95ee095e99ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad2f825b0dda934666fd0c8e66de95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga6ad2f825b0dda934666fd0c8e66de95f">XI2S_TX_AES_STS_LOCK_INDICATION_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gafa5b86b6aa7c49e9edc95ee095e99ae1">XI2S_TX_AES_STS_LOCK_INDICATION_SHIFT</a>)</td></tr>
<tr class="memdesc:ga6ad2f825b0dda934666fd0c8e66de95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock indication mask.  <a href="#ga6ad2f825b0dda934666fd0c8e66de95f">More...</a><br/></td></tr>
<tr class="separator:ga6ad2f825b0dda934666fd0c8e66de95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab03ab7ac0cf37ff3a8f57008ff6c8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gaab03ab7ac0cf37ff3a8f57008ff6c8b3">XI2S_TX_AES_STS_SAMPLING_FREQ_E_SHIFT</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gaab03ab7ac0cf37ff3a8f57008ff6c8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling Frequency 0 bit shift.  <a href="#gaab03ab7ac0cf37ff3a8f57008ff6c8b3">More...</a><br/></td></tr>
<tr class="separator:gaab03ab7ac0cf37ff3a8f57008ff6c8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7938a13abaa67d6d136feabbd6014b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga7938a13abaa67d6d136feabbd6014b1d">XI2S_TX_AES_STS_SAMPLING_FREQ_E_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; XI2S_TX_AES_STS_SAMPLING_FREQ_E_SHIFT)</td></tr>
<tr class="memdesc:ga7938a13abaa67d6d136feabbd6014b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling Frequency 0 mask.  <a href="#ga7938a13abaa67d6d136feabbd6014b1d">More...</a><br/></td></tr>
<tr class="separator:ga7938a13abaa67d6d136feabbd6014b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5272ba1cc19696a062a2261c7811d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga3e5272ba1cc19696a062a2261c7811d3">XI2S_TX_AES_STS_CH_MODE_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga3e5272ba1cc19696a062a2261c7811d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mode bit shift.  <a href="#ga3e5272ba1cc19696a062a2261c7811d3">More...</a><br/></td></tr>
<tr class="separator:ga3e5272ba1cc19696a062a2261c7811d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d727003a8e7cc47d0a7e45f506518e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gaa8d727003a8e7cc47d0a7e45f506518e">XI2S_TX_AES_STS_CH_MODE_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_CH_MODE_SHIFT)</td></tr>
<tr class="memdesc:gaa8d727003a8e7cc47d0a7e45f506518e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mode mask.  <a href="#gaa8d727003a8e7cc47d0a7e45f506518e">More...</a><br/></td></tr>
<tr class="separator:gaa8d727003a8e7cc47d0a7e45f506518e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8e06582adcf37c20a9db80d9d22881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gabb8e06582adcf37c20a9db80d9d22881">XI2S_TX_AES_STS_USR_BITS_MGMT_SHIFT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gabb8e06582adcf37c20a9db80d9d22881"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Bits Management bit shift.  <a href="#gabb8e06582adcf37c20a9db80d9d22881">More...</a><br/></td></tr>
<tr class="separator:gabb8e06582adcf37c20a9db80d9d22881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4425bdbc5e0d0d757fb94635c60a6279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga4425bdbc5e0d0d757fb94635c60a6279">XI2S_TX_AES_STS_USR_BITS_MGMT_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_USR_BITS_MGMT_SHIFT)</td></tr>
<tr class="memdesc:ga4425bdbc5e0d0d757fb94635c60a6279"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Bits Management mask.  <a href="#ga4425bdbc5e0d0d757fb94635c60a6279">More...</a><br/></td></tr>
<tr class="separator:ga4425bdbc5e0d0d757fb94635c60a6279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a09ffa618e6590c9e82f91a49b4f68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga7a09ffa618e6590c9e82f91a49b4f68c">XI2S_TX_AES_STS_USEOF_AUX_SMPL_BITS_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga7a09ffa618e6590c9e82f91a49b4f68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use of auxiliary sample bits bit shift.  <a href="#ga7a09ffa618e6590c9e82f91a49b4f68c">More...</a><br/></td></tr>
<tr class="separator:ga7a09ffa618e6590c9e82f91a49b4f68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2792e6c77cf3427d9ba40ecafc84781c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga2792e6c77cf3427d9ba40ecafc84781c">XI2S_TX_AES_STS_USEOF_AUX_SMPL_BITS_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_USEOF_AUX_SMPL_BITS_SHIFT)</td></tr>
<tr class="memdesc:ga2792e6c77cf3427d9ba40ecafc84781c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use of Auxiliary sample bits mask.  <a href="#ga2792e6c77cf3427d9ba40ecafc84781c">More...</a><br/></td></tr>
<tr class="separator:ga2792e6c77cf3427d9ba40ecafc84781c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fae1ae006e75519d45a4dc31e2aca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga16fae1ae006e75519d45a4dc31e2aca1">XI2S_TX_AES_STS_SRC_WORD_LENGTH_SHIFT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:ga16fae1ae006e75519d45a4dc31e2aca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source word length bit shift.  <a href="#ga16fae1ae006e75519d45a4dc31e2aca1">More...</a><br/></td></tr>
<tr class="separator:ga16fae1ae006e75519d45a4dc31e2aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadd56e1eb2fe7f16e64d20f4cc658a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gaeadd56e1eb2fe7f16e64d20f4cc658a2">XI2S_TX_AES_STS_SRC_WORD_LENGTH_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_SRC_WORD_LENGTH_SHIFT)</td></tr>
<tr class="memdesc:gaeadd56e1eb2fe7f16e64d20f4cc658a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source word length mask.  <a href="#gaeadd56e1eb2fe7f16e64d20f4cc658a2">More...</a><br/></td></tr>
<tr class="separator:gaeadd56e1eb2fe7f16e64d20f4cc658a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1071669dd6047ca5c4ed69c9dc78a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga2d1071669dd6047ca5c4ed69c9dc78a4">XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_SHIFT</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ga2d1071669dd6047ca5c4ed69c9dc78a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indication of Alignment level bit shift.  <a href="#ga2d1071669dd6047ca5c4ed69c9dc78a4">More...</a><br/></td></tr>
<tr class="separator:ga2d1071669dd6047ca5c4ed69c9dc78a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00224a5937919a23e18bac70be453341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga00224a5937919a23e18bac70be453341">XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_SHIFT)</td></tr>
<tr class="memdesc:ga00224a5937919a23e18bac70be453341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indication of Alignment level mask.  <a href="#ga00224a5937919a23e18bac70be453341">More...</a><br/></td></tr>
<tr class="separator:ga00224a5937919a23e18bac70be453341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea48d72e9607d6d8d8056421054ee85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga6ea48d72e9607d6d8d8056421054ee85">XI2S_TX_AES_STS_CH_NUM0_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga6ea48d72e9607d6d8d8056421054ee85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Number (0) bit shift.  <a href="#ga6ea48d72e9607d6d8d8056421054ee85">More...</a><br/></td></tr>
<tr class="separator:ga6ea48d72e9607d6d8d8056421054ee85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34fe37e7fabe3dbe32d1cb3978a7ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gaa34fe37e7fabe3dbe32d1cb3978a7ab3">XI2S_TX_AES_STS_CH_NUM0_MASK</a>&#160;&#160;&#160;(0x7F &lt;&lt; XI2S_TX_AES_STS_CH_NUM0_SHIFT)</td></tr>
<tr class="memdesc:gaa34fe37e7fabe3dbe32d1cb3978a7ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Number (0) mask.  <a href="#gaa34fe37e7fabe3dbe32d1cb3978a7ab3">More...</a><br/></td></tr>
<tr class="separator:gaa34fe37e7fabe3dbe32d1cb3978a7ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c85a34557271fafd80989c4d16c3fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gaa6c85a34557271fafd80989c4d16c3fa">XI2S_TX_AES_STS_MC_CH_MODE_SHIFT</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:gaa6c85a34557271fafd80989c4d16c3fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multichannel mode bit shift.  <a href="#gaa6c85a34557271fafd80989c4d16c3fa">More...</a><br/></td></tr>
<tr class="separator:gaa6c85a34557271fafd80989c4d16c3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7444409e9557cb8d2fba5d04791cc90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga7444409e9557cb8d2fba5d04791cc90f">XI2S_TX_AES_STS_MC_CH_MODE_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gaa6c85a34557271fafd80989c4d16c3fa">XI2S_TX_AES_STS_MC_CH_MODE_SHIFT</a>)</td></tr>
<tr class="memdesc:ga7444409e9557cb8d2fba5d04791cc90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multichannel mode mask.  <a href="#ga7444409e9557cb8d2fba5d04791cc90f">More...</a><br/></td></tr>
<tr class="separator:ga7444409e9557cb8d2fba5d04791cc90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2119679a117b6557a57553bafb66fa8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga2119679a117b6557a57553bafb66fa8b">XI2S_TX_AES_STS_CH_NUM1_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga2119679a117b6557a57553bafb66fa8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Number (1) bit shift.  <a href="#ga2119679a117b6557a57553bafb66fa8b">More...</a><br/></td></tr>
<tr class="separator:ga2119679a117b6557a57553bafb66fa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b92225913f1d1397643d294b96a3e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga0b92225913f1d1397643d294b96a3e79">XI2S_TX_AES_STS_CH_NUM1_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_CH_NUM1_SHIFT)</td></tr>
<tr class="memdesc:ga0b92225913f1d1397643d294b96a3e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Number (1) mask.  <a href="#ga0b92225913f1d1397643d294b96a3e79">More...</a><br/></td></tr>
<tr class="separator:ga0b92225913f1d1397643d294b96a3e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc365c9d82d007f429dbc2c3175ba469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gabc365c9d82d007f429dbc2c3175ba469">XI2S_TX_AES_STS_MC_CH_MODE_NUM_SHIFT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gabc365c9d82d007f429dbc2c3175ba469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multichannel mode number bit shift.  <a href="#gabc365c9d82d007f429dbc2c3175ba469">More...</a><br/></td></tr>
<tr class="separator:gabc365c9d82d007f429dbc2c3175ba469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60bdf4661314ff81890dd36a51203c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga60bdf4661314ff81890dd36a51203c1b">XI2S_TX_AES_STS_MC_CH_MODE_NUM_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_MC_CH_MODE_NUM_SHIFT)</td></tr>
<tr class="memdesc:ga60bdf4661314ff81890dd36a51203c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multichannel mode number mask.  <a href="#ga60bdf4661314ff81890dd36a51203c1b">More...</a><br/></td></tr>
<tr class="separator:ga60bdf4661314ff81890dd36a51203c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59f23705e781eb6d2375f7793e05847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gac59f23705e781eb6d2375f7793e05847">XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gac59f23705e781eb6d2375f7793e05847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Reference Audio signal bit shift.  <a href="#gac59f23705e781eb6d2375f7793e05847">More...</a><br/></td></tr>
<tr class="separator:gac59f23705e781eb6d2375f7793e05847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac284c05fb5e7d7ad0f7c571cceb92c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gac284c05fb5e7d7ad0f7c571cceb92c44">XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_SHIFT)</td></tr>
<tr class="memdesc:gac284c05fb5e7d7ad0f7c571cceb92c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Reference Audio signal mask.  <a href="#gac284c05fb5e7d7ad0f7c571cceb92c44">More...</a><br/></td></tr>
<tr class="separator:gac284c05fb5e7d7ad0f7c571cceb92c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a5c5c380f0add139e9973ca5509ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga32a5c5c380f0add139e9973ca5509ea2">XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_SHIFT</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga32a5c5c380f0add139e9973ca5509ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved but undefined (0) bit shift.  <a href="#ga32a5c5c380f0add139e9973ca5509ea2">More...</a><br/></td></tr>
<tr class="separator:ga32a5c5c380f0add139e9973ca5509ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54c4d024eec7747b7fdf2a90082ab54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gab54c4d024eec7747b7fdf2a90082ab54">XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#ga32a5c5c380f0add139e9973ca5509ea2">XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_SHIFT</a>)</td></tr>
<tr class="memdesc:gab54c4d024eec7747b7fdf2a90082ab54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved but undefined (0) mask.  <a href="#gab54c4d024eec7747b7fdf2a90082ab54">More...</a><br/></td></tr>
<tr class="separator:gab54c4d024eec7747b7fdf2a90082ab54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1548ab3982c777016c42ae4a5666fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gab1548ab3982c777016c42ae4a5666fd6">XI2S_TX_AES_STS_SAMPLING_FREQ_Q_SHIFT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gab1548ab3982c777016c42ae4a5666fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling Frequency (1) bit shift.  <a href="#gab1548ab3982c777016c42ae4a5666fd6">More...</a><br/></td></tr>
<tr class="separator:gab1548ab3982c777016c42ae4a5666fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06846f7b8d66403d152212ba43f193d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga06846f7b8d66403d152212ba43f193d1">XI2S_TX_AES_STS_SAMPLING_FREQ_Q_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_SAMPLING_FREQ_Q_SHIFT)</td></tr>
<tr class="memdesc:ga06846f7b8d66403d152212ba43f193d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling Frequency (1) mask.  <a href="#ga06846f7b8d66403d152212ba43f193d1">More...</a><br/></td></tr>
<tr class="separator:ga06846f7b8d66403d152212ba43f193d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa41e86e16999bcb460a58866386e054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gafa41e86e16999bcb460a58866386e054">XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_SHIFT</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:gafa41e86e16999bcb460a58866386e054"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling Frequency scaling flag bit shift.  <a href="#gafa41e86e16999bcb460a58866386e054">More...</a><br/></td></tr>
<tr class="separator:gafa41e86e16999bcb460a58866386e054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50f0435d41fd0b486bb02013ece9bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gac50f0435d41fd0b486bb02013ece9bd1">XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gafa41e86e16999bcb460a58866386e054">XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_SHIFT</a>)</td></tr>
<tr class="memdesc:gac50f0435d41fd0b486bb02013ece9bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling Frequency scaling flag mask.  <a href="#gac50f0435d41fd0b486bb02013ece9bd1">More...</a><br/></td></tr>
<tr class="separator:gac50f0435d41fd0b486bb02013ece9bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f5065e192f127698ebd215693532d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga60f5065e192f127698ebd215693532d2">XI2S_TX_AES_STS_RSVD_BUT_UNDEF1_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga60f5065e192f127698ebd215693532d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved but undefined (1) bit shift.  <a href="#ga60f5065e192f127698ebd215693532d2">More...</a><br/></td></tr>
<tr class="separator:ga60f5065e192f127698ebd215693532d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2417522499255b6d277cf54940eb5873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga2417522499255b6d277cf54940eb5873">XI2S_TX_AES_STS_RSVD_BUT_UNDEF1_MASK</a>&#160;&#160;&#160;(0xFF &lt;&lt; XI2S_TX_AES_STS_RSVD_BUT_UNDEF1_SHIFT)</td></tr>
<tr class="memdesc:ga2417522499255b6d277cf54940eb5873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved but undefined (1) mask.  <a href="#ga2417522499255b6d277cf54940eb5873">More...</a><br/></td></tr>
<tr class="separator:ga2417522499255b6d277cf54940eb5873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0c030f77a5fcb8c4a947a095bebff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gadd0c030f77a5fcb8c4a947a095bebff3">XI2S_TX_AES_STS_ALPHANUM_CH_ORG_DATA_OFFSET</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gadd0c030f77a5fcb8c4a947a095bebff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alphanumeric channel origin data register(s) offset.  <a href="#gadd0c030f77a5fcb8c4a947a095bebff3">More...</a><br/></td></tr>
<tr class="separator:gadd0c030f77a5fcb8c4a947a095bebff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac420217f8cd0d4a9970399ae81cf01c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gac420217f8cd0d4a9970399ae81cf01c1">XI2S_TX_AES_STS_ALPHANUM_CH_DEST_DATA_OFFSET</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:gac420217f8cd0d4a9970399ae81cf01c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alphanumeric channel destination data bit shift.  <a href="#gac420217f8cd0d4a9970399ae81cf01c1">More...</a><br/></td></tr>
<tr class="separator:gac420217f8cd0d4a9970399ae81cf01c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f91a5fe07d9b303b311f3c578b4f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga77f91a5fe07d9b303b311f3c578b4f72">XI2S_TX_AES_STS_LOCAL_SAMPLE_ADDRCODE_OFFSET</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="memdesc:ga77f91a5fe07d9b303b311f3c578b4f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local sample address code register(s) offset.  <a href="#ga77f91a5fe07d9b303b311f3c578b4f72">More...</a><br/></td></tr>
<tr class="separator:ga77f91a5fe07d9b303b311f3c578b4f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20282a1477a1bd5c341d125779741b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga20282a1477a1bd5c341d125779741b53">XI2S_TX_AES_STS_TIMEOFDAY_SAMPLE_ADDRCODE_OFFSET</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="memdesc:ga20282a1477a1bd5c341d125779741b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time-of-day sample address code register(s) offset.  <a href="#ga20282a1477a1bd5c341d125779741b53">More...</a><br/></td></tr>
<tr class="separator:ga20282a1477a1bd5c341d125779741b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1424825d020d189367c1d66634b3c704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#ga1424825d020d189367c1d66634b3c704">XI2S_TX_AES_STS_RELIABLE_FLAGS_OFFSET</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="memdesc:ga1424825d020d189367c1d66634b3c704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reliability flags bit shift.  <a href="#ga1424825d020d189367c1d66634b3c704">More...</a><br/></td></tr>
<tr class="separator:ga1424825d020d189367c1d66634b3c704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5dd63d1443d92e1002b3a67cc6a1a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__1__0.html#gae5dd63d1443d92e1002b3a67cc6a1a84">XI2S_TX_AES_STS_CRC_CHAR_OFFSET</a>&#160;&#160;&#160;(23)</td></tr>
<tr class="memdesc:gae5dd63d1443d92e1002b3a67cc6a1a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cyclic redundancy check character bit shift.  <a href="#gae5dd63d1443d92e1002b3a67cc6a1a84">More...</a><br/></td></tr>
<tr class="separator:gae5dd63d1443d92e1002b3a67cc6a1a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gac420217f8cd0d4a9970399ae81cf01c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_ALPHANUM_CH_DEST_DATA_OFFSET&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alphanumeric channel destination data bit shift. </p>

</div>
</div>
<a class="anchor" id="gadd0c030f77a5fcb8c4a947a095bebff3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_ALPHANUM_CH_ORG_DATA_OFFSET&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alphanumeric channel origin data register(s) offset. </p>

</div>
</div>
<a class="anchor" id="ga36f5fabf2bf95db8602835cc95861fa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_MASK&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio signal pre-emphasis mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga78cc8bc6611969180c83c93f6a495896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_SHIFT&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio signal pre- emphasis bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8d727003a8e7cc47d0a7e45f506518e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_CH_MODE_MASK&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_CH_MODE_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mode mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e5272ba1cc19696a062a2261c7811d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_CH_MODE_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mode bit shift. </p>

</div>
</div>
<a class="anchor" id="gaa34fe37e7fabe3dbe32d1cb3978a7ab3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_CH_NUM0_MASK&#160;&#160;&#160;(0x7F &lt;&lt; XI2S_TX_AES_STS_CH_NUM0_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Number (0) mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ea48d72e9607d6d8d8056421054ee85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_CH_NUM0_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Number (0) bit shift. </p>

</div>
</div>
<a class="anchor" id="ga0b92225913f1d1397643d294b96a3e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_CH_NUM1_MASK&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_CH_NUM1_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Number (1) mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2119679a117b6557a57553bafb66fa8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_CH_NUM1_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Number (1) bit shift. </p>

</div>
</div>
<a class="anchor" id="gae5dd63d1443d92e1002b3a67cc6a1a84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_CRC_CHAR_OFFSET&#160;&#160;&#160;(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cyclic redundancy check character bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gac284c05fb5e7d7ad0f7c571cceb92c44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_MASK&#160;&#160;&#160;(0x3 &lt;&lt; XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Digital Reference Audio signal mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gac59f23705e781eb6d2375f7793e05847"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Digital Reference Audio signal bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga00224a5937919a23e18bac70be453341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_MASK&#160;&#160;&#160;(0x3 &lt;&lt; XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indication of Alignment level mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d1071669dd6047ca5c4ed69c9dc78a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_SHIFT&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indication of Alignment level bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga61af06e74f87b278b69a501a972e68e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_LINEAR_PCM_ID_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gaed277941e701357e05662d27cf26f8e4">XI2S_TX_AES_STS_LINEAR_PCM_ID_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear PCM Identification mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gaed277941e701357e05662d27cf26f8e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_LINEAR_PCM_ID_SHIFT&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear PCM Identification bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga77f91a5fe07d9b303b311f3c578b4f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_LOCAL_SAMPLE_ADDRCODE_OFFSET&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Local sample address code register(s) offset. </p>

</div>
</div>
<a class="anchor" id="ga6ad2f825b0dda934666fd0c8e66de95f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_LOCK_INDICATION_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gafa5b86b6aa7c49e9edc95ee095e99ae1">XI2S_TX_AES_STS_LOCK_INDICATION_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock indication mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gafa5b86b6aa7c49e9edc95ee095e99ae1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_LOCK_INDICATION_SHIFT&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock indication bit shift </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7444409e9557cb8d2fba5d04791cc90f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_MC_CH_MODE_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gaa6c85a34557271fafd80989c4d16c3fa">XI2S_TX_AES_STS_MC_CH_MODE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multichannel mode mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga60bdf4661314ff81890dd36a51203c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_MC_CH_MODE_NUM_MASK&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_MC_CH_MODE_NUM_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multichannel mode number mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gabc365c9d82d007f429dbc2c3175ba469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_MC_CH_MODE_NUM_SHIFT&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multichannel mode number bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6c85a34557271fafd80989c4d16c3fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_MC_CH_MODE_SHIFT&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multichannel mode bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1424825d020d189367c1d66634b3c704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_RELIABLE_FLAGS_OFFSET&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reliability flags bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gab54c4d024eec7747b7fdf2a90082ab54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#ga32a5c5c380f0add139e9973ca5509ea2">XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved but undefined (0) mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga32a5c5c380f0add139e9973ca5509ea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_SHIFT&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved but undefined (0) bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2417522499255b6d277cf54940eb5873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_RSVD_BUT_UNDEF1_MASK&#160;&#160;&#160;(0xFF &lt;&lt; XI2S_TX_AES_STS_RSVD_BUT_UNDEF1_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved but undefined (1) mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga60f5065e192f127698ebd215693532d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_RSVD_BUT_UNDEF1_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved but undefined (1) bit shift. </p>

</div>
</div>
<a class="anchor" id="ga7938a13abaa67d6d136feabbd6014b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SAMPLING_FREQ_E_MASK&#160;&#160;&#160;(0x3 &lt;&lt; XI2S_TX_AES_STS_SAMPLING_FREQ_E_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling Frequency 0 mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gaab03ab7ac0cf37ff3a8f57008ff6c8b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SAMPLING_FREQ_E_SHIFT&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling Frequency 0 bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga06846f7b8d66403d152212ba43f193d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SAMPLING_FREQ_Q_MASK&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_SAMPLING_FREQ_Q_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling Frequency (1) mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gab1548ab3982c777016c42ae4a5666fd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SAMPLING_FREQ_Q_SHIFT&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling Frequency (1) bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gac50f0435d41fd0b486bb02013ece9bd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gafa41e86e16999bcb460a58866386e054">XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling Frequency scaling flag mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gafa41e86e16999bcb460a58866386e054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_SHIFT&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling Frequency scaling flag bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeadd56e1eb2fe7f16e64d20f4cc658a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SRC_WORD_LENGTH_MASK&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_SRC_WORD_LENGTH_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Source word length mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga16fae1ae006e75519d45a4dc31e2aca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_SRC_WORD_LENGTH_SHIFT&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Source word length bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga20282a1477a1bd5c341d125779741b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_TIMEOFDAY_SAMPLE_ADDRCODE_OFFSET&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time-of-day sample address code register(s) offset. </p>

</div>
</div>
<a class="anchor" id="gaffd31964c7785f76f3c1e443e6f306dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_USE_OF_CH_STS_BLK_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__1__0.html#gacc72d75920ade372109d305286e1c5fb">XI2S_TX_AES_STS_USE_OF_CH_STS_BLK_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use of Channel Status Block mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc72d75920ade372109d305286e1c5fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_USE_OF_CH_STS_BLK_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use of Channel Status Block bit shift. </p>

</div>
</div>
<a class="anchor" id="ga2792e6c77cf3427d9ba40ecafc84781c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_USEOF_AUX_SMPL_BITS_MASK&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_AES_STS_USEOF_AUX_SMPL_BITS_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use of Auxiliary sample bits mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a09ffa618e6590c9e82f91a49b4f68c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_USEOF_AUX_SMPL_BITS_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use of auxiliary sample bits bit shift. </p>

</div>
</div>
<a class="anchor" id="ga4425bdbc5e0d0d757fb94635c60a6279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_USR_BITS_MGMT_MASK&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_AES_STS_USR_BITS_MGMT_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User Bits Management mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
<a class="anchor" id="gabb8e06582adcf37c20a9db80d9d22881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_STS_USR_BITS_MGMT_SHIFT&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User Bits Management bit shift. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
