// Library - 16nm_Tests, Cell - Martin32_Test, View - schematic
// LAST TIME SAVED: Apr 21 19:52:27 2015
// NETLIST TIME: Apr 21 19:52:47 2015
`timescale 1ps / 1ps 

module Martin32_Test ( Req, df, dt, sf, st, af, at, bf, bt, cf, ct );

output  Req, df, dt;

input  cf, ct;

output [31:0]  st;
output [31:0]  sf;

input [31:0]  at;
input [31:0]  bf;
input [31:0]  af;
input [31:0]  bt;

// Buses in the design

wire  [31:0]  stT;

wire  [31:0]  sfT;

wire  [31:0]  sfBar;

wire  [31:0]  stBar;

wire  [31:0]  btT;

wire  [31:0]  bfT;

wire  [31:0]  atT;

wire  [31:0]  afT;

wire  [31:0]  btBar;

wire  [31:0]  bfBar;

wire  [31:0]  atBar;

wire  [31:0]  afBar;

// begin interface element definitions

wire dfBar;
wire ReqBar;
wire dtBar;
reg mixedNet99999;
reg mixedNet99995;
reg mixedNet99994;
reg mixedNet99989;
reg mixedNet99988;
reg mixedNet99985;
reg mixedNet99983;
reg mixedNet99982;
reg mixedNet99981;
reg mixedNet99977;
reg mixedNet99974;
reg mixedNet99971;
reg mixedNet99969;
reg mixedNet99964;
reg mixedNet99963;
reg mixedNet99962;
reg mixedNet99959;
reg mixedNet99957;
reg mixedNet99956;
reg mixedNet99955;
reg mixedNet99954;
reg mixedNet99951;
reg mixedNet99947;
reg mixedNet99945;
reg mixedNet99942;
reg mixedNet99941;
reg mixedNet99939;
reg mixedNet99933;
reg mixedNet99932;
reg mixedNet99910;
reg mixedNet99906;
reg mixedNet99904;
reg mixedNet99895;
reg mixedNet99892;
reg mixedNet99887;
reg mixedNet99886;
reg mixedNet99885;
reg mixedNet99882;
reg mixedNet99881;
reg mixedNet99880;
reg mixedNet99879;
reg mixedNet99877;
reg mixedNet99876;
reg mixedNet99875;
reg mixedNet99869;
reg mixedNet99866;
reg mixedNet99864;
reg mixedNet99856;
reg mixedNet99855;
reg mixedNet99851;
reg mixedNet99846;
reg mixedNet99845;
reg mixedNet99842;
reg mixedNet99839;
reg mixedNet99838;
reg mixedNet99837;
reg mixedNet99834;
reg mixedNet99833;
reg mixedNet99829;
reg mixedNet99825;
reg mixedNet99819;
reg mixedNet99816;
reg mixedNet99815;
reg mixedNet99814;
reg mixedNet99813;
reg mixedNet99810;
reg mixedNet99807;
assign stBar[15] = mixedNet99999;
assign stBar[26] = mixedNet99995;
assign stBar[25] = mixedNet99994;
assign sfBar[23] = mixedNet99989;
assign stBar[7] = mixedNet99988;
assign sfBar[7] = mixedNet99985;
assign sfBar[4] = mixedNet99983;
assign stBar[12] = mixedNet99982;
assign sfBar[24] = mixedNet99981;
assign sfBar[6] = mixedNet99977;
assign sfBar[29] = mixedNet99974;
assign stBar[10] = mixedNet99971;
assign sfBar[5] = mixedNet99969;
assign sfBar[21] = mixedNet99964;
assign stBar[14] = mixedNet99963;
assign stBar[13] = mixedNet99962;
assign dfBar = mixedNet99959;
assign ReqBar = mixedNet99957;
assign stBar[28] = mixedNet99956;
assign stBar[29] = mixedNet99955;
assign sfBar[27] = mixedNet99954;
assign stBar[11] = mixedNet99951;
assign stBar[1] = mixedNet99947;
assign sfBar[17] = mixedNet99945;
assign sfBar[28] = mixedNet99942;
assign stBar[0] = mixedNet99941;
assign sfBar[31] = mixedNet99939;
assign sfBar[20] = mixedNet99933;
assign sfBar[19] = mixedNet99932;
assign sfBar[8] = mixedNet99910;
assign sfBar[30] = mixedNet99906;
assign stBar[24] = mixedNet99904;
assign sfBar[16] = mixedNet99895;
assign sfBar[22] = mixedNet99892;
assign dtBar = mixedNet99887;
assign stBar[23] = mixedNet99886;
assign sfBar[1] = mixedNet99885;
assign stBar[31] = mixedNet99882;
assign stBar[30] = mixedNet99881;
assign sfBar[15] = mixedNet99880;
assign sfBar[14] = mixedNet99879;
assign sfBar[18] = mixedNet99877;
assign sfBar[0] = mixedNet99876;
assign stBar[22] = mixedNet99875;
assign sfBar[3] = mixedNet99869;
assign stBar[18] = mixedNet99866;
assign stBar[17] = mixedNet99864;
assign stBar[16] = mixedNet99856;
assign sfBar[2] = mixedNet99855;
assign sfBar[11] = mixedNet99851;
assign stBar[6] = mixedNet99846;
assign sfBar[13] = mixedNet99845;
assign sfBar[10] = mixedNet99842;
assign stBar[5] = mixedNet99839;
assign stBar[4] = mixedNet99838;
assign stBar[3] = mixedNet99837;
assign sfBar[26] = mixedNet99834;
assign stBar[27] = mixedNet99833;
assign stBar[2] = mixedNet99829;
assign sfBar[25] = mixedNet99825;
assign sfBar[9] = mixedNet99819;
assign stBar[21] = mixedNet99816;
assign stBar[20] = mixedNet99815;
assign stBar[19] = mixedNet99814;
assign sfBar[12] = mixedNet99813;
assign stBar[9] = mixedNet99810;
assign stBar[8] = mixedNet99807;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "Martin32_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

