
j
Command: %s
53*	vivadotcl2B
.synth_design -top aula4 -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 234.508 ; gain = 98.770
2default:default
∆
synthesizing module '%s'638*oasys2
aula42default:default2\
FT:/Valdecir/Aula4/Aula4_ex1/Aula4_ex1.srcs/sources_1/new/Aula4_ex1.vhd2default:default2
152default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys2
aula42default:default2
12default:default2
12default:default2\
FT:/Valdecir/Aula4/Aula4_ex1/Aula4_ex1.srcs/sources_1/new/Aula4_ex1.vhd2default:default2
152default:default8@Z8-256
r
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[15]2default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[14]2default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[13]2default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[12]2default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[11]2default:defaultZ8-3331
r
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[10]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[9]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[8]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[7]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[6]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[5]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[4]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[3]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[2]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
led[1]2default:defaultZ8-3331
n
!design %s has unconnected port %s3331*oasys2
aula42default:default2
clk2default:defaultZ8-3331
v
!design %s has unconnected port %s3331*oasys2
aula42default:default2
btnCpuReset2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[15]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[14]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[13]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[12]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[11]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[10]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[9]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[8]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[7]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[6]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[5]2default:defaultZ8-3331
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 267.348 ; gain = 131.609
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
û
Parsing XDC File [%s]
179*designutils2h
TT:/Valdecir/Aula4/Aula4_ex1/Aula4_ex1.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-179
ß
Finished Parsing XDC File [%s]
178*designutils2h
TT:/Valdecir/Aula4/Aula4_ex1/Aula4_ex1.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 472.543 ; gain = 336.805
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 472.543 ; gain = 336.805
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 472.543 ; gain = 336.805
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
1
%s*synth2"
Module aula4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
n
!design %s has unconnected port %s3331*oasys2
aula42default:default2
clk2default:defaultZ8-3331
v
!design %s has unconnected port %s3331*oasys2
aula42default:default2
btnCpuReset2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[15]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[14]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[13]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[12]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[11]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[10]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[9]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[8]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[7]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[6]2default:defaultZ8-3331
p
!design %s has unconnected port %s3331*oasys2
aula42default:default2
sw[5]2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 542.102 ; gain = 406.363
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 562.723 ; gain = 426.984
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.723 ; gain = 426.984
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.723 ; gain = 426.984
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.922 ; gain = 427.184
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.922 ; gain = 427.184
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.922 ; gain = 427.184
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.922 ; gain = 427.184
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
:
%s*synth2+
+------+------+------+
2default:default
:
%s*synth2+
|      |Cell  |Count |
2default:default
:
%s*synth2+
+------+------+------+
2default:default
:
%s*synth2+
|1     |LUT5  |     1|
2default:default
:
%s*synth2+
|2     |IBUF  |     5|
2default:default
:
%s*synth2+
|3     |OBUF  |     1|
2default:default
:
%s*synth2+
|4     |OBUFT |    15|
2default:default
:
%s*synth2+
+------+------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|      |Instance |Module |Cells |
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|1     |top      |       |    22|
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.922 ; gain = 427.184
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 13 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 562.922 ; gain = 427.184
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
52default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
112default:default2
412default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:212default:default2
00:00:252default:default2
562.9222default:default2
381.7582default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 562.922 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Nov 09 21:39:26 20152default:defaultZ17-206