Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  8 18:19:46 2025
| Host         : LAPTOP-TSMU9UUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.695        0.000                      0                  396        0.051        0.000                      0                  396        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             3.695        0.000                      0                  396        0.051        0.000                      0                  396        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_2/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_2/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 2.888ns (46.031%)  route 3.386ns (53.969%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.866     5.628    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDSE (Prop_fdse_C_Q)         0.478     6.106 f  design_1_i/debouncer_2/U0/counter_reg[1]/Q
                         net (fo=3, routed)           0.948     7.054    design_1_i/debouncer_2/U0/counter_reg_n_0_[1]
    SLICE_X107Y54        LUT1 (Prop_lut1_I0_O)        0.295     7.349 r  design_1_i/debouncer_2/U0/counter[8]_i_10/O
                         net (fo=1, routed)           0.000     7.349    design_1_i/debouncer_2/U0/counter[8]_i_10_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.881 r  design_1_i/debouncer_2/U0/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.881    design_1_i/debouncer_2/U0/counter_reg[8]_i_2_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  design_1_i/debouncer_2/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    design_1_i/debouncer_2/U0/counter_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  design_1_i/debouncer_2/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.109    design_1_i/debouncer_2/U0/counter_reg[11]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  design_1_i/debouncer_2/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    design_1_i/debouncer_2/U0/counter_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  design_1_i/debouncer_2/U0/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    design_1_i/debouncer_2/U0/counter_reg[18]_i_1_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  design_1_i/debouncer_2/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    design_1_i/debouncer_2/U0/counter_reg[24]_i_1_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  design_1_i/debouncer_2/U0/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    design_1_i/debouncer_2/U0/counter_reg[28]_i_1_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.913 r  design_1_i/debouncer_2/U0/counter_reg[30]_i_3/O[1]
                         net (fo=2, routed)           1.351    10.265    design_1_i/debouncer_2/U0/add_ln46_fu_97_p2[30]
    SLICE_X106Y55        LUT4 (Prop_lut4_I2_O)        0.303    10.568 r  design_1_i/debouncer_2/U0/state[1]_i_10/O
                         net (fo=1, routed)           0.491    11.059    design_1_i/debouncer_2/U0/state[1]_i_10_n_0
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.124    11.183 f  design_1_i/debouncer_2/U0/state[1]_i_3/O
                         net (fo=2, routed)           0.596    11.778    design_1_i/debouncer_2/U0/state[1]_i_3_n_0
    SLICE_X106Y56        LUT6 (Prop_lut6_I2_O)        0.124    11.902 r  design_1_i/debouncer_2/U0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.902    design_1_i/debouncer_2/U0/state[0]_i_1_n_0
    SLICE_X106Y56        FDRE                                         r  design_1_i/debouncer_2/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.686    15.168    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X106Y56        FDRE                                         r  design_1_i/debouncer_2/U0/state_reg[0]/C
                         clock pessimism              0.435    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X106Y56        FDRE (Setup_fdre_C_D)        0.029    15.597    design_1_i/debouncer_2/U0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vending_machine_0/U0/s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 1.840ns (30.251%)  route 4.242ns (69.749%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.867     5.629    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X108Y50        FDRE                                         r  design_1_i/debouncer_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.518     6.147 f  design_1_i/debouncer_0/U0/state_reg[1]/Q
                         net (fo=21, routed)          0.860     7.007    design_1_i/debouncer_0/U0/state_reg_n_0_[1]
    SLICE_X108Y50        LUT2 (Prop_lut2_I0_O)        0.153     7.160 f  design_1_i/debouncer_0/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           1.041     8.201    design_1_i/pulse_generator_1/U0/input_r[0]
    SLICE_X105Y50        LUT2 (Prop_lut2_I0_O)        0.357     8.558 f  design_1_i/pulse_generator_1/U0/pulse[0]_INST_0/O
                         net (fo=8, routed)           0.834     9.392    design_1_i/vending_machine_0/U0/dime_in[0]
    SLICE_X105Y52        LUT5 (Prop_lut5_I0_O)        0.361     9.753 r  design_1_i/vending_machine_0/U0/s[3]_i_7/O
                         net (fo=1, routed)           0.888    10.641    design_1_i/vending_machine_0/U0/s[3]_i_7_n_0
    SLICE_X104Y52        LUT6 (Prop_lut6_I1_O)        0.327    10.968 r  design_1_i/vending_machine_0/U0/s[3]_i_2/O
                         net (fo=1, routed)           0.620    11.588    design_1_i/vending_machine_0/U0/s[3]_i_2_n_0
    SLICE_X105Y52        LUT6 (Prop_lut6_I1_O)        0.124    11.712 r  design_1_i/vending_machine_0/U0/s[3]_i_1/O
                         net (fo=1, routed)           0.000    11.712    design_1_i/vending_machine_0/U0/s[3]_i_1_n_0
    SLICE_X105Y52        FDRE                                         r  design_1_i/vending_machine_0/U0/s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613    15.095    design_1_i/vending_machine_0/U0/ap_clk
    SLICE_X105Y52        FDRE                                         r  design_1_i/vending_machine_0/U0/s_reg[3]/C
                         clock pessimism              0.394    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_D)        0.031    15.485    design_1_i/vending_machine_0/U0/s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_2/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_2/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 2.888ns (47.081%)  route 3.246ns (52.919%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.866     5.628    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56        FDSE (Prop_fdse_C_Q)         0.478     6.106 f  design_1_i/debouncer_2/U0/counter_reg[1]/Q
                         net (fo=3, routed)           0.948     7.054    design_1_i/debouncer_2/U0/counter_reg_n_0_[1]
    SLICE_X107Y54        LUT1 (Prop_lut1_I0_O)        0.295     7.349 r  design_1_i/debouncer_2/U0/counter[8]_i_10/O
                         net (fo=1, routed)           0.000     7.349    design_1_i/debouncer_2/U0/counter[8]_i_10_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.881 r  design_1_i/debouncer_2/U0/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.881    design_1_i/debouncer_2/U0/counter_reg[8]_i_2_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  design_1_i/debouncer_2/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    design_1_i/debouncer_2/U0/counter_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  design_1_i/debouncer_2/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.109    design_1_i/debouncer_2/U0/counter_reg[11]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  design_1_i/debouncer_2/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    design_1_i/debouncer_2/U0/counter_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  design_1_i/debouncer_2/U0/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    design_1_i/debouncer_2/U0/counter_reg[18]_i_1_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  design_1_i/debouncer_2/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    design_1_i/debouncer_2/U0/counter_reg[24]_i_1_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  design_1_i/debouncer_2/U0/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    design_1_i/debouncer_2/U0/counter_reg[28]_i_1_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.913 f  design_1_i/debouncer_2/U0/counter_reg[30]_i_3/O[1]
                         net (fo=2, routed)           1.351    10.265    design_1_i/debouncer_2/U0/add_ln46_fu_97_p2[30]
    SLICE_X106Y55        LUT4 (Prop_lut4_I2_O)        0.303    10.568 f  design_1_i/debouncer_2/U0/state[1]_i_10/O
                         net (fo=1, routed)           0.491    11.059    design_1_i/debouncer_2/U0/state[1]_i_10_n_0
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.124    11.183 r  design_1_i/debouncer_2/U0/state[1]_i_3/O
                         net (fo=2, routed)           0.456    11.638    design_1_i/debouncer_2/U0/state[1]_i_3_n_0
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.124    11.762 r  design_1_i/debouncer_2/U0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.762    design_1_i/debouncer_2/U0/state[1]_i_1_n_0
    SLICE_X106Y57        FDRE                                         r  design_1_i/debouncer_2/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.685    15.167    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X106Y57        FDRE                                         r  design_1_i/debouncer_2/U0/state_reg[1]/C
                         clock pessimism              0.435    15.602    
                         clock uncertainty           -0.035    15.567    
    SLICE_X106Y57        FDRE (Setup_fdre_C_D)        0.029    15.596    design_1_i/debouncer_2/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.291ns (23.282%)  route 4.254ns (76.718%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDSE (Prop_fdse_C_Q)         0.478     6.029 r  design_1_i/debouncer_1/U0/counter_reg[19]/Q
                         net (fo=3, routed)           0.724     6.753    design_1_i/debouncer_1/U0/counter_reg_n_0_[19]
    SLICE_X102Y52        LUT4 (Prop_lut4_I0_O)        0.295     7.048 r  design_1_i/debouncer_1/U0/counter[30]_i_13/O
                         net (fo=1, routed)           0.308     7.356    design_1_i/debouncer_1/U0/counter[30]_i_13_n_0
    SLICE_X102Y54        LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  design_1_i/debouncer_1/U0/counter[30]_i_12/O
                         net (fo=1, routed)           0.572     8.052    design_1_i/debouncer_1/U0/counter[30]_i_12_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.176 r  design_1_i/debouncer_1/U0/counter[30]_i_9/O
                         net (fo=1, routed)           0.298     8.474    design_1_i/debouncer_1/U0/counter[30]_i_9_n_0
    SLICE_X105Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.598 r  design_1_i/debouncer_1/U0/counter[30]_i_4/O
                         net (fo=4, routed)           1.341     9.938    design_1_i/debouncer_1/U0/counter[30]_i_4_n_0
    SLICE_X102Y53        LUT4 (Prop_lut4_I0_O)        0.146    10.084 r  design_1_i/debouncer_1/U0/counter[30]_i_2/O
                         net (fo=17, routed)          1.012    11.097    design_1_i/debouncer_1/U0/ap_condition_34
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.623    15.106    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[7]/C
                         clock pessimism              0.280    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X103Y49        FDRE (Setup_fdre_C_CE)      -0.409    14.941    design_1_i/debouncer_1/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.291ns (23.282%)  route 4.254ns (76.718%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDSE (Prop_fdse_C_Q)         0.478     6.029 r  design_1_i/debouncer_1/U0/counter_reg[19]/Q
                         net (fo=3, routed)           0.724     6.753    design_1_i/debouncer_1/U0/counter_reg_n_0_[19]
    SLICE_X102Y52        LUT4 (Prop_lut4_I0_O)        0.295     7.048 r  design_1_i/debouncer_1/U0/counter[30]_i_13/O
                         net (fo=1, routed)           0.308     7.356    design_1_i/debouncer_1/U0/counter[30]_i_13_n_0
    SLICE_X102Y54        LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  design_1_i/debouncer_1/U0/counter[30]_i_12/O
                         net (fo=1, routed)           0.572     8.052    design_1_i/debouncer_1/U0/counter[30]_i_12_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.176 r  design_1_i/debouncer_1/U0/counter[30]_i_9/O
                         net (fo=1, routed)           0.298     8.474    design_1_i/debouncer_1/U0/counter[30]_i_9_n_0
    SLICE_X105Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.598 r  design_1_i/debouncer_1/U0/counter[30]_i_4/O
                         net (fo=4, routed)           1.341     9.938    design_1_i/debouncer_1/U0/counter[30]_i_4_n_0
    SLICE_X102Y53        LUT4 (Prop_lut4_I0_O)        0.146    10.084 r  design_1_i/debouncer_1/U0/counter[30]_i_2/O
                         net (fo=17, routed)          1.012    11.097    design_1_i/debouncer_1/U0/ap_condition_34
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.623    15.106    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[8]/C
                         clock pessimism              0.280    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X103Y49        FDRE (Setup_fdre_C_CE)      -0.409    14.941    design_1_i/debouncer_1/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 2.888ns (49.134%)  route 2.990ns (50.866%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y51        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDSE (Prop_fdse_C_Q)         0.478     6.029 f  design_1_i/debouncer_1/U0/counter_reg[1]/Q
                         net (fo=3, routed)           0.961     6.990    design_1_i/debouncer_1/U0/counter_reg_n_0_[1]
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.295     7.285 r  design_1_i/debouncer_1/U0/counter[8]_i_10/O
                         net (fo=1, routed)           0.000     7.285    design_1_i/debouncer_1/U0/counter[8]_i_10_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.817 r  design_1_i/debouncer_1/U0/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/debouncer_1/U0/counter_reg[8]_i_2_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  design_1_i/debouncer_1/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.932    design_1_i/debouncer_1/U0/counter_reg[8]_i_1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  design_1_i/debouncer_1/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.046    design_1_i/debouncer_1/U0/counter_reg[11]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  design_1_i/debouncer_1/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.160    design_1_i/debouncer_1/U0/counter_reg[16]_i_1_n_0
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  design_1_i/debouncer_1/U0/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.274    design_1_i/debouncer_1/U0/counter_reg[18]_i_1_n_0
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  design_1_i/debouncer_1/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.388    design_1_i/debouncer_1/U0/counter_reg[24]_i_1_n_0
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  design_1_i/debouncer_1/U0/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/debouncer_1/U0/counter_reg[28]_i_1_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.850 f  design_1_i/debouncer_1/U0/counter_reg[30]_i_3/O[1]
                         net (fo=2, routed)           1.015     9.865    design_1_i/debouncer_1/U0/add_ln46_fu_97_p2[30]
    SLICE_X102Y49        LUT4 (Prop_lut4_I2_O)        0.303    10.168 f  design_1_i/debouncer_1/U0/state[1]_i_10/O
                         net (fo=1, routed)           0.572    10.740    design_1_i/debouncer_1/U0/state[1]_i_10_n_0
    SLICE_X102Y53        LUT6 (Prop_lut6_I2_O)        0.124    10.864 r  design_1_i/debouncer_1/U0/state[1]_i_3/O
                         net (fo=2, routed)           0.442    11.305    design_1_i/debouncer_1/U0/state[1]_i_3_n_0
    SLICE_X104Y53        LUT6 (Prop_lut6_I2_O)        0.124    11.429 r  design_1_i/debouncer_1/U0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.429    design_1_i/debouncer_1/U0/state[1]_i_1_n_0
    SLICE_X104Y53        FDRE                                         r  design_1_i/debouncer_1/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.612    15.094    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X104Y53        FDRE                                         r  design_1_i/debouncer_1/U0/state_reg[1]/C
                         clock pessimism              0.394    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)        0.081    15.534    design_1_i/debouncer_1/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.888ns (49.226%)  route 2.979ns (50.774%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y51        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDSE (Prop_fdse_C_Q)         0.478     6.029 f  design_1_i/debouncer_1/U0/counter_reg[1]/Q
                         net (fo=3, routed)           0.961     6.990    design_1_i/debouncer_1/U0/counter_reg_n_0_[1]
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.295     7.285 r  design_1_i/debouncer_1/U0/counter[8]_i_10/O
                         net (fo=1, routed)           0.000     7.285    design_1_i/debouncer_1/U0/counter[8]_i_10_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.817 r  design_1_i/debouncer_1/U0/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/debouncer_1/U0/counter_reg[8]_i_2_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  design_1_i/debouncer_1/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.932    design_1_i/debouncer_1/U0/counter_reg[8]_i_1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  design_1_i/debouncer_1/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.046    design_1_i/debouncer_1/U0/counter_reg[11]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  design_1_i/debouncer_1/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.160    design_1_i/debouncer_1/U0/counter_reg[16]_i_1_n_0
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  design_1_i/debouncer_1/U0/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.274    design_1_i/debouncer_1/U0/counter_reg[18]_i_1_n_0
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  design_1_i/debouncer_1/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.388    design_1_i/debouncer_1/U0/counter_reg[24]_i_1_n_0
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  design_1_i/debouncer_1/U0/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/debouncer_1/U0/counter_reg[28]_i_1_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.850 r  design_1_i/debouncer_1/U0/counter_reg[30]_i_3/O[1]
                         net (fo=2, routed)           1.015     9.865    design_1_i/debouncer_1/U0/add_ln46_fu_97_p2[30]
    SLICE_X102Y49        LUT4 (Prop_lut4_I2_O)        0.303    10.168 r  design_1_i/debouncer_1/U0/state[1]_i_10/O
                         net (fo=1, routed)           0.572    10.740    design_1_i/debouncer_1/U0/state[1]_i_10_n_0
    SLICE_X102Y53        LUT6 (Prop_lut6_I2_O)        0.124    10.864 f  design_1_i/debouncer_1/U0/state[1]_i_3/O
                         net (fo=2, routed)           0.431    11.294    design_1_i/debouncer_1/U0/state[1]_i_3_n_0
    SLICE_X104Y53        LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  design_1_i/debouncer_1/U0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.418    design_1_i/debouncer_1/U0/state[0]_i_1_n_0
    SLICE_X104Y53        FDRE                                         r  design_1_i/debouncer_1/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.612    15.094    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X104Y53        FDRE                                         r  design_1_i/debouncer_1/U0/state_reg[0]/C
                         clock pessimism              0.394    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)        0.077    15.530    design_1_i/debouncer_1/U0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.291ns (23.974%)  route 4.094ns (76.026%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDSE (Prop_fdse_C_Q)         0.478     6.029 r  design_1_i/debouncer_1/U0/counter_reg[19]/Q
                         net (fo=3, routed)           0.724     6.753    design_1_i/debouncer_1/U0/counter_reg_n_0_[19]
    SLICE_X102Y52        LUT4 (Prop_lut4_I0_O)        0.295     7.048 r  design_1_i/debouncer_1/U0/counter[30]_i_13/O
                         net (fo=1, routed)           0.308     7.356    design_1_i/debouncer_1/U0/counter[30]_i_13_n_0
    SLICE_X102Y54        LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  design_1_i/debouncer_1/U0/counter[30]_i_12/O
                         net (fo=1, routed)           0.572     8.052    design_1_i/debouncer_1/U0/counter[30]_i_12_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.176 r  design_1_i/debouncer_1/U0/counter[30]_i_9/O
                         net (fo=1, routed)           0.298     8.474    design_1_i/debouncer_1/U0/counter[30]_i_9_n_0
    SLICE_X105Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.598 r  design_1_i/debouncer_1/U0/counter[30]_i_4/O
                         net (fo=4, routed)           1.341     9.938    design_1_i/debouncer_1/U0/counter[30]_i_4_n_0
    SLICE_X102Y53        LUT4 (Prop_lut4_I0_O)        0.146    10.084 r  design_1_i/debouncer_1/U0/counter[30]_i_2/O
                         net (fo=17, routed)          0.852    10.936    design_1_i/debouncer_1/U0/ap_condition_34
    SLICE_X103Y50        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613    15.095    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X103Y50        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[11]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X103Y50        FDRE (Setup_fdre_C_CE)      -0.409    15.082    design_1_i/debouncer_1/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.291ns (24.568%)  route 3.964ns (75.432%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDSE (Prop_fdse_C_Q)         0.478     6.029 r  design_1_i/debouncer_1/U0/counter_reg[19]/Q
                         net (fo=3, routed)           0.724     6.753    design_1_i/debouncer_1/U0/counter_reg_n_0_[19]
    SLICE_X102Y52        LUT4 (Prop_lut4_I0_O)        0.295     7.048 r  design_1_i/debouncer_1/U0/counter[30]_i_13/O
                         net (fo=1, routed)           0.308     7.356    design_1_i/debouncer_1/U0/counter[30]_i_13_n_0
    SLICE_X102Y54        LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  design_1_i/debouncer_1/U0/counter[30]_i_12/O
                         net (fo=1, routed)           0.572     8.052    design_1_i/debouncer_1/U0/counter[30]_i_12_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.176 r  design_1_i/debouncer_1/U0/counter[30]_i_9/O
                         net (fo=1, routed)           0.298     8.474    design_1_i/debouncer_1/U0/counter[30]_i_9_n_0
    SLICE_X105Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.598 r  design_1_i/debouncer_1/U0/counter[30]_i_4/O
                         net (fo=4, routed)           1.341     9.938    design_1_i/debouncer_1/U0/counter[30]_i_4_n_0
    SLICE_X102Y53        LUT4 (Prop_lut4_I0_O)        0.146    10.084 r  design_1_i/debouncer_1/U0/counter[30]_i_2/O
                         net (fo=17, routed)          0.722    10.806    design_1_i/debouncer_1/U0/ap_condition_34
    SLICE_X103Y51        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613    15.095    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[13]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X103Y51        FDRE (Setup_fdre_C_CE)      -0.409    15.082    design_1_i/debouncer_1/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.291ns (24.568%)  route 3.964ns (75.432%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDSE (Prop_fdse_C_Q)         0.478     6.029 r  design_1_i/debouncer_1/U0/counter_reg[19]/Q
                         net (fo=3, routed)           0.724     6.753    design_1_i/debouncer_1/U0/counter_reg_n_0_[19]
    SLICE_X102Y52        LUT4 (Prop_lut4_I0_O)        0.295     7.048 r  design_1_i/debouncer_1/U0/counter[30]_i_13/O
                         net (fo=1, routed)           0.308     7.356    design_1_i/debouncer_1/U0/counter[30]_i_13_n_0
    SLICE_X102Y54        LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  design_1_i/debouncer_1/U0/counter[30]_i_12/O
                         net (fo=1, routed)           0.572     8.052    design_1_i/debouncer_1/U0/counter[30]_i_12_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.176 r  design_1_i/debouncer_1/U0/counter[30]_i_9/O
                         net (fo=1, routed)           0.298     8.474    design_1_i/debouncer_1/U0/counter[30]_i_9_n_0
    SLICE_X105Y51        LUT6 (Prop_lut6_I5_O)        0.124     8.598 r  design_1_i/debouncer_1/U0/counter[30]_i_4/O
                         net (fo=4, routed)           1.341     9.938    design_1_i/debouncer_1/U0/counter[30]_i_4_n_0
    SLICE_X102Y53        LUT4 (Prop_lut4_I0_O)        0.146    10.084 r  design_1_i/debouncer_1/U0/counter[30]_i_2/O
                         net (fo=17, routed)          0.722    10.806    design_1_i/debouncer_1/U0/ap_condition_34
    SLICE_X103Y51        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613    15.095    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[14]/C
                         clock pessimism              0.431    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X103Y51        FDRE (Setup_fdre_C_CE)      -0.409    15.082    design_1_i/debouncer_1/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  4.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.351ns (83.265%)  route 0.071ns (16.735%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.640     1.587    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y48        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  design_1_i/debouncer_0/U0/counter_reg[7]/Q
                         net (fo=3, routed)           0.070     1.798    design_1_i/debouncer_0/U0/counter_reg_n_0_[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.915 r  design_1_i/debouncer_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    design_1_i/debouncer_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  design_1_i/debouncer_0/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    design_1_i/debouncer_0/U0/counter_reg[11]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.008 r  design_1_i/debouncer_0/U0/counter_reg[16]_i_1/O[0]
                         net (fo=2, routed)           0.000     2.008    design_1_i/debouncer_0/U0/add_ln46_fu_97_p2[13]
    SLICE_X106Y50        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.908     2.102    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[13]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.102     1.957    design_1_i/debouncer_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.387ns (84.582%)  route 0.071ns (15.418%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.640     1.587    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y48        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  design_1_i/debouncer_0/U0/counter_reg[7]/Q
                         net (fo=3, routed)           0.070     1.798    design_1_i/debouncer_0/U0/counter_reg_n_0_[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.915 r  design_1_i/debouncer_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    design_1_i/debouncer_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  design_1_i/debouncer_0/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    design_1_i/debouncer_0/U0/counter_reg[11]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.044 r  design_1_i/debouncer_0/U0/counter_reg[16]_i_1/O[1]
                         net (fo=2, routed)           0.000     2.044    design_1_i/debouncer_0/U0/add_ln46_fu_97_p2[14]
    SLICE_X106Y50        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.908     2.102    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[14]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.102     1.957    design_1_i/debouncer_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.387ns (84.582%)  route 0.071ns (15.418%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.640     1.587    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y48        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  design_1_i/debouncer_0/U0/counter_reg[7]/Q
                         net (fo=3, routed)           0.070     1.798    design_1_i/debouncer_0/U0/counter_reg_n_0_[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.915 r  design_1_i/debouncer_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    design_1_i/debouncer_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  design_1_i/debouncer_0/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    design_1_i/debouncer_0/U0/counter_reg[11]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.044 r  design_1_i/debouncer_0/U0/counter_reg[16]_i_1/O[3]
                         net (fo=2, routed)           0.000     2.044    design_1_i/debouncer_0/U0/add_ln46_fu_97_p2[16]
    SLICE_X106Y50        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.908     2.102    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[16]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.102     1.957    design_1_i/debouncer_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.390ns (84.682%)  route 0.071ns (15.318%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.640     1.587    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y48        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  design_1_i/debouncer_0/U0/counter_reg[7]/Q
                         net (fo=3, routed)           0.070     1.798    design_1_i/debouncer_0/U0/counter_reg_n_0_[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.915 r  design_1_i/debouncer_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    design_1_i/debouncer_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  design_1_i/debouncer_0/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    design_1_i/debouncer_0/U0/counter_reg[11]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.993 r  design_1_i/debouncer_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    design_1_i/debouncer_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  design_1_i/debouncer_0/U0/counter_reg[18]_i_1/O[0]
                         net (fo=2, routed)           0.000     2.047    design_1_i/debouncer_0/U0/add_ln46_fu_97_p2[17]
    SLICE_X106Y51        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.908     2.102    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[17]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.102     1.957    design_1_i/debouncer_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.207ns (39.684%)  route 0.315ns (60.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.638     1.585    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X108Y50        FDRE                                         r  design_1_i/debouncer_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  design_1_i/debouncer_0/U0/state_reg[0]/Q
                         net (fo=21, routed)          0.315     2.064    design_1_i/debouncer_0/U0/state_reg_n_0_[0]
    SLICE_X108Y49        LUT4 (Prop_lut4_I3_O)        0.043     2.107 r  design_1_i/debouncer_0/U0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/debouncer_0/U0/counter[9]_i_1_n_0
    SLICE_X108Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.911     2.105    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X108Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[9]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X108Y49        FDSE (Hold_fdse_C_D)         0.131     1.989    design_1_i/debouncer_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.426ns (85.793%)  route 0.071ns (14.207%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.640     1.587    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y48        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  design_1_i/debouncer_0/U0/counter_reg[7]/Q
                         net (fo=3, routed)           0.070     1.798    design_1_i/debouncer_0/U0/counter_reg_n_0_[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.915 r  design_1_i/debouncer_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    design_1_i/debouncer_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  design_1_i/debouncer_0/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    design_1_i/debouncer_0/U0/counter_reg[11]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.993 r  design_1_i/debouncer_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    design_1_i/debouncer_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.083 r  design_1_i/debouncer_0/U0/counter_reg[18]_i_1/O[1]
                         net (fo=2, routed)           0.000     2.083    design_1_i/debouncer_0/U0/add_ln46_fu_97_p2[18]
    SLICE_X106Y51        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.908     2.102    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[18]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.102     1.957    design_1_i/debouncer_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.429ns (85.878%)  route 0.071ns (14.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.640     1.587    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y48        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  design_1_i/debouncer_0/U0/counter_reg[7]/Q
                         net (fo=3, routed)           0.070     1.798    design_1_i/debouncer_0/U0/counter_reg_n_0_[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.915 r  design_1_i/debouncer_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    design_1_i/debouncer_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  design_1_i/debouncer_0/U0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    design_1_i/debouncer_0/U0/counter_reg[11]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.993 r  design_1_i/debouncer_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    design_1_i/debouncer_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.032 r  design_1_i/debouncer_0/U0/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/debouncer_0/U0/counter_reg[18]_i_1_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.086 r  design_1_i/debouncer_0/U0/counter_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.000     2.086    design_1_i/debouncer_0/U0/add_ln46_fu_97_p2[21]
    SLICE_X106Y52        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.908     2.102    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  design_1_i/debouncer_0/U0/counter_reg[21]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y52        FDRE (Hold_fdre_C_D)         0.102     1.957    design_1_i/debouncer_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.914%)  route 0.315ns (60.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.638     1.585    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X108Y50        FDRE                                         r  design_1_i/debouncer_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  design_1_i/debouncer_0/U0/state_reg[0]/Q
                         net (fo=21, routed)          0.315     2.064    design_1_i/debouncer_0/U0/state_reg_n_0_[0]
    SLICE_X108Y49        LUT4 (Prop_lut4_I3_O)        0.045     2.109 r  design_1_i/debouncer_0/U0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.109    design_1_i/debouncer_0/U0/counter[6]_i_1_n_0
    SLICE_X108Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.911     2.105    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X108Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[6]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X108Y49        FDSE (Hold_fdse_C_D)         0.120     1.978    design_1_i/debouncer_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.310ns (60.915%)  route 0.199ns (39.085%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.611     1.558    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y50        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDSE (Prop_fdse_C_Q)         0.164     1.722 r  design_1_i/debouncer_1/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.199     1.921    design_1_i/debouncer_1/U0/counter_reg_n_0_[6]
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.067 r  design_1_i/debouncer_1/U0/counter_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000     2.067    design_1_i/debouncer_1/U0/add_ln46_fu_97_p2[7]
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.883     2.077    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[7]/C
                         clock pessimism             -0.247     1.830    
    SLICE_X103Y49        FDRE (Hold_fdre_C_D)         0.102     1.932    design_1_i/debouncer_1/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/debouncer_1/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_1/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.331ns (62.464%)  route 0.199ns (37.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.611     1.558    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y50        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDSE (Prop_fdse_C_Q)         0.164     1.722 r  design_1_i/debouncer_1/U0/counter_reg[6]/Q
                         net (fo=3, routed)           0.199     1.921    design_1_i/debouncer_1/U0/counter_reg_n_0_[6]
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.088 r  design_1_i/debouncer_1/U0/counter_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000     2.088    design_1_i/debouncer_1/U0/add_ln46_fu_97_p2[8]
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.883     2.077    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X103Y49        FDRE                                         r  design_1_i/debouncer_1/U0/counter_reg[8]/C
                         clock pessimism             -0.247     1.830    
    SLICE_X103Y49        FDRE (Hold_fdre_C_D)         0.102     1.932    design_1_i/debouncer_1/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X107Y48  design_1_i/debouncer_0/U0/counter_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y49  design_1_i/debouncer_0/U0/counter_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y50  design_1_i/debouncer_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y50  design_1_i/debouncer_0/U0/counter_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X107Y50  design_1_i/debouncer_0/U0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y50  design_1_i/debouncer_0/U0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y51  design_1_i/debouncer_0/U0/counter_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y48  design_1_i/debouncer_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y48  design_1_i/debouncer_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y49  design_1_i/debouncer_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y49  design_1_i/debouncer_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y50  design_1_i/debouncer_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y50  design_1_i/debouncer_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y48  design_1_i/debouncer_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y48  design_1_i/debouncer_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y49  design_1_i/debouncer_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y49  design_1_i/debouncer_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  design_1_i/debouncer_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y50  design_1_i/debouncer_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y50  design_1_i/debouncer_0/U0/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 4.650ns (50.008%)  route 4.648ns (49.992%))
  Logic Levels:           4  (LUT2=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.866     5.628    design_1_i/debouncer_3/U0/ap_clk
    SLICE_X108Y54        FDRE                                         r  design_1_i/debouncer_3/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 f  design_1_i/debouncer_3/U0/state_reg[1]/Q
                         net (fo=21, routed)          0.800     6.946    design_1_i/debouncer_3/U0/state_reg_n_0_[1]
    SLICE_X109Y52        LUT2 (Prop_lut2_I0_O)        0.124     7.070 f  design_1_i/debouncer_3/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           0.482     7.552    design_1_i/pulse_generator_3/U0/input_r[0]
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.124     7.676 f  design_1_i/pulse_generator_3/U0/pulse[0]_INST_0/O
                         net (fo=10, routed)          1.238     8.915    design_1_i/pulse_detector_0/U0/reset[0]
    SLICE_X105Y50        LUT4 (Prop_lut4_I3_O)        0.152     9.067 r  design_1_i/pulse_detector_0/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           2.128    11.195    LED3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.732    14.927 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    14.927    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.412ns (50.083%)  route 4.398ns (49.917%))
  Logic Levels:           4  (LUT2=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.866     5.628    design_1_i/debouncer_3/U0/ap_clk
    SLICE_X108Y54        FDRE                                         r  design_1_i/debouncer_3/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 f  design_1_i/debouncer_3/U0/state_reg[1]/Q
                         net (fo=21, routed)          0.800     6.946    design_1_i/debouncer_3/U0/state_reg_n_0_[1]
    SLICE_X109Y52        LUT2 (Prop_lut2_I0_O)        0.124     7.070 f  design_1_i/debouncer_3/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           0.482     7.552    design_1_i/pulse_generator_3/U0/input_r[0]
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.124     7.676 f  design_1_i/pulse_generator_3/U0/pulse[0]_INST_0/O
                         net (fo=10, routed)          1.013     8.690    design_1_i/pulse_detector_3/U0/reset[0]
    SLICE_X105Y50        LUT4 (Prop_lut4_I3_O)        0.124     8.814 r  design_1_i/pulse_detector_3/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           2.102    10.916    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    14.439 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    14.439    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_3/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 4.404ns (51.122%)  route 4.210ns (48.878%))
  Logic Levels:           4  (LUT2=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.866     5.628    design_1_i/debouncer_3/U0/ap_clk
    SLICE_X108Y54        FDRE                                         r  design_1_i/debouncer_3/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 f  design_1_i/debouncer_3/U0/state_reg[1]/Q
                         net (fo=21, routed)          0.800     6.946    design_1_i/debouncer_3/U0/state_reg_n_0_[1]
    SLICE_X109Y52        LUT2 (Prop_lut2_I0_O)        0.124     7.070 f  design_1_i/debouncer_3/U0/btn_out[0]_INST_0/O
                         net (fo=2, routed)           0.482     7.552    design_1_i/pulse_generator_3/U0/input_r[0]
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.124     7.676 f  design_1_i/pulse_generator_3/U0/pulse[0]_INST_0/O
                         net (fo=10, routed)          0.873     8.550    design_1_i/pulse_detector_2/U0/reset[0]
    SLICE_X104Y50        LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  design_1_i/pulse_detector_2/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           2.055    10.729    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    14.243 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    14.243    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vending_machine_0/U0/s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 4.533ns (55.177%)  route 3.682ns (44.823%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.789     5.551    design_1_i/vending_machine_0/U0/ap_clk
    SLICE_X104Y52        FDRE                                         r  design_1_i/vending_machine_0/U0/s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.518     6.069 r  design_1_i/vending_machine_0/U0/s_reg[2]/Q
                         net (fo=14, routed)          1.243     7.312    design_1_i/vending_machine_0/U0/s[2]
    SLICE_X109Y50        LUT4 (Prop_lut4_I0_O)        0.152     7.464 r  design_1_i/vending_machine_0/U0/nickel_out[0]_INST_0/O
                         net (fo=3, routed)           0.578     8.043    design_1_i/pulse_detector_1/U0/pulse[0]
    SLICE_X110Y50        LUT4 (Prop_lut4_I0_O)        0.332     8.375 r  design_1_i/pulse_detector_1/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           1.861    10.236    LED2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    13.767 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    13.767    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pulse_detector_1/U0/output_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.418ns (71.301%)  route 0.571ns (28.699%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.639     1.586    design_1_i/pulse_detector_1/U0/ap_clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/pulse_detector_1/U0/output_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/pulse_detector_1/U0/output_pulse_reg[0]/Q
                         net (fo=2, routed)           0.173     1.900    design_1_i/pulse_detector_1/U0/output_pulse_reg_n_0_[0]
    SLICE_X110Y50        LUT4 (Prop_lut4_I2_O)        0.045     1.945 r  design_1_i/pulse_detector_1/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           0.398     2.343    LED2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.575 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     3.575    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pulse_detector_2/U0/output_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.424ns (67.247%)  route 0.693ns (32.753%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.611     1.558    design_1_i/pulse_detector_2/U0/ap_clk
    SLICE_X104Y50        FDRE                                         r  design_1_i/pulse_detector_2/U0/output_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  design_1_i/pulse_detector_2/U0/output_pulse_reg[0]/Q
                         net (fo=2, routed)           0.163     1.885    design_1_i/pulse_detector_2/U0/output_pulse_reg_n_0_[0]
    SLICE_X104Y50        LUT4 (Prop_lut4_I2_O)        0.045     1.930 r  design_1_i/pulse_detector_2/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           0.530     2.460    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.675 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.675    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pulse_detector_3/U0/previous_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.432ns (67.402%)  route 0.693ns (32.598%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.611     1.558    design_1_i/pulse_detector_3/U0/ap_clk
    SLICE_X104Y50        FDRE                                         r  design_1_i/pulse_detector_3/U0/previous_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.164     1.722 f  design_1_i/pulse_detector_3/U0/previous_pulse_reg[0]/Q
                         net (fo=2, routed)           0.143     1.865    design_1_i/pulse_detector_3/U0/previous_pulse
    SLICE_X105Y50        LUT4 (Prop_lut4_I1_O)        0.045     1.910 r  design_1_i/pulse_detector_3/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           0.549     2.460    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.683 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     3.683    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pulse_detector_0/U0/previous_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.482ns (67.954%)  route 0.699ns (32.046%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.611     1.558    design_1_i/pulse_detector_0/U0/ap_clk
    SLICE_X105Y50        FDRE                                         r  design_1_i/pulse_detector_0/U0/previous_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y50        FDRE (Prop_fdre_C_Q)         0.141     1.699 f  design_1_i/pulse_detector_0/U0/previous_pulse_reg[0]/Q
                         net (fo=2, routed)           0.144     1.843    design_1_i/pulse_detector_0/U0/previous_pulse
    SLICE_X105Y50        LUT4 (Prop_lut4_I1_O)        0.048     1.891 r  design_1_i/pulse_detector_0/U0/out_r[0]_INST_0/O
                         net (fo=1, routed)           0.555     2.446    LED3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.293     3.738 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.613ns (32.317%)  route 3.379ns (67.683%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          1.478     2.937    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.091 r  design_1_i/debouncer_0/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.901     4.993    design_1_i/debouncer_0/U0/ap_condition_56
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.698     5.181    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.613ns (32.317%)  route 3.379ns (67.683%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          1.478     2.937    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.091 r  design_1_i/debouncer_0/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.901     4.993    design_1_i/debouncer_0/U0/ap_condition_56
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.698     5.181    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.613ns (32.317%)  route 3.379ns (67.683%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          1.478     2.937    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.091 r  design_1_i/debouncer_0/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.901     4.993    design_1_i/debouncer_0/U0/ap_condition_56
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.698     5.181    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.613ns (32.317%)  route 3.379ns (67.683%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          1.478     2.937    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.091 r  design_1_i/debouncer_0/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.901     4.993    design_1_i/debouncer_0/U0/ap_condition_56
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.698     5.181    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.613ns (32.317%)  route 3.379ns (67.683%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          1.478     2.937    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.091 r  design_1_i/debouncer_0/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.901     4.993    design_1_i/debouncer_0/U0/ap_condition_56
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.698     5.181    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.613ns (32.317%)  route 3.379ns (67.683%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          1.478     2.937    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.091 r  design_1_i/debouncer_0/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.901     4.993    design_1_i/debouncer_0/U0/ap_condition_56
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.698     5.181    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y48        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.645ns (33.559%)  route 3.256ns (66.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  BTNL_IBUF_inst/O
                         net (fo=20, routed)          2.189     3.680    design_1_i/debouncer_1/U0/btn_in[0]
    SLICE_X105Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.834 r  design_1_i/debouncer_1/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.067     4.901    design_1_i/debouncer_1/U0/ap_condition_56
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.095    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[15]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.645ns (33.559%)  route 3.256ns (66.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  BTNL_IBUF_inst/O
                         net (fo=20, routed)          2.189     3.680    design_1_i/debouncer_1/U0/btn_in[0]
    SLICE_X105Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.834 r  design_1_i/debouncer_1/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.067     4.901    design_1_i/debouncer_1/U0/ap_condition_56
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.095    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[19]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.645ns (33.559%)  route 3.256ns (66.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  BTNL_IBUF_inst/O
                         net (fo=20, routed)          2.189     3.680    design_1_i/debouncer_1/U0/btn_in[0]
    SLICE_X105Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.834 r  design_1_i/debouncer_1/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.067     4.901    design_1_i/debouncer_1/U0/ap_condition_56
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.095    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            design_1_i/debouncer_1/U0/counter_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.645ns (33.559%)  route 3.256ns (66.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  BTNL_IBUF_inst/O
                         net (fo=20, routed)          2.189     3.680    design_1_i/debouncer_1/U0/btn_in[0]
    SLICE_X105Y50        LUT3 (Prop_lut3_I0_O)        0.154     3.834 r  design_1_i/debouncer_1/U0/counter[23]_i_1/O
                         net (fo=14, routed)          1.067     4.901    design_1_i/debouncer_1/U0/ap_condition_56
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.095    design_1_i/debouncer_1/U0/ap_clk
    SLICE_X102Y52        FDSE                                         r  design_1_i/debouncer_1/U0/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.261ns (35.652%)  route 0.471ns (64.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.471     0.688    design_1_i/debouncer_2/U0/btn_in[0]
    SLICE_X108Y56        LUT4 (Prop_lut4_I1_O)        0.045     0.733 r  design_1_i/debouncer_2/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.733    design_1_i/debouncer_2/U0/counter[10]_i_1_n_0
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.907     2.101    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.264ns (35.914%)  route 0.471ns (64.086%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.471     0.688    design_1_i/debouncer_2/U0/btn_in[0]
    SLICE_X108Y56        LUT4 (Prop_lut4_I1_O)        0.048     0.736 r  design_1_i/debouncer_2/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.736    design_1_i/debouncer_2/U0/counter[12]_i_1_n_0
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.907     2.101    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[12]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.261ns (34.467%)  route 0.497ns (65.533%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.497     0.713    design_1_i/debouncer_2/U0/btn_in[0]
    SLICE_X108Y56        LUT4 (Prop_lut4_I1_O)        0.045     0.758 r  design_1_i/debouncer_2/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.758    design_1_i/debouncer_2/U0/counter[0]_i_1_n_0
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.907     2.101    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/debouncer_3/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.286ns (37.645%)  route 0.473ns (62.355%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  BTND_IBUF_inst/O
                         net (fo=20, routed)          0.473     0.714    design_1_i/debouncer_3/U0/btn_in[0]
    SLICE_X110Y53        LUT4 (Prop_lut4_I1_O)        0.045     0.759 r  design_1_i/debouncer_3/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.759    design_1_i/debouncer_3/U0/counter[10]_i_1_n_0
    SLICE_X110Y53        FDSE                                         r  design_1_i/debouncer_3/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.910     2.104    design_1_i/debouncer_3/U0/ap_clk
    SLICE_X110Y53        FDSE                                         r  design_1_i/debouncer_3/U0/counter_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.264ns (34.725%)  route 0.497ns (65.275%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.497     0.713    design_1_i/debouncer_2/U0/btn_in[0]
    SLICE_X108Y56        LUT4 (Prop_lut4_I1_O)        0.048     0.761 r  design_1_i/debouncer_2/U0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.761    design_1_i/debouncer_2/U0/counter[1]_i_1_n_0
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.907     2.101    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/debouncer_3/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.289ns (37.891%)  route 0.473ns (62.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  BTND_IBUF_inst/O
                         net (fo=20, routed)          0.473     0.714    design_1_i/debouncer_3/U0/btn_in[0]
    SLICE_X110Y53        LUT4 (Prop_lut4_I1_O)        0.048     0.762 r  design_1_i/debouncer_3/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.762    design_1_i/debouncer_3/U0/counter[12]_i_1_n_0
    SLICE_X110Y53        FDSE                                         r  design_1_i/debouncer_3/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.910     2.104    design_1_i/debouncer_3/U0/ap_clk
    SLICE_X110Y53        FDSE                                         r  design_1_i/debouncer_3/U0/counter_reg[12]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.261ns (32.191%)  route 0.550ns (67.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.550     0.766    design_1_i/debouncer_2/U0/btn_in[0]
    SLICE_X108Y56        LUT4 (Prop_lut4_I1_O)        0.045     0.811 r  design_1_i/debouncer_2/U0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.811    design_1_i/debouncer_2/U0/counter[6]_i_1_n_0
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.907     2.101    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/debouncer_2/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.265ns (32.523%)  route 0.550ns (67.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.550     0.766    design_1_i/debouncer_2/U0/btn_in[0]
    SLICE_X108Y56        LUT4 (Prop_lut4_I1_O)        0.049     0.815 r  design_1_i/debouncer_2/U0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.815    design_1_i/debouncer_2/U0/counter[9]_i_1_n_0
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.907     2.101    design_1_i/debouncer_2/U0/ap_clk
    SLICE_X108Y56        FDSE                                         r  design_1_i/debouncer_2/U0/counter_reg[9]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.272ns (32.359%)  route 0.570ns (67.641%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          0.570     0.797    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.045     0.842 r  design_1_i/debouncer_0/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.842    design_1_i/debouncer_0/U0/counter[10]_i_1_n_0
    SLICE_X107Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.911     2.105    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[10]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            design_1_i/debouncer_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.273ns (32.440%)  route 0.570ns (67.560%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BTNR_IBUF_inst/O
                         net (fo=20, routed)          0.570     0.797    design_1_i/debouncer_0/U0/btn_in[0]
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.046     0.843 r  design_1_i/debouncer_0/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.843    design_1_i/debouncer_0/U0/counter[12]_i_1_n_0
    SLICE_X107Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.911     2.105    design_1_i/debouncer_0/U0/ap_clk
    SLICE_X107Y49        FDSE                                         r  design_1_i/debouncer_0/U0/counter_reg[12]/C





