# 感谢

* [verilog-simplealign](https://github.com/CENZONGJUN/verilog-simplealign)

* [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)