#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 24 13:37:05 2024
# Process ID: 8868
# Current directory: C:/Users/emanessam26/Desktop/verilog/lab5 report
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15012 C:\Users\emanessam26\Desktop\verilog\lab5 report\lab5.xpr
# Log file: C:/Users/emanessam26/Desktop/verilog/lab5 report/vivado.log
# Journal file: C:/Users/emanessam26/Desktop/verilog/lab5 report\vivado.jou
# Running On: CSE-P07-2168-47, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.xpr}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top question3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top q3testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/emanessam26/Desktop/verilog/lab5/lab5.srcs/utils_1/imports/synth_1/Question3.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/Users/emanessam26/Desktop/verilog/lab5/lab5.srcs/utils_1/imports/synth_1/Question3.dcp
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top question3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
