#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1e0bb60 .scope module, "inputconditioner" "inputconditioner" 2 8;
 .timescale 0 0;
P_0x1de25c8 .param/l "counterwidth" 2 17, +C4<011>;
P_0x1de25f0 .param/l "waittime" 2 18, +C4<011>;
v0x1e17e60_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1e35780_0 .var "conditioned", 0 0;
v0x1e35820_0 .var "counter", 2 0;
v0x1e358c0_0 .var "negativeedge", 0 0;
v0x1e35970_0 .net "noisysignal", 0 0, C4<z>; 0 drivers
v0x1e35a10_0 .var "positiveedge", 0 0;
v0x1e35af0_0 .var "synchronizer0", 0 0;
v0x1e35b90_0 .var "synchronizer1", 0 0;
E_0x1e0a520 .event posedge, v0x1e17e60_0;
S_0x1e19890 .scope module, "testshiftregister" "testshiftregister" 3 8;
 .timescale 0 0;
v0x1e363d0_0 .var "clk", 0 0;
v0x1e36470_0 .var "parallelDataIn", 7 0;
v0x1e36520_0 .net "parallelDataOut", 7 0, v0x1e35f70_0; 1 drivers
v0x1e365d0_0 .var "parallelLoad", 0 0;
v0x1e366b0_0 .var "peripheralClkEdge", 0 0;
v0x1e36760_0 .var "serialDataIn", 0 0;
v0x1e367e0_0 .net "serialDataOut", 0 0, v0x1e36240_0; 1 drivers
S_0x1e35c80 .scope module, "dut" "shiftregister" 3 19, 4 9, S_0x1e19890;
 .timescale 0 0;
P_0x1e35a98 .param/l "width" 4 10, +C4<01000>;
v0x1e35e10_0 .net "clk", 0 0, v0x1e363d0_0; 1 drivers
v0x1e35ed0_0 .net "parallelDataIn", 7 0, v0x1e36470_0; 1 drivers
v0x1e35f70_0 .var "parallelDataOut", 7 0;
v0x1e36010_0 .net "parallelLoad", 0 0, v0x1e365d0_0; 1 drivers
v0x1e360c0_0 .net "peripheralClkEdge", 0 0, v0x1e366b0_0; 1 drivers
v0x1e36160_0 .net "serialDataIn", 0 0, v0x1e36760_0; 1 drivers
v0x1e36240_0 .var "serialDataOut", 0 0;
v0x1e362e0_0 .var "shiftregistermem", 7 0;
E_0x1e35940 .event posedge, v0x1e35e10_0;
    .scope S_0x1e0bb60;
T_0 ;
    %set/v v0x1e35820_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x1e0bb60;
T_1 ;
    %set/v v0x1e35af0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1e0bb60;
T_2 ;
    %set/v v0x1e35b90_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1e0bb60;
T_3 ;
    %wait E_0x1e0a520;
    %load/v 8, v0x1e35780_0, 1;
    %load/v 9, v0x1e35b90_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_3.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e35820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e35a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e358c0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1e35820_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e35820_0, 0, 0;
    %load/v 8, v0x1e35b90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e35780_0, 0, 8;
    %load/v 8, v0x1e35b90_0, 1;
    %load/v 9, v0x1e35780_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e35a10_0, 0, 8;
    %load/v 8, v0x1e35b90_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1e35780_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e358c0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0x1e35820_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e35820_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %load/v 8, v0x1e35970_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e35af0_0, 0, 8;
    %load/v 8, v0x1e35af0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e35b90_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e35c80;
T_4 ;
    %wait E_0x1e35940;
    %load/v 8, v0x1e36010_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.0, 4;
    %load/v 8, v0x1e35ed0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1e362e0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1e360c0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.2, 4;
    %load/v 16, v0x1e36160_0, 1;
    %mov 8, 16, 1;
    %load/v 16, v0x1e362e0_0, 7; Select 7 out of 8 bits
    %mov 9, 16, 7;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1e362e0_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.4, 4;
    %load/x1p 8, v0x1e362e0_0, 1;
    %jmp T_4.5;
T_4.4 ;
    %mov 8, 2, 1;
T_4.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e36240_0, 0, 8;
    %load/v 8, v0x1e362e0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1e35f70_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e19890;
T_5 ;
    %set/v v0x1e363d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1e19890;
T_6 ;
    %delay 10, 0;
    %load/v 8, v0x1e363d0_0, 1;
    %inv 8, 1;
    %set/v v0x1e363d0_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e19890;
T_7 ;
    %vpi_call 3 31 "$display", "-------------------------";
    %vpi_call 3 32 "$display", "SHIFT REGISTER TEST CASES";
    %vpi_call 3 33 "$display", "-------------------------";
    %vpi_call 3 36 "$display", "peripheralClkEdge parallelLoad | parallelDataIn serialDataIn | parallelDataOut serialDataOut";
    %set/v v0x1e366b0_0, 1, 1;
    %set/v v0x1e365d0_0, 1, 1;
    %movi 8, 170, 8;
    %set/v v0x1e36470_0, 8, 8;
    %set/v v0x1e36760_0, 1, 1;
    %delay 50, 0;
    %vpi_call 3 38 "$display", " %b  %b  |  %b  %b  |  %b  %b ", v0x1e366b0_0, v0x1e365d0_0, v0x1e36470_0, v0x1e36760_0, v0x1e36520_0, v0x1e367e0_0;
    %vpi_call 3 41 "$display", "peripheralClkEdge parallelLoad | parallelDataIn serialDataIn | parallelDataOut serialDataOut";
    %delay 50, 0;
    %set/v v0x1e366b0_0, 1, 1;
    %set/v v0x1e365d0_0, 0, 1;
    %movi 8, 170, 8;
    %set/v v0x1e36470_0, 8, 8;
    %set/v v0x1e36760_0, 1, 1;
    %vpi_call 3 43 "$display", " %b  %b  |  %b  %b  |  %b  %b ", v0x1e366b0_0, v0x1e365d0_0, v0x1e36470_0, v0x1e36760_0, v0x1e36520_0, v0x1e367e0_0;
    %vpi_call 3 46 "$display", "peripheralClkEdge parallelLoad | parallelDataIn serialDataIn | parallelDataOut serialDataOut";
    %delay 50, 0;
    %set/v v0x1e366b0_0, 0, 1;
    %set/v v0x1e365d0_0, 1, 1;
    %movi 8, 170, 8;
    %set/v v0x1e36470_0, 8, 8;
    %set/v v0x1e36760_0, 1, 1;
    %vpi_call 3 48 "$display", " %b  %b  |  %b  %b  |  %b  %b ", v0x1e366b0_0, v0x1e365d0_0, v0x1e36470_0, v0x1e36760_0, v0x1e36520_0, v0x1e367e0_0;
    %vpi_call 3 50 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./inputconditioner.v";
    "shiftregister.t.v";
    "./shiftregister.v";
