<profile>

<section name = "Vitis HLS Report for 'load_graph'" level="0">
<item name = "Date">Thu Apr 15 01:23:21 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">398, 398, 3.980 us, 3.980 us, 398, 398, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_347_1">172, 172, 3, 1, 1, 171, yes</column>
<column name="- VITIS_LOOP_351_2_VITIS_LOOP_352_3">121, 121, 3, 1, 1, 120, yes</column>
<column name="- VITIS_LOOP_357_4">81, 81, 3, 1, 1, 80, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 136, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">7, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 313, -</column>
<column name="Register">-, -, 211, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="edge_attr_0_U">load_graph_edge_attr_0, 1, 0, 0, 0, 500, 32, 1, 16000</column>
<column name="edge_attr_1_U">load_graph_edge_attr_0, 1, 0, 0, 0, 500, 32, 1, 16000</column>
<column name="edge_attr_2_U">load_graph_edge_attr_0, 1, 0, 0, 0, 500, 32, 1, 16000</column>
<column name="node_feature_U">load_graph_node_feature, 4, 0, 0, 0, 1800, 32, 1, 57600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln347_fu_329_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln351_1_fu_366_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln351_fu_378_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln352_fu_406_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln357_fu_438_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln347_fu_335_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln351_fu_372_p2">icmp, 0, 0, 10, 7, 5</column>
<column name="icmp_ln352_fu_384_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln357_fu_444_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="select_ln351_1_fu_398_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln351_fu_390_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 26, 1, 26</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_e_phi_fu_278_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_i_1_phi_fu_300_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_i_phi_fu_255_p4">9, 2, 8, 16</column>
<column name="e_reg_274">9, 2, 6, 12</column>
<column name="i_1_reg_296">9, 2, 7, 14</column>
<column name="i_2_reg_285">9, 2, 2, 4</column>
<column name="i_reg_251">9, 2, 8, 16</column>
<column name="indvar_flatten_reg_263">9, 2, 7, 14</column>
<column name="m_axi_mem_ARADDR">20, 4, 64, 256</column>
<column name="m_axi_mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln347_reg_471">8, 0, 8, 0</column>
<column name="add_ln357_reg_528">7, 0, 7, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="e_reg_274">6, 0, 6, 0</column>
<column name="i_1_reg_296">7, 0, 7, 0</column>
<column name="i_1_reg_296_pp2_iter1_reg">7, 0, 7, 0</column>
<column name="i_2_reg_285">2, 0, 2, 0</column>
<column name="i_reg_251">8, 0, 8, 0</column>
<column name="i_reg_251_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="icmp_ln347_reg_476">1, 0, 1, 0</column>
<column name="icmp_ln347_reg_476_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln351_reg_496">1, 0, 1, 0</column>
<column name="icmp_ln357_reg_533">1, 0, 1, 0</column>
<column name="icmp_ln357_reg_533_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_263">7, 0, 7, 0</column>
<column name="mem_addr_1_read_reg_515">32, 0, 32, 0</column>
<column name="mem_addr_2_read_reg_537">32, 0, 32, 0</column>
<column name="mem_addr_read_reg_480">32, 0, 32, 0</column>
<column name="select_ln351_1_reg_504">6, 0, 6, 0</column>
<column name="select_ln351_1_reg_504_pp1_iter1_reg">6, 0, 6, 0</column>
<column name="select_ln351_reg_500">2, 0, 2, 0</column>
<column name="select_ln351_reg_500_pp1_iter1_reg">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="node_feature_in">in, 64, ap_none, node_feature_in, scalar</column>
<column name="edge_list_in">in, 64, ap_none, edge_list_in, scalar</column>
<column name="edge_attr_in">in, 64, ap_none, edge_attr_in, scalar</column>
<column name="edge_list_address1">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_we1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_d1">out, 32, ap_memory, edge_list, array</column>
</table>
</item>
</section>
</profile>
