// Seed: 1151943889
module module_0 (
    input  wand id_0,
    input  wand id_1,
    output tri  id_2,
    input  wire id_3
);
  wire id_5;
  wor  id_6 = {1 | 1{1 - 1}};
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    input wor id_3,
    inout wand id_4,
    input wor id_5,
    inout supply0 id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_4, id_0
  );
  wire id_9;
  always @(posedge id_6 or 1) begin
    id_1 <= id_4++;
  end
endmodule
