
*** Running vivado
    with args -log design_1_IMU_relay_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_IMU_relay_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Nov  5 23:54:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_IMU_relay_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 676.016 ; gain = 235.781
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/I2C_Reader_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/I2C_Reader_v1.0_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/IMU_relay_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_IMU_relay_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1409.352 ; gain = 492.254
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'IMU_relay_slave_stream_v1_0_S00_AXIS' with formal parameter declaration list [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_stream_v1_0_S00_AXIS.v:51]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'IMU_relay_slave_stream_v1_0_S00_AXIS' with formal parameter declaration list [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_stream_v1_0_S00_AXIS.v:53]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'IMU_relay_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_master_stream_v1_0_M00_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'IMU_relay_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'IMU_relay_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_master_stream_v1_0_M00_AXIS.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_IMU_relay_0_0' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_IMU_relay_0_0/synth/design_1_IMU_relay_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'IMU_relay' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMU_relay_slave_lite_v1_0_S00_AXI' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_lite_v1_0_S00_AXI.v:141]
INFO: [Synth 8-226] default block is never used [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_lite_v1_0_S00_AXI.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_lite_v1_0_S00_AXI.v:268]
INFO: [Synth 8-6155] done synthesizing module 'IMU_relay_slave_lite_v1_0_S00_AXI' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMU_relay_slave_stream_v1_0_S00_AXIS' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_stream_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'IMU_relay_slave_stream_v1_0_S00_AXIS' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_slave_stream_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMU_relay_master_stream_v1_0_M00_AXIS' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_master_stream_v1_0_M00_AXIS.v:106]
INFO: [Synth 8-6155] done synthesizing module 'IMU_relay_master_stream_v1_0_M00_AXIS' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'IMU_relay' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/e510/hdl/IMU_relay.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IMU_relay_0_0' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_IMU_relay_0_0/synth/design_1_IMU_relay_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[4].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[5].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[6].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[7].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[63] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[62] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[61] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[60] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[59] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[58] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[57] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[56] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[55] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[54] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[53] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[52] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[51] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[50] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[49] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[48] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[47] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[46] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[45] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[44] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[43] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[42] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[41] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[40] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[39] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[38] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[37] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[36] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[35] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[34] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[33] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[32] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[7] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[6] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[5] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[4] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[3] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[2] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[1] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[0] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[7] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[6] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[5] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[4] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module IMU_relay_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module IMU_relay_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module IMU_relay_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module IMU_relay_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module IMU_relay_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module IMU_relay_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module IMU_relay_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1526.461 ; gain = 609.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1526.461 ; gain = 609.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1526.461 ; gain = 609.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1526.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1610.973 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1610.973 ; gain = 693.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1610.973 ; gain = 693.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1610.973 ; gain = 693.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'IMU_relay_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'IMU_relay_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'IMU_relay_master_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'IMU_relay_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'IMU_relay_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'IMU_relay_master_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1610.973 ; gain = 693.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_IMU_relay_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[63] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[62] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[61] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[60] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[59] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[58] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[57] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[56] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[55] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[54] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[53] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[52] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[51] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[50] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[49] in module design_1_IMU_relay_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[48] in module design_1_IMU_relay_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 1610.973 ; gain = 693.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1725.590 ; gain = 808.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1725.887 ; gain = 808.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1745.016 ; gain = 827.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1969.984 ; gain = 1052.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1969.984 ; gain = 1052.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1969.984 ; gain = 1052.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1969.984 ; gain = 1052.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1969.984 ; gain = 1052.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1969.984 ; gain = 1052.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     4|
|3     |LUT3 |     5|
|4     |LUT4 |     9|
|5     |LUT5 |    10|
|6     |LUT6 |    59|
|7     |FDRE |   163|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1969.984 ; gain = 1052.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:40 . Memory (MB): peak = 1969.984 ; gain = 968.375
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1969.984 ; gain = 1052.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1979.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1982.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d1bd15f5
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:07 . Memory (MB): peak = 1982.691 ; gain = 1289.184
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1982.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_IMU_relay_0_0_synth_1/design_1_IMU_relay_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_IMU_relay_0_0, cache-ID = ae9ca4bd5588adc8
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1982.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_IMU_relay_0_0_synth_1/design_1_IMU_relay_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_IMU_relay_0_0_utilization_synth.rpt -pb design_1_IMU_relay_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  5 23:57:47 2025...
