
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121697                       # Number of seconds simulated
sim_ticks                                121696983394                       # Number of ticks simulated
final_tick                               1179555804707                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120958                       # Simulator instruction rate (inst/s)
host_op_rate                                   155830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3411700                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927752                       # Number of bytes of host memory used
host_seconds                                 35670.48                       # Real time elapsed on the host
sim_insts                                  4314623654                       # Number of instructions simulated
sim_ops                                    5558516389                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3115520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2064768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1099776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1600128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7886848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2539904                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2539904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24340                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12501                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 61616                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19843                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19843                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25600635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16966468                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9037003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13148461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64807260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54693                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20870723                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20870723                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20870723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25600635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16966468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9037003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13148461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               85677982                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146094819                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23183558                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19091394                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933219                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9418044                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673669                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437146                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87604                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104521910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128062240                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23183558                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110815                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264005                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6299953                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12109015                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142315856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.538393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115120609     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784020      1.96%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365236      1.66%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380957      1.67%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267298      1.59%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127213      0.79%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777789      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978597      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514137      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142315856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158688                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876569                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103342934                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7724483                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846026                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110124                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292280                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732768                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6467                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154461795                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51173                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292280                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103860930                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4914913                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1630886                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429160                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1187679                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152998510                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3747                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403564                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624350                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        33899                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214054441                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713117346                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713117346                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45795216                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34002                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17980                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3816477                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309460                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697839                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149136586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139193718                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109314                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25177815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57155085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1954                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142315856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84917014     59.67%     59.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23747499     16.69%     76.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960412      8.40%     84.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7805782      5.48%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905851      4.85%     95.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700450      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065639      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117111      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96098      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142315856                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976343     74.88%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155869     11.95%     86.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171671     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114961357     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012040      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359835     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844464      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139193718                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.952763                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303883                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009367                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422116489                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174349076                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135079015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140497601                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       199918                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975350                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1006                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160576                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292280                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4198630                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       260229                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149170584                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187479                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902246                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17976                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        207994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13122                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150095                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235030                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136817287                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109450                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376431                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295143                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842798                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936497                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135084600                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135079015                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81514746                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221140594                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.924598                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368611                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26758385                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958256                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138023576                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.886964                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88914866     64.42%     64.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22514569     16.31%     80.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811328      7.83%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816852      3.49%     92.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764874      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537546      1.11%     95.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563850      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093719      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005972      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138023576                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005972                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284197905                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302653085                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3778963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.460948                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.460948                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684487                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684487                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618254025                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186387413                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145834708                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146094819                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21260513                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18634415                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1654830                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10551813                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10269206                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1478208                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51807                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112135611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118188221                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21260513                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11747414                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24039900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5419360                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2176845                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12780535                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1044394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142107200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118067300     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1207917      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2214186      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1854148      1.30%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3408176      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3685393      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          802479      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629841      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10237760      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142107200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145525                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.808983                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111216783                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3277586                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23839176                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23746                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3749908                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2280267                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4942                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133351638                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3749908                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111664799                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1689980                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       762578                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23403288                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       836646                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132417940                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83986                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       518628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175834251                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600785518                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600785518                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141834535                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33999709                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18883                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9449                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2600356                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22071647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4275895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78854                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       949598                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130886937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18881                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122975435                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99202                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21728598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46540934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142107200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477112                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90913012     63.97%     63.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20857290     14.68%     78.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10471790      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6860818      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7151588      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3700567      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1660757      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       412642      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78736      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142107200                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         308438     59.84%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130235     25.27%     85.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76732     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97052884     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028741      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9434      0.01%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20639281     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4245095      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122975435                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.841751                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             515405                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004191                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388672677                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152634719                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120198558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123490840                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       230287                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4000186                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132269                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3749908                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1177071                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50135                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130905818                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45796                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22071647                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4275895                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9449                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32363                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       800023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       984539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1784562                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121656287                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20321369                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1319148                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24566293                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18742678                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4244924                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.832721                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120306279                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120198558                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69418984                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164718973                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.822743                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421439                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95312650                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108255189                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22651598                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1659349                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138357292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782432                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98160757     70.95%     70.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15593785     11.27%     82.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11275656      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2522025      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2868944      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018928      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4253939      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856097      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1807161      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138357292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95312650                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108255189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22215084                       # Number of memory references committed
system.switch_cpus1.commit.loads             18071458                       # Number of loads committed
system.switch_cpus1.commit.membars               9432                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16954126                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94495841                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1462026                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1807161                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267456918                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265563559                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3987619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95312650                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108255189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95312650                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.532796                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.532796                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.652403                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.652403                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562887642                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157876767                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139935985                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18864                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146094819                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24301086                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19704550                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2075640                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9772389                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9337778                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2612719                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96076                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106071574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132888809                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24301086                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11950497                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29227359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6757685                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3201412                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12390178                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1628074                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143155927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.135998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.540618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113928568     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2051090      1.43%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3761543      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3413756      2.38%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2174337      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1785100      1.25%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1032942      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1079870      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13928721      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143155927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166338                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909607                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104992356                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4615078                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28849680                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49283                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4649524                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4203796                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6062                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160728790                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47951                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4649524                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105844589                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1123083                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2283373                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28027945                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1227407                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158931041                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        235346                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       528866                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224803403                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    740046797                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    740046797                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177962201                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46841148                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35044                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17522                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4404624                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15059778                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7480193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85408                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1676321                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155928998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144915777                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163498                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27350060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59950917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    143155927                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.012293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.559381                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82461033     57.60%     57.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24976537     17.45%     75.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13134834      9.18%     84.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7591940      5.30%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8403110      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3117145      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2771995      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       531047      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       168286      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143155927                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         580695     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119151     14.14%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142870     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122030381     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2050173      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17522      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13376240      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7441461      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144915777                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.991930                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             842716                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    433993694                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183314317                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141727259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145758493                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281257                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3458498                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130945                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4649524                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         724455                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112189                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155964042                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15059778                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7480193                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17522                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         97336                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1161643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2315029                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142524753                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12847852                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2391023                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20288944                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20282052                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7441092                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.975563                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141858338                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141727259                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82696737                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232250903                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970105                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103644580                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127616621                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28347836                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2095866                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138506403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921377                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86013175     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24315919     17.56%     79.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12079943      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4109649      2.97%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5060077      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1773726      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1247768      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1032845      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2873301      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138506403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103644580                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127616621                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18950524                       # Number of memory references committed
system.switch_cpus2.commit.loads             11601276                       # Number of loads committed
system.switch_cpus2.commit.membars              17522                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18420135                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114972669                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2632044                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2873301                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           291597559                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316578661                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2938892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103644580                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127616621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103644580                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409575                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409575                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709434                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709434                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       641725375                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198380707                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149834810                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35044                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146094819                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22317338                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18397438                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1991853                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9202105                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8564028                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2341947                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88138                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108740813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122571715                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22317338                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10905975                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25627279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5892076                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4060454                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12615695                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1648654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142295461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.057734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116668182     81.99%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336450      0.94%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1892698      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2474066      1.74%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2777215      1.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2064671      1.45%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1188916      0.84%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1745123      1.23%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12148140      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142295461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152759                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838987                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107540623                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5661100                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25168727                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58328                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3866682                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3564686                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147909304                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3866682                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108286638                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1092063                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3233374                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24483690                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1333008                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146924209                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          998                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268461                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       551259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          811                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204887330                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686399788                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686399788                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167445463                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37441816                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38893                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22547                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4026668                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13963565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7255891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119820                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1583685                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142794410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133647117                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26915                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20517999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48403704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6161                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142295461                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939223                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502448                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85735004     60.25%     60.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22783698     16.01%     76.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12623544      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8135057      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7468205      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2976312      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1807439      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       517470      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248732      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142295461                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64299     22.76%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94313     33.38%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123957     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112203573     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2037888      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16346      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12189598      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7199712      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133647117                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914797                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282569                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409899173                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163351600                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131093052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133929686                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326052                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2913895                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173429                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          177                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3866682                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         836313                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109692                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142833263                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1354490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13963565                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7255891                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22507                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2295186                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131837960                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12023396                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1809151                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19221614                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18476066                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7198218                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.902414                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131093297                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131093052                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76789567                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208590693                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.897315                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98064515                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120525498                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22316856                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2024485                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138428779                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870668                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89571334     64.71%     64.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23490667     16.97%     81.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9227781      6.67%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4747702      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4141174      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1989689      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1724320      1.25%     97.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811794      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2724318      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138428779                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98064515                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120525498                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18132128                       # Number of memory references committed
system.switch_cpus3.commit.loads             11049666                       # Number of loads committed
system.switch_cpus3.commit.membars              16346                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17286144                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108637424                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2459235                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2724318                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278546815                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289551460                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3799358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98064515                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120525498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98064515                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.489783                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.489783                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.671239                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.671239                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594069403                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181882929                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138551925                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32692                       # number of misc regfile writes
system.l20.replacements                         24350                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552463                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28446                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.421465                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.573646                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.425459                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3133.400770                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           959.600126                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000384                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.764990                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.234277                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73877                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15957                       # number of Writeback hits
system.l20.Writeback_hits::total                15957                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73877                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73877                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73877                       # number of overall hits
system.l20.overall_hits::total                  73877                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24340                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24350                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24340                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24350                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24340                       # number of overall misses
system.l20.overall_misses::total                24350                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2791817                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7353529661                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7356321478                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2791817                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7353529661                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7356321478                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2791817                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7353529661                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7356321478                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98217                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98227                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15957                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15957                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98217                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98227                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98217                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98227                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247819                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247895                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247819                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247895                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247819                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247895                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 279181.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 302117.077280                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 302107.658234                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 279181.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 302117.077280                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 302107.658234                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 279181.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 302117.077280                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 302107.658234                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4725                       # number of writebacks
system.l20.writebacks::total                     4725                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24340                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24350                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24340                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24350                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24340                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24350                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2152497                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5798809117                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5800961614                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2152497                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5798809117                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5800961614                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2152497                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5798809117                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5800961614                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247819                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247895                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247819                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247895                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247819                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247895                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 215249.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 238241.952219                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 238232.509815                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 215249.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 238241.952219                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 238232.509815                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 215249.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 238241.952219                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 238232.509815                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16146                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          149221                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20242                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.371851                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.902124                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.768549                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3134.980252                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           890.349074                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016578                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000676                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.765376                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.217370                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31026                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31026                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7983                       # number of Writeback hits
system.l21.Writeback_hits::total                 7983                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31026                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31026                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31026                       # number of overall hits
system.l21.overall_hits::total                  31026                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16131                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16145                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16131                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16145                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16131                       # number of overall misses
system.l21.overall_misses::total                16145                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4324504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5293788442                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5298112946                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4324504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5293788442                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5298112946                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4324504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5293788442                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5298112946                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47157                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47171                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7983                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7983                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47157                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47171                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47157                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47171                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342070                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342265                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342070                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342265                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342070                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342265                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328174.846073                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328158.126107                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328174.846073                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328158.126107                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328174.846073                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328158.126107                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2492                       # number of writebacks
system.l21.writebacks::total                     2492                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16131                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16145                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16131                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16145                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16131                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16145                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4262057973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4265489039                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4262057973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4265489039                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4262057973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4265489039                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342070                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342265                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342070                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342265                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342070                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342265                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264215.360052                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264198.763642                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264215.360052                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264198.763642                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264215.360052                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264198.763642                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8609                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293482                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12705                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.099725                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.414255                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.105663                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2527.708020                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1479.772062                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020609                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001002                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.617116                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.361272                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31754                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31754                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10117                       # number of Writeback hits
system.l22.Writeback_hits::total                10117                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31754                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31754                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31754                       # number of overall hits
system.l22.overall_hits::total                  31754                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8592                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8606                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8592                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8606                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8592                       # number of overall misses
system.l22.overall_misses::total                 8606                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4389788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2541407512                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2545797300                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4389788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2541407512                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2545797300                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4389788                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2541407512                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2545797300                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40346                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40360                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10117                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10117                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40346                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40360                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40346                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40360                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.212958                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213231                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.212958                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213231                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.212958                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213231                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 295787.652700                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 295816.558215                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 295787.652700                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 295816.558215                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 295787.652700                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 295816.558215                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4606                       # number of writebacks
system.l22.writebacks::total                     4606                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8592                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8606                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8592                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8606                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8592                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8606                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1992497623                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1995992933                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1992497623                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1995992933                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1992497623                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1995992933                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212958                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213231                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.212958                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213231                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.212958                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213231                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 231901.492435                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231930.389612                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 231901.492435                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231930.389612                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 231901.492435                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231930.389612                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12517                       # number of replacements
system.l23.tagsinuse                      4095.983005                       # Cycle average of tags in use
system.l23.total_refs                          390529                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16613                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.507434                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.454933                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.198622                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2726.737740                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1278.591709                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021351                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000781                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.665707                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.312156                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        38826                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38826                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22964                       # number of Writeback hits
system.l23.Writeback_hits::total                22964                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        38826                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38826                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        38826                       # number of overall hits
system.l23.overall_hits::total                  38826                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12498                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12512                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12501                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12515                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12501                       # number of overall misses
system.l23.overall_misses::total                12515                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3806466                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4041565216                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4045371682                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       984704                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       984704                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3806466                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4042549920                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4046356386                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3806466                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4042549920                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4046356386                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51324                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51338                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22964                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22964                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51327                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51341                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51327                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51341                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243512                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243718                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243556                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243762                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243556                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243762                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 271890.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 323376.957593                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 323319.347986                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 328234.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 328234.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 271890.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 323378.123350                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 323320.526249                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 271890.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 323378.123350                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 323320.526249                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8020                       # number of writebacks
system.l23.writebacks::total                     8020                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12498                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12512                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12501                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12515                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12501                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12515                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2912332                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3242742415                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3245654747                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       793261                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       793261                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2912332                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3243535676                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3246448008                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2912332                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3243535676                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3246448008                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243512                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243718                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243556                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243762                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243556                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243762                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 208023.714286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 259460.906945                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 259403.352542                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 264420.333333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 264420.333333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 208023.714286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 259462.097112                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 259404.555174                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 208023.714286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 259462.097112                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 259404.555174                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.933729                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116666                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840212.120000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.933729                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881304                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12109005                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12109005                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12109005                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12109005                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12109005                       # number of overall hits
system.cpu0.icache.overall_hits::total       12109005                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2979817                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2979817                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2979817                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2979817                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2979817                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2979817                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12109015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12109015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12109015                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12109015                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12109015                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12109015                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 297981.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 297981.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 297981.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 297981.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 297981.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 297981.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2874817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2874817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2874817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2874817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2874817                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2874817                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 287481.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 287481.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 287481.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 287481.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 287481.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 287481.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98217                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191218216                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98473                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1941.833965                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10953476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10953476                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17476                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17476                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18662896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18662896                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18662896                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18662896                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       411303                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       411303                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       411408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        411408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       411408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       411408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  52078035166                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52078035166                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16106954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16106954                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  52094142120                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  52094142120                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  52094142120                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  52094142120                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074304                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074304                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074304                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074304                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036191                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021569                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126617.202320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126617.202320                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 153399.561905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 153399.561905                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126624.037744                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126624.037744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126624.037744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126624.037744                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15957                       # number of writebacks
system.cpu0.dcache.writebacks::total            15957                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313086                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313086                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313191                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313191                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98217                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98217                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98217                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98217                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12431365418                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12431365418                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12431365418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12431365418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12431365418                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12431365418                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005149                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005149                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005149                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005149                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126570.404492                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126570.404492                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126570.404492                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126570.404492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126570.404492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126570.404492                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995551                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924246509                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708403.898336                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995551                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12780519                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12780519                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12780519                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12780519                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12780519                       # number of overall hits
system.cpu1.icache.overall_hits::total       12780519                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5101755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5101755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12780535                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12780535                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12780535                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12780535                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12780535                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12780535                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47157                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227496706                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47413                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4798.192605                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.721486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.278514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827037                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172963                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18383874                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18383874                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4124746                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4124746                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9432                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22508620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22508620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22508620                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22508620                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182085                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182085                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182085                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182085                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182085                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34954573961                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34954573961                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  34954573961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34954573961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  34954573961                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34954573961                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18565959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18565959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4124746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4124746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22690705                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22690705                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22690705                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22690705                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009807                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008025                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008025                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008025                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008025                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 191968.443095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 191968.443095                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 191968.443095                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 191968.443095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 191968.443095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 191968.443095                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7983                       # number of writebacks
system.cpu1.dcache.writebacks::total             7983                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134928                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134928                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134928                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47157                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47157                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47157                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47157                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47157                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47157                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7448971220                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7448971220                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7448971220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7448971220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7448971220                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7448971220                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 157961.092097                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 157961.092097                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 157961.092097                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 157961.092097                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 157961.092097                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 157961.092097                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996729                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015350035                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192980.637149                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996729                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12390161                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12390161                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12390161                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12390161                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12390161                       # number of overall hits
system.cpu2.icache.overall_hits::total       12390161                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5367561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5367561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12390178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12390178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12390178                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12390178                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12390178                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12390178                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169112881                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4165.136717                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.898399                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.101601                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905853                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094147                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9663293                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9663293                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7314780                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7314780                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17522                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17522                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17522                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17522                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16978073                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16978073                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16978073                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16978073                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122206                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122206                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122206                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122206                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122206                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122206                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17147748119                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17147748119                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17147748119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17147748119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17147748119                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17147748119                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9785499                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9785499                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7314780                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7314780                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17100279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17100279                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17100279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17100279                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012488                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140318.381413                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140318.381413                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 140318.381413                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140318.381413                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 140318.381413                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140318.381413                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10117                       # number of writebacks
system.cpu2.dcache.writebacks::total            10117                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81860                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81860                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81860                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81860                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81860                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81860                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40346                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4677664210                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4677664210                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4677664210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4677664210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4677664210                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4677664210                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002359                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002359                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 115938.735191                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 115938.735191                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 115938.735191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115938.735191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 115938.735191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115938.735191                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995932                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015839099                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043941.849095                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995932                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12615678                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12615678                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12615678                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12615678                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12615678                       # number of overall hits
system.cpu3.icache.overall_hits::total       12615678                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4560835                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4560835                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4560835                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4560835                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4560835                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4560835                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12615695                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12615695                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12615695                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12615695                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12615695                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12615695                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 268284.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 268284.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 268284.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 268284.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 268284.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 268284.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3922666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3922666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3922666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3922666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3922666                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3922666                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 280190.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 280190.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51327                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172501225                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51583                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3344.148751                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.237201                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.762799                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911083                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088917                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8952787                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8952787                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7045678                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7045678                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17253                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17253                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16346                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16346                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15998465                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15998465                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15998465                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15998465                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149183                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149183                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3104                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3104                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152287                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152287                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152287                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152287                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23298484255                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23298484255                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    800166757                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    800166757                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  24098651012                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24098651012                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  24098651012                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24098651012                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9101970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9101970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7048782                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7048782                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16150752                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16150752                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16150752                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16150752                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016390                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016390                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000440                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009429                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009429                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009429                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009429                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 156173.855299                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 156173.855299                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 257785.682023                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 257785.682023                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 158244.965178                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 158244.965178                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 158244.965178                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 158244.965178                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2617521                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 218126.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22964                       # number of writebacks
system.cpu3.dcache.writebacks::total            22964                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97859                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97859                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3101                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3101                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100960                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100960                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51324                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51324                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51327                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51327                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6689002868                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6689002868                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1009604                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1009604                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6690012472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6690012472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6690012472                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6690012472                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130328.946847                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130328.946847                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 336534.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 336534.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 130340.999318                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 130340.999318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 130340.999318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 130340.999318                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
