/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 192 176)
	(text "control_pipeline" (rect 5 0 80 12)(font "Arial" ))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "opcode[6..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "opcode[6..0]" (rect 21 27 82 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 176 32)
		(output)
		(text "ALUSrc" (rect 0 0 37 12)(font "Arial" ))
		(text "ALUSrc" (rect 118 27 155 39)(font "Arial" ))
		(line (pt 176 32)(pt 160 32)(line_width 1))
	)
	(port
		(pt 176 48)
		(output)
		(text "MemtoReg" (rect 0 0 53 12)(font "Arial" ))
		(text "MemtoReg" (rect 102 43 155 55)(font "Arial" ))
		(line (pt 176 48)(pt 160 48)(line_width 1))
	)
	(port
		(pt 176 64)
		(output)
		(text "RegWrite" (rect 0 0 46 12)(font "Arial" ))
		(text "RegWrite" (rect 109 59 155 71)(font "Arial" ))
		(line (pt 176 64)(pt 160 64)(line_width 1))
	)
	(port
		(pt 176 80)
		(output)
		(text "MemRead" (rect 0 0 49 12)(font "Arial" ))
		(text "MemRead" (rect 106 75 155 87)(font "Arial" ))
		(line (pt 176 80)(pt 160 80)(line_width 1))
	)
	(port
		(pt 176 96)
		(output)
		(text "MemWrite" (rect 0 0 49 12)(font "Arial" ))
		(text "MemWrite" (rect 106 91 155 103)(font "Arial" ))
		(line (pt 176 96)(pt 160 96)(line_width 1))
	)
	(port
		(pt 176 112)
		(output)
		(text "Branch" (rect 0 0 34 12)(font "Arial" ))
		(text "Branch" (rect 121 107 155 119)(font "Arial" ))
		(line (pt 176 112)(pt 160 112)(line_width 1))
	)
	(port
		(pt 176 128)
		(output)
		(text "ALUOp[1..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "ALUOp[1..0]" (rect 94 123 155 135)(font "Arial" ))
		(line (pt 176 128)(pt 160 128)(line_width 3))
	)
	(parameter
		"R_FORMAT"
		"0110011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"LD"
		"0000011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"SD"
		"0100011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"BEQ"
		"1100111"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 160 144)(line_width 1))
	)
	(annotation_block (parameter)(rect 192 -64 292 16))
)
