Setup Margin (ns),Hold Margin (ns),Rmin Etch Delay (ns),Rmax Etch Delay (ns),Fmin Etch Delay (ns),Fmax Etch Delay (ns),Transfer Net,Driver,Receiver,Corner,Column,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN,Simulation
2.897,3.633,0.233,0.949,0.301,1.403,ADR,designator1,designator2,SSSE,,0.00V,tnet,2in,default_clock,designator1_ssse_2\designator1_ssse_2.csd
2.799,3.804,0.404,1.136,0.533,1.501,ADR,designator1,designator2,SSSE,,0.00V,tnet,3in,default_clock,designator1_ssse_3\designator1_ssse_3.csd
2.739,3.931,0.531,1.276,0.664,1.561,ADR,designator1,designator2,SSSE,,0.00V,tnet,4in,default_clock,designator1_ssse_4\designator1_ssse_4.csd
2.593,4.127,0.727,1.456,0.825,1.707,ADR,designator1,designator2,SSSE,,0.00V,tnet,5in,default_clock,designator1_ssse_5\designator1_ssse_5.csd
2.410,4.381,0.981,1.675,1.065,1.890,ADR,designator1,designator2,SSSE,,0.00V,tnet,6in,default_clock,designator1_ssse_6\designator1_ssse_6.csd
5.786,1.597,0.197,0.514,0.199,0.492,ADR,designator1,designator2,FFFE,,0.00V,tnet,2in,default_clock,designator1_fffe_2\designator1_fffe_2.csd
5.640,1.731,0.336,0.660,0.331,0.649,ADR,designator1,designator2,FFFE,,0.00V,tnet,3in,default_clock,designator1_fffe_3\designator1_fffe_3.csd
5.457,1.931,0.532,0.843,0.531,0.840,ADR,designator1,designator2,FFFE,,0.00V,tnet,4in,default_clock,designator1_fffe_4\designator1_fffe_4.csd
5.287,2.096,0.696,1.005,0.704,1.013,ADR,designator1,designator2,FFFE,,0.00V,tnet,5in,default_clock,designator1_fffe_5\designator1_fffe_5.csd
5.155,2.224,0.824,1.145,0.825,1.128,ADR,designator1,designator2,FFFE,,0.00V,tnet,6in,default_clock,designator1_fffe_6\designator1_fffe_6.csd
