Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -detail -pr b output.ngd 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sun Jan 18 19:47:51 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:           106 out of   9,312    1%
  Number of 4 input LUTs:               261 out of   9,312    2%
Logic Distribution:
  Number of occupied Slices:            152 out of   4,656    3%
    Number of Slices containing only related logic:     152 out of     152 100%
    Number of Slices containing unrelated logic:          0 out of     152   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         278 out of   9,312    2%
    Number used as logic:               261
    Number used as a route-thru:         17

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 40 out of     232   17%
    IOB Flip Flops:                       3
  Number of BUFGMUXs:                     2 out of      24    8%

Average Fanout of Non-Clock Nets:                3.81

Peak Memory Usage:  581 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   2 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:34 - Speed grade not specified.  Using default "-5".
WARNING:PhysDesignRules:367 - The signal <cd_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <wp_IBUF> is incomplete. The signal
   does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network wp_IBUF has no load.
INFO:LIT:243 - Logical network cd_IBUF has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
  32 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		vga0/VS_counter/Mmux_GND_36_o_counter[9]_mux_11_OUT411/LUT3_D_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_Mux_25_o17/LUT3_L_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_wide_mux_23_OUT21/LUT4_L_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_wide_mux_24_OUT12_SW0/LUT3_L_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_wide_mux_23_OUT1_SW1/LUT4_L_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_wide_mux_24_OUT11_SW1/LUT4_L_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_wide_mux_24_OUT231_SW1/LUT4_L_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_wide_mux_24_OUT273_SW1/LUT4_L_BUF
LOCALBUF 		Mmux_main.state[2]_X_4_o_wide_mux_24_OUT281_SW1/LUT4_L_BUF
LOCALBUF 		vga0/VS_counter/Mmux_GND_36_o_counter[9]_mux_11_OUT921_SW1/LUT4_L_BUF
LUT1 		Msub_main.count[31]_GND_4_o_sub_3_OUT<31:0>_cy<0>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<1>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<2>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<3>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<4>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<5>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<6>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<7>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<8>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<9>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<10>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<11>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<12>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<13>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<14>_rt
LUT1 		clk_gen_200hz/Mcount_count_cy<15>_rt
LUT1 		clk_gen_200hz/Mcount_count_xor<16>_rt
INV 		sck1_INV_0
INV 		clk_gen_200hz/clk_s_INV_8_o1_INV_0
INV 		clk_gen_25Mhz/clk_s_INV_16_o1_INV_0
INV 		clk_gen_1khz/Mcount_count_xor<0>11_INV_0
INV 		ssd1/reset_inv1_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| HS                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| VS                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          | 0 / 0    |
| an<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| an<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| an<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| an<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| cd                                 | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| clk                                | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| colour<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| colour<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| colour<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| colour<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| colour<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| colour<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| colour<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| colour<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| disp<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| disp<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| disp<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| disp<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| disp<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| disp<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| disp<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| dp                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| miso                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| mosi                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          | 0 / 0    |
| reset                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sck                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sddat<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sddat<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| ss                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          | 0 / 0    |
| wp                                 | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
BUFGMUX "clk_BUFGP/BUFG":
DISABLE_ATTR:LOW



BUFGMUX "clk_gen_1khz/clk_s_BUFG":
DISABLE_ATTR:LOW




Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Na |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top/               |           | 84/156        | 50/106        | 156/274       | 0/0           | 0/0       | 0/0       | 1/2   | 0/0   | top                  |
| +clk_gen_1khz      |           | 7/7           | 7/7           | 12/12         | 0/0           | 0/0       | 0/0       | 1/1   | 0/0   | top/clk_gen_1khz     |
| +clk_gen_200hz     |           | 22/22         | 18/18         | 39/39         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | top/clk_gen_200hz    |
| +clk_gen_25Mhz     |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | top/clk_gen_25Mhz    |
| +ssd1              |           | 13/13         | 7/7           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | top/ssd1             |
| +vga0              |           | 0/29          | 0/23          | 0/51          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | top/vga0             |
| ++HS_counter       |           | 14/14         | 12/12         | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | top/vga0/HS_counter  |
| ++VS_counter       |           | 15/15         | 11/11         | 27/27         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | top/vga0/VS_counter  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
