{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690540047386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690540047386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 12:27:27 2023 " "Processing started: Fri Jul 28 12:27:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690540047386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690540047386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL " "Command: quartus_sta HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690540047386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1690540047458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1690540047620 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1690540047620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540047677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540047677 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_HybridControl_theta_phi_OL.sdc " "Synopsys Design Constraints File file not found: 'TOP_HybridControl_theta_phi_OL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1690540048369 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540048370 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690540048376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690540048376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690540048376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690540048376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690540048376 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690540048376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540048376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690540048379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690540048379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " "create_clock -period 1.000 -name hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690540048379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690540048379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690540048379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " "create_clock -period 1.000 -name hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690540048379 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690540048379 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690540048391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hybrid_control_tf_inst\|regularization_inst\|o_signal  from: datac  to: combout " "Cell: hybrid_control_tf_inst\|regularization_inst\|o_signal  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690540048391 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690540048391 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1690540048397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690540048398 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690540048399 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690540048423 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690540048519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690540048519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.858 " "Worst-case setup slack is -18.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.858           -1252.423 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.858           -1252.423 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566              -4.201 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "   -2.566              -4.201 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358             -18.375 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -2.358             -18.375 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981             -12.154 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -1.981             -12.154 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952              -3.867 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -1.952              -3.867 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.018             -52.737 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.018             -52.737 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540048522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.254 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "   -0.150              -0.254 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.265               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.277               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.283               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "    0.366               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.430               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540048541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.490 " "Worst-case recovery slack is -1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490             -13.278 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -1.490             -13.278 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479             -17.287 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -1.479             -17.287 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  993.680               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  993.680               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540048545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.916 " "Worst-case removal slack is 0.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.916               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "    0.951               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.315               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.315               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540048550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -42.925 ADA_DCO  " "   -0.666             -42.925 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -30.159 ADB_DCO  " "   -0.666             -30.159 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.926 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.250              -3.926 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.844 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -0.250              -2.844 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.702 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "   -0.250              -0.702 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.666 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -0.250              -0.666 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540048552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540048552 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690540048582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690540048620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690540049160 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690540049441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hybrid_control_tf_inst\|regularization_inst\|o_signal  from: datac  to: combout " "Cell: hybrid_control_tf_inst\|regularization_inst\|o_signal  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690540049441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690540049441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690540049442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690540049482 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690540049482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.096 " "Worst-case setup slack is -18.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.096           -1201.707 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.096           -1201.707 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392              -3.890 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "   -2.392              -3.890 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.254             -17.466 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -2.254             -17.466 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835              -3.643 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -1.835              -3.643 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.818             -11.034 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -1.818             -11.034 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982             -51.366 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.982             -51.366 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.230 " "Worst-case hold slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -0.428 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "   -0.230              -0.428 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.264               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.271               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.305               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.312               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "    0.358               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.107 " "Worst-case recovery slack is -1.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.107              -9.811 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -1.107              -9.811 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099             -12.822 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -1.099             -12.822 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  994.070               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  994.070               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.734 " "Worst-case removal slack is 0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.734               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "    0.767               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.877               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.877               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -42.894 ADA_DCO  " "   -0.666             -42.894 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -30.098 ADB_DCO  " "   -0.666             -30.098 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.729 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.250              -3.729 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.655 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -0.250              -2.655 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.676 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "   -0.250              -0.676 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.632 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -0.250              -0.632 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049516 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690540049542 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690540049766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hybrid_control_tf_inst\|regularization_inst\|o_signal  from: datac  to: combout " "Cell: hybrid_control_tf_inst\|regularization_inst\|o_signal  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690540049766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690540049766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690540049767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690540049791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690540049791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.132 " "Worst-case setup slack is -11.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.132            -720.932 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.132            -720.932 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429              -2.269 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "   -1.429              -2.269 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999              -1.971 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -0.999              -1.971 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959              -7.053 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -0.959              -7.053 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -4.434 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.864              -4.434 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435             -18.767 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.435             -18.767 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.126               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.154               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "    0.204               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "    0.286               0.000 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.537               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.870 " "Worst-case recovery slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -7.744 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "   -0.870              -7.744 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849              -9.949 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.849              -9.949 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.042               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  996.042               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.796 " "Worst-case removal slack is 0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.796               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "    0.822               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.407               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.407               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.144 " "Worst-case minimum pulse width slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.144 ADA_DCO  " "   -0.144              -0.144 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.932 ADB_DCO  " "   -0.142              -3.932 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\]  " "    0.091               0.000 hybrid_control_theta_phi:hybrid_control_tf_inst\|regularization:regularization_inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.094               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.095               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state  " "    0.101               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.647               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.647               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690540049832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690540049832 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690540050370 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690540050374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5115 " "Peak virtual memory: 5115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690540050461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 12:27:30 2023 " "Processing ended: Fri Jul 28 12:27:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690540050461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690540050461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690540050461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690540050461 ""}
