Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:36:57 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square14/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (14)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  214          inf        0.000                      0                  214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.087ns  (logic 5.100ns (50.559%)  route 4.987ns (49.441%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.046     1.387    compressor/comp/gpc2/src1[0]
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut5_prop1/I4
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.097     1.484 r  compressor/comp/gpc2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc2/lut5_prop1_n_0
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.961 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.729     2.690    compressor/comp/gpc59/src0[5]
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/lut5_prop1/I4
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.234     2.924 r  compressor/comp/gpc59/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.924    compressor/comp/gpc59/lut5_prop1_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/carry4_inst0/S[1]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.336 r  compressor/comp/gpc59/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.963     4.299    compressor/comp/gpc93/lut6_2_inst2/I4
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/lut6_2_inst2/LUT6/I4
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.097     4.396 r  compressor/comp/gpc93/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.396    compressor/comp/gpc93/lut6_2_inst2_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.697 r  compressor/comp/gpc93/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.915     5.612    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene11_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     5.709 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.709    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[11]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[3]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.008 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.008    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.097 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.097    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[15]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/CI
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.284 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/CO[0]
                         net (fo=1, routed)           1.334     7.618    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.469    10.087 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.087    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 5.025ns (50.158%)  route 4.994ns (49.842%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.046     1.387    compressor/comp/gpc2/src1[0]
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut5_prop1/I4
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.097     1.484 r  compressor/comp/gpc2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc2/lut5_prop1_n_0
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.961 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.729     2.690    compressor/comp/gpc59/src0[5]
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/lut5_prop1/I4
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.234     2.924 r  compressor/comp/gpc59/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.924    compressor/comp/gpc59/lut5_prop1_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/carry4_inst0/S[1]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.336 r  compressor/comp/gpc59/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.963     4.299    compressor/comp/gpc93/lut6_2_inst2/I4
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/lut6_2_inst2/LUT6/I4
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.097     4.396 r  compressor/comp/gpc93/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.396    compressor/comp/gpc93/lut6_2_inst2_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.697 r  compressor/comp/gpc93/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.915     5.612    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene11_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     5.709 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.709    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[11]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[3]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.008 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.008    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.097 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.097    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[15]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/CI
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.256 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/O[0]
                         net (fo=1, routed)           1.341     7.597    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.019 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.019    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 5.011ns (50.071%)  route 4.997ns (49.929%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.046     1.387    compressor/comp/gpc2/src1[0]
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut5_prop1/I4
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.097     1.484 r  compressor/comp/gpc2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc2/lut5_prop1_n_0
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.961 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.729     2.690    compressor/comp/gpc59/src0[5]
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/lut5_prop1/I4
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.234     2.924 r  compressor/comp/gpc59/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.924    compressor/comp/gpc59/lut5_prop1_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/carry4_inst0/S[1]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.336 r  compressor/comp/gpc59/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.963     4.299    compressor/comp/gpc93/lut6_2_inst2/I4
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/lut6_2_inst2/LUT6/I4
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.097     4.396 r  compressor/comp/gpc93/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.396    compressor/comp/gpc93/lut6_2_inst2_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.697 r  compressor/comp/gpc93/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.915     5.612    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene11_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     5.709 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.709    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[11]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[3]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.008 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.008    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.242 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[3]
                         net (fo=1, routed)           1.344     7.586    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422    10.009 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.009    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.994ns  (logic 4.984ns (49.865%)  route 5.011ns (50.135%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.046     1.387    compressor/comp/gpc2/src1[0]
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut5_prop1/I4
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.097     1.484 r  compressor/comp/gpc2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc2/lut5_prop1_n_0
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.961 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.729     2.690    compressor/comp/gpc59/src0[5]
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/lut5_prop1/I4
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.234     2.924 r  compressor/comp/gpc59/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.924    compressor/comp/gpc59/lut5_prop1_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/carry4_inst0/S[1]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.336 r  compressor/comp/gpc59/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.963     4.299    compressor/comp/gpc93/lut6_2_inst2/I4
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/lut6_2_inst2/LUT6/I4
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.097     4.396 r  compressor/comp/gpc93/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.396    compressor/comp/gpc93/lut6_2_inst2_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.697 r  compressor/comp/gpc93/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.915     5.612    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene11_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     5.709 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.709    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[11]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[3]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.008 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.008    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.238 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[1]
                         net (fo=1, routed)           1.358     7.596    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     9.994 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.994    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.950ns  (logic 4.938ns (49.627%)  route 5.012ns (50.373%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.046     1.387    compressor/comp/gpc2/src1[0]
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut5_prop1/I4
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.097     1.484 r  compressor/comp/gpc2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc2/lut5_prop1_n_0
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.961 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.729     2.690    compressor/comp/gpc59/src0[5]
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/lut5_prop1/I4
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.234     2.924 r  compressor/comp/gpc59/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.924    compressor/comp/gpc59/lut5_prop1_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/carry4_inst0/S[1]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.336 r  compressor/comp/gpc59/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.963     4.299    compressor/comp/gpc93/lut6_2_inst2/I4
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/lut6_2_inst2/LUT6/I4
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.097     4.396 r  compressor/comp/gpc93/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.396    compressor/comp/gpc93/lut6_2_inst2_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.697 r  compressor/comp/gpc93/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.915     5.612    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene11_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     5.709 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.709    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[11]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[3]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.008 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.008    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.189 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[2]
                         net (fo=1, routed)           1.359     7.548    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     9.950 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.950    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.914ns (49.529%)  route 5.008ns (50.471%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.046     1.387    compressor/comp/gpc2/src1[0]
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut5_prop1/I4
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.097     1.484 r  compressor/comp/gpc2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc2/lut5_prop1_n_0
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.961 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.729     2.690    compressor/comp/gpc59/src0[5]
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/lut5_prop1/I4
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.234     2.924 r  compressor/comp/gpc59/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.924    compressor/comp/gpc59/lut5_prop1_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc59/carry4_inst0/S[1]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.336 r  compressor/comp/gpc59/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.963     4.299    compressor/comp/gpc93/lut6_2_inst2/I4
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/lut6_2_inst2/LUT6/I4
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.097     4.396 r  compressor/comp/gpc93/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.396    compressor/comp/gpc93/lut6_2_inst2_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc93/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.697 r  compressor/comp/gpc93/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.915     5.612    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene11_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     5.709 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.709    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[11]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[3]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.008 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.008    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.167 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[0]
                         net (fo=1, routed)           1.355     7.522    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     9.922 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.922    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 5.187ns (52.806%)  route 4.636ns (47.194%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.026     1.367    compressor/comp/gpc2/lut6_2_inst0/I4
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.097     1.464 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.464    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.651 r  compressor/comp/gpc2/carry4_inst0/O[0]
                         net (fo=6, routed)           0.733     2.385    compressor/comp/gpc58/stage1_1[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/lut5_prop0/I3
    SLICE_X2Y57          LUT5 (Prop_lut5_I3_O)        0.224     2.609 r  compressor/comp/gpc58/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc58/lut5_prop0_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/carry4_inst0/S[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.015 r  compressor/comp/gpc58/carry4_inst0/O[2]
                         net (fo=4, routed)           0.805     3.820    compressor/comp/gpc91/lut5_prop3_0[0]
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/lut4_prop1/I2
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.217     4.037 r  compressor/comp/gpc91/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.037    compressor/comp/gpc91/lut4_prop1_n_0
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/carry4_inst0/S[1]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.469 r  compressor/comp/gpc91/carry4_inst0/O[2]
                         net (fo=2, routed)           0.698     5.167    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene7_0[1]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/I1
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.230     5.397 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.397    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[5]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/S[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.809 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.809    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[7]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CI
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.043 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[3]
                         net (fo=1, routed)           1.373     7.416    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     9.822 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.822    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 5.168ns (52.839%)  route 4.613ns (47.161%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.026     1.367    compressor/comp/gpc2/lut6_2_inst0/I4
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.097     1.464 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.464    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.651 r  compressor/comp/gpc2/carry4_inst0/O[0]
                         net (fo=6, routed)           0.733     2.385    compressor/comp/gpc58/stage1_1[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/lut5_prop0/I3
    SLICE_X2Y57          LUT5 (Prop_lut5_I3_O)        0.224     2.609 r  compressor/comp/gpc58/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc58/lut5_prop0_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/carry4_inst0/S[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.015 r  compressor/comp/gpc58/carry4_inst0/O[2]
                         net (fo=4, routed)           0.805     3.820    compressor/comp/gpc91/lut5_prop3_0[0]
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/lut4_prop1/I2
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.217     4.037 r  compressor/comp/gpc91/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.037    compressor/comp/gpc91/lut4_prop1_n_0
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/carry4_inst0/S[1]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.469 r  compressor/comp/gpc91/carry4_inst0/O[2]
                         net (fo=2, routed)           0.698     5.167    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene7_0[1]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/I1
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.230     5.397 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.397    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[5]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/S[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.809 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.809    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[7]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CI
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.039 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[1]
                         net (fo=1, routed)           1.350     7.389    dst9_OBUF[0]
    V16                                                               r  dst9_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392     9.781 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.781    dst9[0]
    V16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 5.151ns (52.713%)  route 4.621ns (47.287%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.026     1.367    compressor/comp/gpc2/lut6_2_inst0/I4
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.097     1.464 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.464    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.651 r  compressor/comp/gpc2/carry4_inst0/O[0]
                         net (fo=6, routed)           0.733     2.385    compressor/comp/gpc58/stage1_1[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/lut5_prop0/I3
    SLICE_X2Y57          LUT5 (Prop_lut5_I3_O)        0.224     2.609 r  compressor/comp/gpc58/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc58/lut5_prop0_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/carry4_inst0/S[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.015 r  compressor/comp/gpc58/carry4_inst0/O[2]
                         net (fo=4, routed)           0.805     3.820    compressor/comp/gpc91/lut5_prop3_0[0]
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/lut4_prop1/I2
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.217     4.037 r  compressor/comp/gpc91/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.037    compressor/comp/gpc91/lut4_prop1_n_0
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/carry4_inst0/S[1]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.469 r  compressor/comp/gpc91/carry4_inst0/O[2]
                         net (fo=2, routed)           0.698     5.167    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene7_0[1]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/I1
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.230     5.397 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.397    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[5]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/S[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.809 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.809    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[7]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CI
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.990 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[2]
                         net (fo=1, routed)           1.358     7.348    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     9.771 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.771    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 5.103ns (52.555%)  route 4.607ns (47.445%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[4]/Q
                         net (fo=5, routed)           1.026     1.367    compressor/comp/gpc2/lut6_2_inst0/I4
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.097     1.464 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.464    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y55                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.651 r  compressor/comp/gpc2/carry4_inst0/O[0]
                         net (fo=6, routed)           0.733     2.385    compressor/comp/gpc58/stage1_1[1]
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/lut5_prop0/I3
    SLICE_X2Y57          LUT5 (Prop_lut5_I3_O)        0.224     2.609 r  compressor/comp/gpc58/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc58/lut5_prop0_n_0
    SLICE_X2Y57                                                       r  compressor/comp/gpc58/carry4_inst0/S[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.015 r  compressor/comp/gpc58/carry4_inst0/O[2]
                         net (fo=4, routed)           0.805     3.820    compressor/comp/gpc91/lut5_prop3_0[0]
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/lut4_prop1/I2
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.217     4.037 r  compressor/comp/gpc91/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.037    compressor/comp/gpc91/lut4_prop1_n_0
    SLICE_X3Y57                                                       r  compressor/comp/gpc91/carry4_inst0/S[1]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.469 r  compressor/comp/gpc91/carry4_inst0/O[2]
                         net (fo=2, routed)           0.698     5.167    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene7_0[1]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/I1
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.230     5.397 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.397    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[5]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/S[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.809 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.809    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[7]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CI
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.968 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[0]
                         net (fo=1, routed)           1.345     7.312    dst8_OBUF[0]
    U17                                                               r  dst8_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398     9.711 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.711    dst8[0]
    U17                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.128ns (65.668%)  route 0.067ns (34.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  src0_reg[9]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src0_reg[9]/Q
                         net (fo=2, routed)           0.067     0.195    src0[9]
    SLICE_X0Y56          FDRE                                         r  src0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.148ns (69.863%)  route 0.064ns (30.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE                         0.000     0.000 r  src2_reg[9]/C
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src2_reg[9]/Q
                         net (fo=2, routed)           0.064     0.212    src2[9]
    SLICE_X2Y56          FDRE                                         r  src2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.897%)  route 0.114ns (47.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[9]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[9]/Q
                         net (fo=2, routed)           0.114     0.242    src1[9]
    SLICE_X3Y56          FDRE                                         r  src1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.580%)  route 0.108ns (43.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[9]/Q
                         net (fo=5, routed)           0.108     0.249    src10[9]
    SLICE_X6Y62          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.293%)  route 0.122ns (48.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  src2_reg[12]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[12]/Q
                         net (fo=5, routed)           0.122     0.250    src2[12]
    SLICE_X2Y58          FDRE                                         r  src2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.431%)  route 0.109ns (43.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.109     0.250    src0[3]
    SLICE_X2Y58          FDRE                                         r  src0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.759%)  route 0.112ns (44.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE                         0.000     0.000 r  src7_reg[11]/C
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[11]/Q
                         net (fo=2, routed)           0.112     0.253    src7[11]
    SLICE_X4Y60          FDRE                                         r  src7_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.557%)  route 0.125ns (49.443%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src4_reg[1]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[1]/Q
                         net (fo=2, routed)           0.125     0.253    src4[1]
    SLICE_X5Y56          FDRE                                         r  src4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.557%)  route 0.125ns (49.443%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[5]/Q
                         net (fo=2, routed)           0.125     0.253    src7[5]
    SLICE_X5Y60          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src1_reg[7]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[7]/Q
                         net (fo=5, routed)           0.126     0.254    src1[7]
    SLICE_X3Y56          FDRE                                         r  src1_reg[8]/D
  -------------------------------------------------------------------    -------------------





