// Seed: 1771247248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  uwire id_5,
    output tri0  id_6,
    output tri   id_7,
    output tri   id_8,
    input  wand  id_9,
    output wire  id_10,
    output tri1  id_11,
    input  tri0  id_12,
    input  wire  id_13,
    output tri   id_14,
    output tri0  id_15,
    output tri   id_16,
    input  wor   id_17,
    input  tri1  id_18
    , id_20
);
  id_21(
      .id_0(id_5), .id_1(1), .id_2(1 - 1)
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
