# Copyright (C) 2020  Intel Corporation. All rights reserved.,,,,,,,,,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,,,,,,,,,
# and other software and tools, and any partner logic ,,,,,,,,,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,,,,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,,,,,,,,,,
# refer to the applicable agreement for further details, at,,,,,,,,,,,,,,,,,,
# https://fpgasoftware.intel.com/eula.,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition,,,,,,,,,,,,,,,,,,,
# File: C:\Users\sjfre\Documents\FPGADesign\Lab 1\System\ECEN3002_Lab1.csv,,,,,,,,,,,,,,,,,,,
# Generated on: Thu Sep 03 16:43:29 2020,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
CLOCK_50,Input,PIN_AF14,3B,B3B_N0,PIN_Y27,3.3-V LVTTL,,,,,,,,,,,,,
KEY[0],Input,PIN_AJ4,5B,B5B_N0,PIN_Y26,3.3-V LVTTL,,,,,,,,,,,,,
KEY[1],Input,PIN_AK4,5A,B5A_N0,PIN_AG30,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[0],Output,PIN_AA30,5B,B5B_N0,PIN_AA30,2.5 V,,,,,,,,,,,,,
LEDR[1],Output,PIN_AB30,5B,B5B_N0,PIN_AB30,2.5 V,,,,,,,,,,,,,
LEDR[2],Output,PIN_AF30,5A,B5A_N0,PIN_AF30,2.5 V,,,,,,,,,,,,,
LEDR[3],Output,PIN_AH30,5A,B5A_N0,PIN_AH30,2.5 V,,,,,,,,,,,,,
LEDR[4],Output,PIN_AC28,5B,B5B_N0,PIN_AC28,2.5 V,,,,,,,,,,,,,
LEDR[5],Output,PIN_AC30,5B,B5B_N0,PIN_AC30,2.5 V,,,,,,,,,,,,,
LEDR[6],Output,PIN_AC29,5B,B5B_N0,PIN_AC29,2.5 V,,,,,,,,,,,,,
LEDR[7],Output,PIN_AD30,5B,B5B_N0,PIN_AD30,2.5 V,,,,,,,,,,,,,
LEDR[8],Output,PIN_V25,5B,B5B_N0,PIN_V25,2.5 V,,,,,,,,,,,,,
LEDR[9],Output,PIN_AC22,4A,B4A_N0,PIN_AA28,3.3-V LVTTL,,4ma,0,,,,,,,,,,
SW[0],Input,PIN_AB27,5B,B5B_N0,PIN_AB27,2.5 V,,,,,,,,,,,,,
SW[1],Input,PIN_AD29,5B,B5B_N0,PIN_AD29,2.5 V,,,,,,,,,,,,,
SW[2],Input,PIN_AC27,5A,B5A_N0,PIN_AC27,2.5 V,,,,,,,,,,,,,
SW[3],Input,PIN_W25,5B,B5B_N0,PIN_W25,2.5 V,,,,,,,,,,,,,
SW[4],Input,PIN_AF29,5A,B5A_N0,PIN_AF29,2.5 V,,,,,,,,,,,,,
SW[5],Input,PIN_AE29,5B,B5B_N0,PIN_AE29,2.5 V,,,,,,,,,,,,,
SW[6],Input,PIN_V23,5A,B5A_N0,PIN_V23,2.5 V,,,,,,,,,,,,,
SW[7],Input,PIN_A11,8A,B8A_N0,PIN_A11,2.5 V,,,,,,,,,,,,,
SW[8],Input,PIN_AA26,5B,B5B_N0,PIN_AA26,2.5 V,,,,,,,,,,,,,
SW[9],Input,PIN_AB28,5B,B5B_N0,PIN_AB28,2.5 V,,,,,,,,,,,,,
