<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'corr_abs_1' is power-on initialization." projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:42.350-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'corr_Q_V' is power-on initialization." projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:41.717-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'corr_I_V' is power-on initialization." projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:41.708-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'carrier_pos_1' is power-on initialization." projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:41.698-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:41.512-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_13') on array 'matched_I_12' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:30.305-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_7') on array 'matched_I_12' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:30.241-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_5') on array 'matched_I_12' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:30.137-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_3') on array 'matched_I_12' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:30.109-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_1') on array 'matched_I_12' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:30.086-0700" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102: variable-indexed range selection may cause suboptimal QoR." projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:17.046-0700" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'fp_int::fp_int()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (receiver.cpp:51:10)" projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:15.207-0700" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'fp_int::fp_int()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (receiver.cpp:50:10)" projectName="receiver" solutionName="solution1" date="2024-05-11T11:31:15.204-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="receiver" solutionName="solution1" date="2024-05-11T11:32:56.910-0700" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
