@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\lcd01\lcdsalto00.vhd":25:2:25:3|Removing sequential instance LC10.outCommands_1[7] because it is equivalent to instance LC10.outCommands_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\lcd01\lcdsalto00.vhd":25:2:25:3|Removing sequential instance LC10.outCommands_1[5] because it is equivalent to instance LC10.outCommands_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\lcd01\lcdsalto00.vhd":25:2:25:3|Removing sequential instance LC10.outCommands_1[3] because it is equivalent to instance LC10.outCommands_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT529 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\lcd01\lcd01\source\div00.vhdl":24:2:24:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including LC00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
