-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity attention is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hidden_states_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    hidden_states_0_V_ce0 : OUT STD_LOGIC;
    hidden_states_0_V_we0 : OUT STD_LOGIC;
    hidden_states_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
    hidden_states_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
    hidden_states_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    hidden_states_0_V_ce1 : OUT STD_LOGIC;
    hidden_states_0_V_q1 : IN STD_LOGIC_VECTOR (37 downto 0);
    final_output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    final_output_0_V_ce0 : OUT STD_LOGIC;
    final_output_0_V_we0 : OUT STD_LOGIC;
    final_output_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
    final_output_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
    final_output_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    final_output_0_V_ce1 : OUT STD_LOGIC;
    final_output_0_V_we1 : OUT STD_LOGIC;
    final_output_0_V_d1 : OUT STD_LOGIC_VECTOR (37 downto 0) );
end;


architecture behav of attention is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (38 downto 0) := "000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (38 downto 0) := "000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (38 downto 0) := "000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (38 downto 0) := "000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (38 downto 0) := "000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (38 downto 0) := "000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (38 downto 0) := "000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (38 downto 0) := "000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (38 downto 0) := "000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (38 downto 0) := "001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (38 downto 0) := "010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (38 downto 0) := "100000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv26_132AE28 : STD_LOGIC_VECTOR (25 downto 0) := "01001100101010111000101000";
    constant ap_const_lv26_12D593F : STD_LOGIC_VECTOR (25 downto 0) := "01001011010101100100111111";
    constant ap_const_lv26_AED1D0 : STD_LOGIC_VECTOR (25 downto 0) := "00101011101101000111010000";
    constant ap_const_lv26_B1C474 : STD_LOGIC_VECTOR (25 downto 0) := "00101100011100010001110100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv117_49E69E2C819CFA2 : STD_LOGIC_VECTOR (116 downto 0) := "000000000000000000000000000000000000000000000000000000000010010011110011010011110001011001000000110011100111110100010";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv117_0 : STD_LOGIC_VECTOR (116 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ln_weight_in_V_ce0 : STD_LOGIC;
    signal ln_weight_in_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal q_weights_ce0 : STD_LOGIC;
    signal q_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_ce0 : STD_LOGIC;
    signal k_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_ce0 : STD_LOGIC;
    signal v_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ln_weight_V_ce0 : STD_LOGIC;
    signal ln_weight_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal o_weights_ce0 : STD_LOGIC;
    signal o_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_366_ap_return : STD_LOGIC_VECTOR (37 downto 0);
    signal reg_449 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_quantize_activation_fu_366_ap_ready : STD_LOGIC;
    signal grp_quantize_activation_fu_366_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal h_fu_460_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal h_reg_708 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sub_ln1265_fu_486_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1265_reg_713 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln176_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln178_fu_498_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln178_reg_721 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal attn_weights_0_V_ad_reg_726 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln178_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal attn_weights_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal attn_weights_0_V_lo_reg_731 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal tmp_89_reg_736 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_537_p2 : STD_LOGIC_VECTOR (116 downto 0);
    signal mul_ln1148_reg_747 : STD_LOGIC_VECTOR (116 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal tmp_91_reg_752 : STD_LOGIC_VECTOR (36 downto 0);
    signal select_ln1148_fu_568_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal select_ln1148_reg_757 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal add_ln208_fu_600_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln208_reg_766 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal sub_ln210_fu_634_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln210_reg_771 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln208_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_660_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln203_reg_776 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln209_fu_676_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln209_reg_784 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal add_ln210_fu_682_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln210_reg_789 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln209_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal quantized_hidden_sta_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_we0 : STD_LOGIC;
    signal quantized_hidden_sta_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_1_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_1_we0 : STD_LOGIC;
    signal quantized_hidden_sta_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_2_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_2_we0 : STD_LOGIC;
    signal quantized_hidden_sta_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_3_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_3_we0 : STD_LOGIC;
    signal quantized_hidden_sta_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_proj_re_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_proj_re_0_V_ce0 : STD_LOGIC;
    signal q_proj_re_0_V_we0 : STD_LOGIC;
    signal q_proj_re_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal q_proj_re_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal q_proj_re_0_V_ce1 : STD_LOGIC;
    signal q_proj_re_0_V_we1 : STD_LOGIC;
    signal k_proj_re_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_proj_re_0_V_ce0 : STD_LOGIC;
    signal k_proj_re_0_V_we0 : STD_LOGIC;
    signal k_proj_re_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal k_proj_re_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal k_proj_re_0_V_ce1 : STD_LOGIC;
    signal k_proj_re_0_V_we1 : STD_LOGIC;
    signal v_proj_re_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal v_proj_re_0_V_ce0 : STD_LOGIC;
    signal v_proj_re_0_V_we0 : STD_LOGIC;
    signal v_proj_re_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal v_proj_re_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal v_proj_re_0_V_ce1 : STD_LOGIC;
    signal v_proj_re_0_V_we1 : STD_LOGIC;
    signal q_proj_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_proj_0_V_ce0 : STD_LOGIC;
    signal q_proj_0_V_we0 : STD_LOGIC;
    signal q_proj_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal q_proj_0_V_ce1 : STD_LOGIC;
    signal q_proj_0_V_q1 : STD_LOGIC_VECTOR (37 downto 0);
    signal k_proj_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_proj_0_V_ce0 : STD_LOGIC;
    signal k_proj_0_V_we0 : STD_LOGIC;
    signal k_proj_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal k_proj_0_V_ce1 : STD_LOGIC;
    signal k_proj_0_V_q1 : STD_LOGIC_VECTOR (37 downto 0);
    signal v_proj_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal v_proj_0_V_ce0 : STD_LOGIC;
    signal v_proj_0_V_we0 : STD_LOGIC;
    signal v_proj_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal q_embed_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_embed_0_V_ce0 : STD_LOGIC;
    signal q_embed_0_V_we0 : STD_LOGIC;
    signal q_embed_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal k_embed_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_embed_0_V_ce0 : STD_LOGIC;
    signal k_embed_0_V_we0 : STD_LOGIC;
    signal k_embed_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal k_cache_upd_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_cache_upd_V_ce0 : STD_LOGIC;
    signal k_cache_upd_V_we0 : STD_LOGIC;
    signal k_cache_upd_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal v_cache_upd_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_cache_upd_V_ce0 : STD_LOGIC;
    signal v_cache_upd_V_we0 : STD_LOGIC;
    signal v_cache_upd_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal k_proj_transposed_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_proj_transposed_V_ce0 : STD_LOGIC;
    signal k_proj_transposed_V_we0 : STD_LOGIC;
    signal k_proj_transposed_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal attn_weights_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal attn_weights_0_V_ce0 : STD_LOGIC;
    signal attn_weights_0_V_we0 : STD_LOGIC;
    signal attn_weights_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal attn_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal attn_output_0_ce0 : STD_LOGIC;
    signal attn_output_0_we0 : STD_LOGIC;
    signal attn_output_0_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal attn_output_2D_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal attn_output_2D_0_V_ce0 : STD_LOGIC;
    signal attn_output_2D_0_V_we0 : STD_LOGIC;
    signal attn_output_2D_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal attn_output_2D_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal attn_output_2D_0_V_ce1 : STD_LOGIC;
    signal attn_output_2D_0_V_q1 : STD_LOGIC_VECTOR (37 downto 0);
    signal quantized_final_outp_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_ce0 : STD_LOGIC;
    signal quantized_final_outp_we0 : STD_LOGIC;
    signal quantized_final_outp_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_1_ce0 : STD_LOGIC;
    signal quantized_final_outp_1_we0 : STD_LOGIC;
    signal quantized_final_outp_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_2_ce0 : STD_LOGIC;
    signal quantized_final_outp_2_we0 : STD_LOGIC;
    signal quantized_final_outp_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_3_ce0 : STD_LOGIC;
    signal quantized_final_outp_3_we0 : STD_LOGIC;
    signal quantized_final_outp_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_319_ap_start : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_ap_done : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_ap_idle : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_ap_ready : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_input_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_319_input_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_input_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_319_input_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_319_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_input_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_319_input_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_319_input_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_input_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_319_input_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_319_input_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_input_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_319_output_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_linear_forward_no_mu_fu_319_output_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_output_0_V_we0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_output_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_linear_forward_no_mu_fu_319_output_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_linear_forward_no_mu_fu_319_output_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_linear_forward_no_mu_fu_319_output_0_V_ce1 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_output_0_V_we1 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_output_0_V_d1 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_linear_forward_no_mu_fu_319_packed_weights_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_319_packed_weights_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_319_packed_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_319_w_scale_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_rms_norm_24_s_fu_340_ap_start : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_340_ap_done : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_340_ap_idle : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_340_ap_ready : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_340_input_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_rms_norm_24_s_fu_340_input_0_V_ce0 : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_340_input_0_V_we0 : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_340_input_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_rms_norm_24_s_fu_340_input_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_rms_norm_24_s_fu_340_weight_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_rms_norm_24_s_fu_340_weight_V_ce0 : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_340_weight_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_softmax_1_2_6_s_fu_349_ap_start : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_349_ap_done : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_349_ap_idle : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_349_ap_ready : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_349_input_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_1_2_6_s_fu_349_input_0_V_ce0 : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_349_input_0_V_we0 : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_349_input_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_quantize_activation_fu_366_ap_start : STD_LOGIC;
    signal grp_quantize_activation_fu_366_ap_idle : STD_LOGIC;
    signal grp_quantize_activation_fu_366_input_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_quantize_activation_fu_366_input_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_input_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_quantize_activation_fu_366_input_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_quantize_activation_fu_366_input_0_V_ce1 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_input_0_V_q1 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_quantize_activation_fu_366_output_states_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_366_output_states_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_366_output_states_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_366_output_states_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_366_output_states_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_366_output_states_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_366_output_states_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_366_output_states_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_366_output_states_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_ap_start : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_ap_done : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_ap_idle : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_ap_ready : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce1 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce1 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_output_q_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_output_q_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_output_q_0_V_we0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_output_q_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_output_k_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_376_output_k_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_output_k_0_V_we0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_376_output_k_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_GEMM_3D_float_1_fu_388_ap_start : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_ap_done : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_ap_idle : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_ap_ready : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_input_1_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_GEMM_3D_float_1_fu_388_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_input_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_GEMM_3D_float_1_fu_388_input_2_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_output_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_GEMM_3D_float_1_fu_388_output_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_output_0_V_we0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_388_output_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_GEMM_3D_float_fu_395_ap_start : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_ap_done : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_ap_idle : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_ap_ready : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_input_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_GEMM_3D_float_fu_395_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_input_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_GEMM_3D_float_fu_395_input_2_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_output_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_GEMM_3D_float_fu_395_output_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_output_0_V_we0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_395_output_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_cache_update_1_fu_402_ap_start : STD_LOGIC;
    signal grp_cache_update_1_fu_402_ap_done : STD_LOGIC;
    signal grp_cache_update_1_fu_402_ap_idle : STD_LOGIC;
    signal grp_cache_update_1_fu_402_ap_ready : STD_LOGIC;
    signal grp_cache_update_1_fu_402_cache_out_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cache_update_1_fu_402_cache_out_V_ce0 : STD_LOGIC;
    signal grp_cache_update_1_fu_402_cache_out_V_we0 : STD_LOGIC;
    signal grp_cache_update_1_fu_402_cache_out_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_cache_update_1_fu_402_update_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cache_update_1_fu_402_update_0_V_ce0 : STD_LOGIC;
    signal grp_cache_update_fu_410_ap_start : STD_LOGIC;
    signal grp_cache_update_fu_410_ap_done : STD_LOGIC;
    signal grp_cache_update_fu_410_ap_idle : STD_LOGIC;
    signal grp_cache_update_fu_410_ap_ready : STD_LOGIC;
    signal grp_cache_update_fu_410_cache_out_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cache_update_fu_410_cache_out_V_ce0 : STD_LOGIC;
    signal grp_cache_update_fu_410_cache_out_V_we0 : STD_LOGIC;
    signal grp_cache_update_fu_410_cache_out_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_cache_update_fu_410_update_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cache_update_fu_410_update_0_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_ap_start : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_ap_done : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_ap_idle : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_ap_ready : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_input_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_transpose_last_two_d_fu_418_input_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_transpose_last_two_d_fu_418_output_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_output_V_we0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_418_output_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_reshape_2D_to_3D_fu_424_ap_start : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_424_ap_done : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_424_ap_idle : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_424_ap_ready : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_424_input_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_reshape_2D_to_3D_fu_424_input_0_V_ce0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_424_input_0_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_reshape_2D_to_3D_fu_424_output_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_reshape_2D_to_3D_fu_424_output_0_V_ce0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_424_output_0_V_we0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_424_output_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_init_2d_mem_fu_430_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_430_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_430_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_430_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_430_mem_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_init_2d_mem_fu_430_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_430_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_430_mem_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_init_2d_mem_fu_436_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_436_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_436_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_436_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_436_mem_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_init_2d_mem_fu_436_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_436_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_436_mem_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_init_2d_mem_fu_442_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_442_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_442_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_442_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_442_mem_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_init_2d_mem_fu_442_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_442_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_442_mem_0_V_d0 : STD_LOGIC_VECTOR (37 downto 0);
    signal h_0_reg_275 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal d_0_0_reg_286 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal h106_0_0_reg_297 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal d107_0_0_reg_308 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_linear_forward_no_mu_fu_319_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_rms_norm_24_s_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_softmax_1_2_6_s_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_quantize_activation_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal grp_apply_rotary_pos_emb_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_GEMM_3D_float_1_fu_388_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_GEMM_3D_float_fu_395_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_cache_update_1_fu_402_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_cache_update_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal grp_transpose_last_two_d_fu_418_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_reshape_2D_to_3D_fu_424_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_430_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_436_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_442_ap_start_reg : STD_LOGIC := '0';
    signal sext_ln1265_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln210_1_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1148_2_fu_586_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_62_fu_474_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_fu_466_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1265_fu_482_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1265_2_fu_504_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1265_fu_508_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln2_fu_526_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal grp_fu_537_p0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sub_ln1148_fu_553_p2 : STD_LOGIC_VECTOR (116 downto 0);
    signal tmp_90_fu_558_p4 : STD_LOGIC_VECTOR (36 downto 0);
    signal sext_ln703_fu_574_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln703_fu_577_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln703_6_fu_583_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln210_fu_606_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_610_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln210_1_fu_622_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln210_fu_618_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln210_2_fu_630_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_64_fu_648_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_63_fu_640_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_fu_656_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln209_fu_666_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln203_fu_687_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln210_fu_697_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal ap_block_state35_on_subcall_done : BOOLEAN;

    component linear_forward_no_mu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_0_V_ce0 : OUT STD_LOGIC;
        input_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_2_0_V_ce0 : OUT STD_LOGIC;
        input_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_3_0_V_ce0 : OUT STD_LOGIC;
        input_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        output_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        output_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_V_ce1 : OUT STD_LOGIC;
        output_0_V_we1 : OUT STD_LOGIC;
        output_0_V_d1 : OUT STD_LOGIC_VECTOR (37 downto 0);
        scales_0_V_read : IN STD_LOGIC_VECTOR (37 downto 0);
        packed_weights_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_ce0 : OUT STD_LOGIC;
        packed_weights_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        w_scale_V : IN STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component rms_norm_24_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_we0 : OUT STD_LOGIC;
        input_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        input_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        weight_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weight_V_ce0 : OUT STD_LOGIC;
        weight_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component softmax_1_2_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_we0 : OUT STD_LOGIC;
        input_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        input_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component quantize_activation IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        input_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce1 : OUT STD_LOGIC;
        input_0_V_q1 : IN STD_LOGIC_VECTOR (37 downto 0);
        output_states_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_0_0_V_we0 : OUT STD_LOGIC;
        output_states_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_1_0_V_we0 : OUT STD_LOGIC;
        output_states_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_2_0_V_we0 : OUT STD_LOGIC;
        output_states_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_3_0_V_we0 : OUT STD_LOGIC;
        output_states_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component apply_rotary_pos_emb IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_q_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_q_0_V_ce0 : OUT STD_LOGIC;
        input_q_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        input_q_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_q_0_V_ce1 : OUT STD_LOGIC;
        input_q_0_V_q1 : IN STD_LOGIC_VECTOR (37 downto 0);
        input_k_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_k_0_V_ce0 : OUT STD_LOGIC;
        input_k_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        input_k_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_k_0_V_ce1 : OUT STD_LOGIC;
        input_k_0_V_q1 : IN STD_LOGIC_VECTOR (37 downto 0);
        output_q_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_q_0_V_ce0 : OUT STD_LOGIC;
        output_q_0_V_we0 : OUT STD_LOGIC;
        output_q_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        output_k_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_k_0_V_ce0 : OUT STD_LOGIC;
        output_k_0_V_we0 : OUT STD_LOGIC;
        output_k_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component GEMM_3D_float_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component GEMM_3D_float IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component cache_update_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cache_out_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        cache_out_V_ce0 : OUT STD_LOGIC;
        cache_out_V_we0 : OUT STD_LOGIC;
        cache_out_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        update_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        update_0_V_ce0 : OUT STD_LOGIC;
        update_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component cache_update IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cache_out_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        cache_out_V_ce0 : OUT STD_LOGIC;
        cache_out_V_we0 : OUT STD_LOGIC;
        cache_out_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        update_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        update_0_V_ce0 : OUT STD_LOGIC;
        update_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component transpose_last_two_d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component reshape_2D_to_3D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (37 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component init_2d_mem IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mem_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        mem_0_V_ce0 : OUT STD_LOGIC;
        mem_0_V_we0 : OUT STD_LOGIC;
        mem_0_V_d0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component dut_mul_60ns_58s_UhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (59 downto 0);
        din1 : IN STD_LOGIC_VECTOR (57 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (116 downto 0) );
    end component;


    component attention_ln_weigwdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component attention_q_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_ln_weigxdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component attention_o_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_quantizyd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component apply_rotary_pos_hbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (37 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component attention_q_proj_Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (37 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component attention_v_proj_Hfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (37 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component attention_k_cacheKfY IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (37 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component attention_attn_weNgs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (37 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    ln_weight_in_V_U : component attention_ln_weigwdI
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_rms_norm_24_s_fu_340_weight_V_address0,
        ce0 => ln_weight_in_V_ce0,
        q0 => ln_weight_in_V_q0);

    q_weights_U : component attention_q_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_319_packed_weights_address0,
        ce0 => q_weights_ce0,
        q0 => q_weights_q0);

    k_weights_U : component attention_k_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_319_packed_weights_address0,
        ce0 => k_weights_ce0,
        q0 => k_weights_q0);

    v_weights_U : component attention_v_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_319_packed_weights_address0,
        ce0 => v_weights_ce0,
        q0 => v_weights_q0);

    ln_weight_V_U : component attention_ln_weigxdS
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_rms_norm_24_s_fu_340_weight_V_address0,
        ce0 => ln_weight_V_ce0,
        q0 => ln_weight_V_q0);

    o_weights_U : component attention_o_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_319_packed_weights_address0,
        ce0 => o_weights_ce0,
        q0 => o_weights_q0);

    quantized_hidden_sta_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_address0,
        ce0 => quantized_hidden_sta_ce0,
        we0 => quantized_hidden_sta_we0,
        d0 => grp_quantize_activation_fu_366_output_states_0_0_V_d0,
        q0 => quantized_hidden_sta_q0);

    quantized_hidden_sta_1_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_1_address0,
        ce0 => quantized_hidden_sta_1_ce0,
        we0 => quantized_hidden_sta_1_we0,
        d0 => grp_quantize_activation_fu_366_output_states_1_0_V_d0,
        q0 => quantized_hidden_sta_1_q0);

    quantized_hidden_sta_2_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_2_address0,
        ce0 => quantized_hidden_sta_2_ce0,
        we0 => quantized_hidden_sta_2_we0,
        d0 => grp_quantize_activation_fu_366_output_states_2_0_V_d0,
        q0 => quantized_hidden_sta_2_q0);

    quantized_hidden_sta_3_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_3_address0,
        ce0 => quantized_hidden_sta_3_ce0,
        we0 => quantized_hidden_sta_3_we0,
        d0 => grp_quantize_activation_fu_366_output_states_3_0_V_d0,
        q0 => quantized_hidden_sta_3_q0);

    q_proj_re_0_V_U : component apply_rotary_pos_hbi
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_proj_re_0_V_address0,
        ce0 => q_proj_re_0_V_ce0,
        we0 => q_proj_re_0_V_we0,
        d0 => q_proj_re_0_V_d0,
        q0 => q_proj_re_0_V_q0,
        address1 => grp_linear_forward_no_mu_fu_319_output_0_V_address1,
        ce1 => q_proj_re_0_V_ce1,
        we1 => q_proj_re_0_V_we1,
        d1 => grp_linear_forward_no_mu_fu_319_output_0_V_d1);

    k_proj_re_0_V_U : component apply_rotary_pos_hbi
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_re_0_V_address0,
        ce0 => k_proj_re_0_V_ce0,
        we0 => k_proj_re_0_V_we0,
        d0 => k_proj_re_0_V_d0,
        q0 => k_proj_re_0_V_q0,
        address1 => grp_linear_forward_no_mu_fu_319_output_0_V_address1,
        ce1 => k_proj_re_0_V_ce1,
        we1 => k_proj_re_0_V_we1,
        d1 => grp_linear_forward_no_mu_fu_319_output_0_V_d1);

    v_proj_re_0_V_U : component apply_rotary_pos_hbi
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_proj_re_0_V_address0,
        ce0 => v_proj_re_0_V_ce0,
        we0 => v_proj_re_0_V_we0,
        d0 => v_proj_re_0_V_d0,
        q0 => v_proj_re_0_V_q0,
        address1 => grp_linear_forward_no_mu_fu_319_output_0_V_address1,
        ce1 => v_proj_re_0_V_ce1,
        we1 => v_proj_re_0_V_we1,
        d1 => grp_linear_forward_no_mu_fu_319_output_0_V_d1);

    q_proj_0_V_U : component attention_q_proj_Ffa
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_proj_0_V_address0,
        ce0 => q_proj_0_V_ce0,
        we0 => q_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_424_output_0_V_d0,
        q0 => q_proj_0_V_q0,
        address1 => grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address1,
        ce1 => q_proj_0_V_ce1,
        q1 => q_proj_0_V_q1);

    k_proj_0_V_U : component attention_q_proj_Ffa
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_0_V_address0,
        ce0 => k_proj_0_V_ce0,
        we0 => k_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_424_output_0_V_d0,
        q0 => k_proj_0_V_q0,
        address1 => grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address1,
        ce1 => k_proj_0_V_ce1,
        q1 => k_proj_0_V_q1);

    v_proj_0_V_U : component attention_v_proj_Hfu
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_proj_0_V_address0,
        ce0 => v_proj_0_V_ce0,
        we0 => v_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_424_output_0_V_d0,
        q0 => v_proj_0_V_q0);

    q_embed_0_V_U : component attention_v_proj_Hfu
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_embed_0_V_address0,
        ce0 => q_embed_0_V_ce0,
        we0 => q_embed_0_V_we0,
        d0 => grp_apply_rotary_pos_emb_fu_376_output_q_0_V_d0,
        q0 => q_embed_0_V_q0);

    k_embed_0_V_U : component attention_v_proj_Hfu
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_embed_0_V_address0,
        ce0 => k_embed_0_V_ce0,
        we0 => k_embed_0_V_we0,
        d0 => grp_apply_rotary_pos_emb_fu_376_output_k_0_V_d0,
        q0 => k_embed_0_V_q0);

    k_cache_upd_V_U : component attention_k_cacheKfY
    generic map (
        DataWidth => 38,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_upd_V_address0,
        ce0 => k_cache_upd_V_ce0,
        we0 => k_cache_upd_V_we0,
        d0 => grp_cache_update_fu_410_cache_out_V_d0,
        q0 => k_cache_upd_V_q0);

    v_cache_upd_V_U : component attention_k_cacheKfY
    generic map (
        DataWidth => 38,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_cache_upd_V_address0,
        ce0 => v_cache_upd_V_ce0,
        we0 => v_cache_upd_V_we0,
        d0 => grp_cache_update_1_fu_402_cache_out_V_d0,
        q0 => v_cache_upd_V_q0);

    k_proj_transposed_V_U : component attention_k_cacheKfY
    generic map (
        DataWidth => 38,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_transposed_V_address0,
        ce0 => k_proj_transposed_V_ce0,
        we0 => k_proj_transposed_V_we0,
        d0 => grp_transpose_last_two_d_fu_418_output_V_d0,
        q0 => k_proj_transposed_V_q0);

    attn_weights_0_V_U : component attention_attn_weNgs
    generic map (
        DataWidth => 38,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_weights_0_V_address0,
        ce0 => attn_weights_0_V_ce0,
        we0 => attn_weights_0_V_we0,
        d0 => attn_weights_0_V_d0,
        q0 => attn_weights_0_V_q0);

    attn_output_0_U : component attention_v_proj_Hfu
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_output_0_address0,
        ce0 => attn_output_0_ce0,
        we0 => attn_output_0_we0,
        d0 => grp_GEMM_3D_float_fu_395_output_0_V_d0,
        q0 => attn_output_0_q0);

    attn_output_2D_0_V_U : component attention_q_proj_Ffa
    generic map (
        DataWidth => 38,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_output_2D_0_V_address0,
        ce0 => attn_output_2D_0_V_ce0,
        we0 => attn_output_2D_0_V_we0,
        d0 => attn_output_2D_0_V_d0,
        q0 => attn_output_2D_0_V_q0,
        address1 => grp_quantize_activation_fu_366_input_0_V_address1,
        ce1 => attn_output_2D_0_V_ce1,
        q1 => attn_output_2D_0_V_q1);

    quantized_final_outp_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_address0,
        ce0 => quantized_final_outp_ce0,
        we0 => quantized_final_outp_we0,
        d0 => grp_quantize_activation_fu_366_output_states_0_0_V_d0,
        q0 => quantized_final_outp_q0);

    quantized_final_outp_1_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_1_address0,
        ce0 => quantized_final_outp_1_ce0,
        we0 => quantized_final_outp_1_we0,
        d0 => grp_quantize_activation_fu_366_output_states_1_0_V_d0,
        q0 => quantized_final_outp_1_q0);

    quantized_final_outp_2_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_2_address0,
        ce0 => quantized_final_outp_2_ce0,
        we0 => quantized_final_outp_2_we0,
        d0 => grp_quantize_activation_fu_366_output_states_2_0_V_d0,
        q0 => quantized_final_outp_2_q0);

    quantized_final_outp_3_U : component attention_quantizyd2
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_3_address0,
        ce0 => quantized_final_outp_3_ce0,
        we0 => quantized_final_outp_3_we0,
        d0 => grp_quantize_activation_fu_366_output_states_3_0_V_d0,
        q0 => quantized_final_outp_3_q0);

    grp_linear_forward_no_mu_fu_319 : component linear_forward_no_mu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_linear_forward_no_mu_fu_319_ap_start,
        ap_done => grp_linear_forward_no_mu_fu_319_ap_done,
        ap_idle => grp_linear_forward_no_mu_fu_319_ap_idle,
        ap_ready => grp_linear_forward_no_mu_fu_319_ap_ready,
        input_0_0_V_address0 => grp_linear_forward_no_mu_fu_319_input_0_0_V_address0,
        input_0_0_V_ce0 => grp_linear_forward_no_mu_fu_319_input_0_0_V_ce0,
        input_0_0_V_q0 => grp_linear_forward_no_mu_fu_319_input_0_0_V_q0,
        input_1_0_V_address0 => grp_linear_forward_no_mu_fu_319_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_linear_forward_no_mu_fu_319_input_1_0_V_ce0,
        input_1_0_V_q0 => grp_linear_forward_no_mu_fu_319_input_1_0_V_q0,
        input_2_0_V_address0 => grp_linear_forward_no_mu_fu_319_input_2_0_V_address0,
        input_2_0_V_ce0 => grp_linear_forward_no_mu_fu_319_input_2_0_V_ce0,
        input_2_0_V_q0 => grp_linear_forward_no_mu_fu_319_input_2_0_V_q0,
        input_3_0_V_address0 => grp_linear_forward_no_mu_fu_319_input_3_0_V_address0,
        input_3_0_V_ce0 => grp_linear_forward_no_mu_fu_319_input_3_0_V_ce0,
        input_3_0_V_q0 => grp_linear_forward_no_mu_fu_319_input_3_0_V_q0,
        output_0_V_address0 => grp_linear_forward_no_mu_fu_319_output_0_V_address0,
        output_0_V_ce0 => grp_linear_forward_no_mu_fu_319_output_0_V_ce0,
        output_0_V_we0 => grp_linear_forward_no_mu_fu_319_output_0_V_we0,
        output_0_V_d0 => grp_linear_forward_no_mu_fu_319_output_0_V_d0,
        output_0_V_q0 => grp_linear_forward_no_mu_fu_319_output_0_V_q0,
        output_0_V_address1 => grp_linear_forward_no_mu_fu_319_output_0_V_address1,
        output_0_V_ce1 => grp_linear_forward_no_mu_fu_319_output_0_V_ce1,
        output_0_V_we1 => grp_linear_forward_no_mu_fu_319_output_0_V_we1,
        output_0_V_d1 => grp_linear_forward_no_mu_fu_319_output_0_V_d1,
        scales_0_V_read => reg_449,
        packed_weights_address0 => grp_linear_forward_no_mu_fu_319_packed_weights_address0,
        packed_weights_ce0 => grp_linear_forward_no_mu_fu_319_packed_weights_ce0,
        packed_weights_q0 => grp_linear_forward_no_mu_fu_319_packed_weights_q0,
        w_scale_V => grp_linear_forward_no_mu_fu_319_w_scale_V);

    grp_rms_norm_24_s_fu_340 : component rms_norm_24_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rms_norm_24_s_fu_340_ap_start,
        ap_done => grp_rms_norm_24_s_fu_340_ap_done,
        ap_idle => grp_rms_norm_24_s_fu_340_ap_idle,
        ap_ready => grp_rms_norm_24_s_fu_340_ap_ready,
        input_0_V_address0 => grp_rms_norm_24_s_fu_340_input_0_V_address0,
        input_0_V_ce0 => grp_rms_norm_24_s_fu_340_input_0_V_ce0,
        input_0_V_we0 => grp_rms_norm_24_s_fu_340_input_0_V_we0,
        input_0_V_d0 => grp_rms_norm_24_s_fu_340_input_0_V_d0,
        input_0_V_q0 => grp_rms_norm_24_s_fu_340_input_0_V_q0,
        weight_V_address0 => grp_rms_norm_24_s_fu_340_weight_V_address0,
        weight_V_ce0 => grp_rms_norm_24_s_fu_340_weight_V_ce0,
        weight_V_q0 => grp_rms_norm_24_s_fu_340_weight_V_q0);

    grp_softmax_1_2_6_s_fu_349 : component softmax_1_2_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_1_2_6_s_fu_349_ap_start,
        ap_done => grp_softmax_1_2_6_s_fu_349_ap_done,
        ap_idle => grp_softmax_1_2_6_s_fu_349_ap_idle,
        ap_ready => grp_softmax_1_2_6_s_fu_349_ap_ready,
        input_0_V_address0 => grp_softmax_1_2_6_s_fu_349_input_0_V_address0,
        input_0_V_ce0 => grp_softmax_1_2_6_s_fu_349_input_0_V_ce0,
        input_0_V_we0 => grp_softmax_1_2_6_s_fu_349_input_0_V_we0,
        input_0_V_d0 => grp_softmax_1_2_6_s_fu_349_input_0_V_d0,
        input_0_V_q0 => attn_weights_0_V_q0);

    grp_quantize_activation_fu_366 : component quantize_activation
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_quantize_activation_fu_366_ap_start,
        ap_done => grp_quantize_activation_fu_366_ap_done,
        ap_idle => grp_quantize_activation_fu_366_ap_idle,
        ap_ready => grp_quantize_activation_fu_366_ap_ready,
        input_0_V_address0 => grp_quantize_activation_fu_366_input_0_V_address0,
        input_0_V_ce0 => grp_quantize_activation_fu_366_input_0_V_ce0,
        input_0_V_q0 => grp_quantize_activation_fu_366_input_0_V_q0,
        input_0_V_address1 => grp_quantize_activation_fu_366_input_0_V_address1,
        input_0_V_ce1 => grp_quantize_activation_fu_366_input_0_V_ce1,
        input_0_V_q1 => grp_quantize_activation_fu_366_input_0_V_q1,
        output_states_0_0_V_address0 => grp_quantize_activation_fu_366_output_states_0_0_V_address0,
        output_states_0_0_V_ce0 => grp_quantize_activation_fu_366_output_states_0_0_V_ce0,
        output_states_0_0_V_we0 => grp_quantize_activation_fu_366_output_states_0_0_V_we0,
        output_states_0_0_V_d0 => grp_quantize_activation_fu_366_output_states_0_0_V_d0,
        output_states_1_0_V_address0 => grp_quantize_activation_fu_366_output_states_1_0_V_address0,
        output_states_1_0_V_ce0 => grp_quantize_activation_fu_366_output_states_1_0_V_ce0,
        output_states_1_0_V_we0 => grp_quantize_activation_fu_366_output_states_1_0_V_we0,
        output_states_1_0_V_d0 => grp_quantize_activation_fu_366_output_states_1_0_V_d0,
        output_states_2_0_V_address0 => grp_quantize_activation_fu_366_output_states_2_0_V_address0,
        output_states_2_0_V_ce0 => grp_quantize_activation_fu_366_output_states_2_0_V_ce0,
        output_states_2_0_V_we0 => grp_quantize_activation_fu_366_output_states_2_0_V_we0,
        output_states_2_0_V_d0 => grp_quantize_activation_fu_366_output_states_2_0_V_d0,
        output_states_3_0_V_address0 => grp_quantize_activation_fu_366_output_states_3_0_V_address0,
        output_states_3_0_V_ce0 => grp_quantize_activation_fu_366_output_states_3_0_V_ce0,
        output_states_3_0_V_we0 => grp_quantize_activation_fu_366_output_states_3_0_V_we0,
        output_states_3_0_V_d0 => grp_quantize_activation_fu_366_output_states_3_0_V_d0,
        ap_return => grp_quantize_activation_fu_366_ap_return);

    grp_apply_rotary_pos_emb_fu_376 : component apply_rotary_pos_emb
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_apply_rotary_pos_emb_fu_376_ap_start,
        ap_done => grp_apply_rotary_pos_emb_fu_376_ap_done,
        ap_idle => grp_apply_rotary_pos_emb_fu_376_ap_idle,
        ap_ready => grp_apply_rotary_pos_emb_fu_376_ap_ready,
        input_q_0_V_address0 => grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address0,
        input_q_0_V_ce0 => grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce0,
        input_q_0_V_q0 => q_proj_0_V_q0,
        input_q_0_V_address1 => grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address1,
        input_q_0_V_ce1 => grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce1,
        input_q_0_V_q1 => q_proj_0_V_q1,
        input_k_0_V_address0 => grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address0,
        input_k_0_V_ce0 => grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce0,
        input_k_0_V_q0 => k_proj_0_V_q0,
        input_k_0_V_address1 => grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address1,
        input_k_0_V_ce1 => grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce1,
        input_k_0_V_q1 => k_proj_0_V_q1,
        output_q_0_V_address0 => grp_apply_rotary_pos_emb_fu_376_output_q_0_V_address0,
        output_q_0_V_ce0 => grp_apply_rotary_pos_emb_fu_376_output_q_0_V_ce0,
        output_q_0_V_we0 => grp_apply_rotary_pos_emb_fu_376_output_q_0_V_we0,
        output_q_0_V_d0 => grp_apply_rotary_pos_emb_fu_376_output_q_0_V_d0,
        output_k_0_V_address0 => grp_apply_rotary_pos_emb_fu_376_output_k_0_V_address0,
        output_k_0_V_ce0 => grp_apply_rotary_pos_emb_fu_376_output_k_0_V_ce0,
        output_k_0_V_we0 => grp_apply_rotary_pos_emb_fu_376_output_k_0_V_we0,
        output_k_0_V_d0 => grp_apply_rotary_pos_emb_fu_376_output_k_0_V_d0);

    grp_GEMM_3D_float_1_fu_388 : component GEMM_3D_float_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_GEMM_3D_float_1_fu_388_ap_start,
        ap_done => grp_GEMM_3D_float_1_fu_388_ap_done,
        ap_idle => grp_GEMM_3D_float_1_fu_388_ap_idle,
        ap_ready => grp_GEMM_3D_float_1_fu_388_ap_ready,
        input_1_0_V_address0 => grp_GEMM_3D_float_1_fu_388_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_GEMM_3D_float_1_fu_388_input_1_0_V_ce0,
        input_1_0_V_q0 => q_embed_0_V_q0,
        input_2_V_address0 => grp_GEMM_3D_float_1_fu_388_input_2_V_address0,
        input_2_V_ce0 => grp_GEMM_3D_float_1_fu_388_input_2_V_ce0,
        input_2_V_q0 => k_proj_transposed_V_q0,
        output_0_V_address0 => grp_GEMM_3D_float_1_fu_388_output_0_V_address0,
        output_0_V_ce0 => grp_GEMM_3D_float_1_fu_388_output_0_V_ce0,
        output_0_V_we0 => grp_GEMM_3D_float_1_fu_388_output_0_V_we0,
        output_0_V_d0 => grp_GEMM_3D_float_1_fu_388_output_0_V_d0);

    grp_GEMM_3D_float_fu_395 : component GEMM_3D_float
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_GEMM_3D_float_fu_395_ap_start,
        ap_done => grp_GEMM_3D_float_fu_395_ap_done,
        ap_idle => grp_GEMM_3D_float_fu_395_ap_idle,
        ap_ready => grp_GEMM_3D_float_fu_395_ap_ready,
        input_1_0_V_address0 => grp_GEMM_3D_float_fu_395_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_GEMM_3D_float_fu_395_input_1_0_V_ce0,
        input_1_0_V_q0 => attn_weights_0_V_q0,
        input_2_V_address0 => grp_GEMM_3D_float_fu_395_input_2_V_address0,
        input_2_V_ce0 => grp_GEMM_3D_float_fu_395_input_2_V_ce0,
        input_2_V_q0 => v_cache_upd_V_q0,
        output_0_V_address0 => grp_GEMM_3D_float_fu_395_output_0_V_address0,
        output_0_V_ce0 => grp_GEMM_3D_float_fu_395_output_0_V_ce0,
        output_0_V_we0 => grp_GEMM_3D_float_fu_395_output_0_V_we0,
        output_0_V_d0 => grp_GEMM_3D_float_fu_395_output_0_V_d0);

    grp_cache_update_1_fu_402 : component cache_update_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cache_update_1_fu_402_ap_start,
        ap_done => grp_cache_update_1_fu_402_ap_done,
        ap_idle => grp_cache_update_1_fu_402_ap_idle,
        ap_ready => grp_cache_update_1_fu_402_ap_ready,
        cache_out_V_address0 => grp_cache_update_1_fu_402_cache_out_V_address0,
        cache_out_V_ce0 => grp_cache_update_1_fu_402_cache_out_V_ce0,
        cache_out_V_we0 => grp_cache_update_1_fu_402_cache_out_V_we0,
        cache_out_V_d0 => grp_cache_update_1_fu_402_cache_out_V_d0,
        update_0_V_address0 => grp_cache_update_1_fu_402_update_0_V_address0,
        update_0_V_ce0 => grp_cache_update_1_fu_402_update_0_V_ce0,
        update_0_V_q0 => v_proj_0_V_q0);

    grp_cache_update_fu_410 : component cache_update
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cache_update_fu_410_ap_start,
        ap_done => grp_cache_update_fu_410_ap_done,
        ap_idle => grp_cache_update_fu_410_ap_idle,
        ap_ready => grp_cache_update_fu_410_ap_ready,
        cache_out_V_address0 => grp_cache_update_fu_410_cache_out_V_address0,
        cache_out_V_ce0 => grp_cache_update_fu_410_cache_out_V_ce0,
        cache_out_V_we0 => grp_cache_update_fu_410_cache_out_V_we0,
        cache_out_V_d0 => grp_cache_update_fu_410_cache_out_V_d0,
        update_0_V_address0 => grp_cache_update_fu_410_update_0_V_address0,
        update_0_V_ce0 => grp_cache_update_fu_410_update_0_V_ce0,
        update_0_V_q0 => k_embed_0_V_q0);

    grp_transpose_last_two_d_fu_418 : component transpose_last_two_d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_transpose_last_two_d_fu_418_ap_start,
        ap_done => grp_transpose_last_two_d_fu_418_ap_done,
        ap_idle => grp_transpose_last_two_d_fu_418_ap_idle,
        ap_ready => grp_transpose_last_two_d_fu_418_ap_ready,
        input_V_address0 => grp_transpose_last_two_d_fu_418_input_V_address0,
        input_V_ce0 => grp_transpose_last_two_d_fu_418_input_V_ce0,
        input_V_q0 => k_cache_upd_V_q0,
        output_V_address0 => grp_transpose_last_two_d_fu_418_output_V_address0,
        output_V_ce0 => grp_transpose_last_two_d_fu_418_output_V_ce0,
        output_V_we0 => grp_transpose_last_two_d_fu_418_output_V_we0,
        output_V_d0 => grp_transpose_last_two_d_fu_418_output_V_d0);

    grp_reshape_2D_to_3D_fu_424 : component reshape_2D_to_3D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reshape_2D_to_3D_fu_424_ap_start,
        ap_done => grp_reshape_2D_to_3D_fu_424_ap_done,
        ap_idle => grp_reshape_2D_to_3D_fu_424_ap_idle,
        ap_ready => grp_reshape_2D_to_3D_fu_424_ap_ready,
        input_0_V_address0 => grp_reshape_2D_to_3D_fu_424_input_0_V_address0,
        input_0_V_ce0 => grp_reshape_2D_to_3D_fu_424_input_0_V_ce0,
        input_0_V_q0 => grp_reshape_2D_to_3D_fu_424_input_0_V_q0,
        output_0_V_address0 => grp_reshape_2D_to_3D_fu_424_output_0_V_address0,
        output_0_V_ce0 => grp_reshape_2D_to_3D_fu_424_output_0_V_ce0,
        output_0_V_we0 => grp_reshape_2D_to_3D_fu_424_output_0_V_we0,
        output_0_V_d0 => grp_reshape_2D_to_3D_fu_424_output_0_V_d0);

    grp_init_2d_mem_fu_430 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_430_ap_start,
        ap_done => grp_init_2d_mem_fu_430_ap_done,
        ap_idle => grp_init_2d_mem_fu_430_ap_idle,
        ap_ready => grp_init_2d_mem_fu_430_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_430_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_430_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_430_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_430_mem_0_V_d0);

    grp_init_2d_mem_fu_436 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_436_ap_start,
        ap_done => grp_init_2d_mem_fu_436_ap_done,
        ap_idle => grp_init_2d_mem_fu_436_ap_idle,
        ap_ready => grp_init_2d_mem_fu_436_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_436_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_436_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_436_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_436_mem_0_V_d0);

    grp_init_2d_mem_fu_442 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_442_ap_start,
        ap_done => grp_init_2d_mem_fu_442_ap_done,
        ap_idle => grp_init_2d_mem_fu_442_ap_idle,
        ap_ready => grp_init_2d_mem_fu_442_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_442_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_442_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_442_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_442_mem_0_V_d0);

    dut_mul_60ns_58s_UhA_U67 : component dut_mul_60ns_58s_UhA
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 60,
        din1_WIDTH => 58,
        dout_WIDTH => 117)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_537_p0,
        din1 => shl_ln2_fu_526_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_537_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_GEMM_3D_float_1_fu_388_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_GEMM_3D_float_1_fu_388_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_GEMM_3D_float_1_fu_388_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GEMM_3D_float_1_fu_388_ap_ready = ap_const_logic_1)) then 
                    grp_GEMM_3D_float_1_fu_388_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_GEMM_3D_float_fu_395_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_GEMM_3D_float_fu_395_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_GEMM_3D_float_fu_395_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GEMM_3D_float_fu_395_ap_ready = ap_const_logic_1)) then 
                    grp_GEMM_3D_float_fu_395_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_apply_rotary_pos_emb_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_apply_rotary_pos_emb_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_apply_rotary_pos_emb_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_rotary_pos_emb_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_apply_rotary_pos_emb_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cache_update_1_fu_402_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cache_update_1_fu_402_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_cache_update_1_fu_402_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cache_update_1_fu_402_ap_ready = ap_const_logic_1)) then 
                    grp_cache_update_1_fu_402_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cache_update_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cache_update_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_cache_update_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cache_update_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_cache_update_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_430_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_430_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln208_fu_594_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
                    grp_init_2d_mem_fu_430_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_430_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_430_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_436_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_436_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_init_2d_mem_fu_436_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_436_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_436_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_442_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_442_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_init_2d_mem_fu_442_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_442_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_442_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_linear_forward_no_mu_fu_319_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_linear_forward_no_mu_fu_319_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_linear_forward_no_mu_fu_319_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_linear_forward_no_mu_fu_319_ap_ready = ap_const_logic_1)) then 
                    grp_linear_forward_no_mu_fu_319_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quantize_activation_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_quantize_activation_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_quantize_activation_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quantize_activation_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_quantize_activation_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reshape_2D_to_3D_fu_424_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reshape_2D_to_3D_fu_424_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_reshape_2D_to_3D_fu_424_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reshape_2D_to_3D_fu_424_ap_ready = ap_const_logic_1)) then 
                    grp_reshape_2D_to_3D_fu_424_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rms_norm_24_s_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rms_norm_24_s_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln208_fu_594_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
                    grp_rms_norm_24_s_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rms_norm_24_s_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_rms_norm_24_s_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_1_2_6_s_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_1_2_6_s_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln176_fu_454_p2 = ap_const_lv1_1))) then 
                    grp_softmax_1_2_6_s_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_1_2_6_s_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_1_2_6_s_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_transpose_last_two_d_fu_418_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_transpose_last_two_d_fu_418_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_transpose_last_two_d_fu_418_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_transpose_last_two_d_fu_418_ap_ready = ap_const_logic_1)) then 
                    grp_transpose_last_two_d_fu_418_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    d107_0_0_reg_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                d107_0_0_reg_308 <= add_ln209_reg_784;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln208_fu_594_p2 = ap_const_lv1_0))) then 
                d107_0_0_reg_308 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    d_0_0_reg_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                d_0_0_reg_286 <= add_ln178_reg_721;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln176_fu_454_p2 = ap_const_lv1_0))) then 
                d_0_0_reg_286 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    h106_0_0_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln209_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                h106_0_0_reg_297 <= add_ln208_reg_766;
            elsif (((grp_GEMM_3D_float_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                h106_0_0_reg_297 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    h_0_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln178_fu_492_p2 = ap_const_lv1_1))) then 
                h_0_reg_275 <= h_reg_708;
            elsif (((grp_GEMM_3D_float_1_fu_388_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                h_0_reg_275 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add_ln178_reg_721 <= add_ln178_fu_498_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                add_ln208_reg_766 <= add_ln208_fu_600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                add_ln209_reg_784 <= add_ln209_fu_676_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln209_fu_670_p2 = ap_const_lv1_0))) then
                add_ln210_reg_789 <= add_ln210_fu_682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln178_fu_492_p2 = ap_const_lv1_0))) then
                attn_weights_0_V_ad_reg_726 <= sext_ln1265_fu_513_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                attn_weights_0_V_lo_reg_731 <= attn_weights_0_V_q0;
                tmp_89_reg_736 <= attn_weights_0_V_q0(37 downto 37);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                h_reg_708 <= h_fu_460_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                mul_ln1148_reg_747 <= grp_fu_537_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state37) and (grp_quantize_activation_fu_366_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_quantize_activation_fu_366_ap_done = ap_const_logic_1)))) then
                reg_449 <= grp_quantize_activation_fu_366_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                select_ln1148_reg_757 <= select_ln1148_fu_568_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln176_fu_454_p2 = ap_const_lv1_0))) then
                    sub_ln1265_reg_713(4 downto 1) <= sub_ln1265_fu_486_p2(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln208_fu_594_p2 = ap_const_lv1_0))) then
                    sub_ln203_reg_776(5 downto 2) <= sub_ln203_fu_660_p2(5 downto 2);
                    sub_ln210_reg_771(5 downto 2) <= sub_ln210_fu_634_p2(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and (tmp_89_reg_736 = ap_const_lv1_0))) then
                tmp_91_reg_752 <= grp_fu_537_p2(116 downto 80);
            end if;
        end if;
    end process;
    sub_ln1265_reg_713(0) <= '0';
    sub_ln210_reg_771(1 downto 0) <= "00";
    sub_ln203_reg_776(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, grp_quantize_activation_fu_366_ap_done, ap_CS_fsm_state37, ap_CS_fsm_state19, icmp_ln176_fu_454_p2, ap_CS_fsm_state20, icmp_ln178_fu_492_p2, ap_CS_fsm_state32, icmp_ln208_fu_594_p2, ap_CS_fsm_state33, icmp_ln209_fu_670_p2, grp_linear_forward_no_mu_fu_319_ap_done, grp_softmax_1_2_6_s_fu_349_ap_done, grp_GEMM_3D_float_1_fu_388_ap_done, grp_GEMM_3D_float_fu_395_ap_done, grp_transpose_last_two_d_fu_418_ap_done, ap_CS_fsm_state18, ap_CS_fsm_state31, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39, ap_CS_fsm_state2, ap_CS_fsm_state35, ap_CS_fsm_state29, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_block_state2_on_subcall_done, ap_block_state8_on_subcall_done, ap_block_state10_on_subcall_done, ap_block_state12_on_subcall_done, ap_block_state14_on_subcall_done, ap_block_state35_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_quantize_activation_fu_366_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_linear_forward_no_mu_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_transpose_last_two_d_fu_418_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_GEMM_3D_float_1_fu_388_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln176_fu_454_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln178_fu_492_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state29 => 
                if (((grp_softmax_1_2_6_s_fu_349_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_GEMM_3D_float_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln208_fu_594_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state33 => 
                if (((icmp_ln209_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_boolean_0 = ap_block_state35_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (grp_quantize_activation_fu_366_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_linear_forward_no_mu_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1265_fu_508_p2 <= std_logic_vector(unsigned(sub_ln1265_reg_713) + unsigned(zext_ln1265_2_fu_504_p1));
    add_ln178_fu_498_p2 <= std_logic_vector(unsigned(d_0_0_reg_286) + unsigned(ap_const_lv3_1));
    add_ln203_fu_687_p2 <= std_logic_vector(unsigned(sub_ln203_reg_776) + unsigned(zext_ln209_fu_666_p1));
    add_ln208_fu_600_p2 <= std_logic_vector(unsigned(h106_0_0_reg_297) + unsigned(ap_const_lv2_1));
    add_ln209_fu_676_p2 <= std_logic_vector(unsigned(d107_0_0_reg_308) + unsigned(ap_const_lv4_1));
    add_ln210_fu_682_p2 <= std_logic_vector(unsigned(zext_ln209_fu_666_p1) + unsigned(sub_ln210_reg_771));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state10_on_subcall_done_assign_proc : process(grp_linear_forward_no_mu_fu_319_ap_done, grp_reshape_2D_to_3D_fu_424_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_424_ap_done = ap_const_logic_0) or (grp_linear_forward_no_mu_fu_319_ap_done = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_ap_done, grp_reshape_2D_to_3D_fu_424_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_424_ap_done = ap_const_logic_0) or (grp_apply_rotary_pos_emb_fu_376_ap_done = ap_const_logic_0));
    end process;


    ap_block_state14_on_subcall_done_assign_proc : process(grp_cache_update_1_fu_402_ap_done, grp_cache_update_fu_410_ap_done)
    begin
                ap_block_state14_on_subcall_done <= ((grp_cache_update_fu_410_ap_done = ap_const_logic_0) or (grp_cache_update_1_fu_402_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_rms_norm_24_s_fu_340_ap_done, grp_init_2d_mem_fu_430_ap_done, grp_init_2d_mem_fu_436_ap_done, grp_init_2d_mem_fu_442_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_init_2d_mem_fu_442_ap_done = ap_const_logic_0) or (grp_init_2d_mem_fu_436_ap_done = ap_const_logic_0) or (grp_init_2d_mem_fu_430_ap_done = ap_const_logic_0) or (grp_rms_norm_24_s_fu_340_ap_done = ap_const_logic_0));
    end process;


    ap_block_state35_on_subcall_done_assign_proc : process(grp_rms_norm_24_s_fu_340_ap_done, grp_init_2d_mem_fu_430_ap_done)
    begin
                ap_block_state35_on_subcall_done <= ((grp_init_2d_mem_fu_430_ap_done = ap_const_logic_0) or (grp_rms_norm_24_s_fu_340_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_linear_forward_no_mu_fu_319_ap_done, grp_reshape_2D_to_3D_fu_424_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_424_ap_done = ap_const_logic_0) or (grp_linear_forward_no_mu_fu_319_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_linear_forward_no_mu_fu_319_ap_done, ap_CS_fsm_state39)
    begin
        if ((((grp_linear_forward_no_mu_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_linear_forward_no_mu_fu_319_ap_done, ap_CS_fsm_state39)
    begin
        if (((grp_linear_forward_no_mu_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_0_address0_assign_proc : process(ap_CS_fsm_state33, grp_GEMM_3D_float_fu_395_output_0_V_address0, ap_CS_fsm_state31, sext_ln203_fu_692_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_0_address0 <= sext_ln203_fu_692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_output_0_address0 <= grp_GEMM_3D_float_fu_395_output_0_V_address0;
        else 
            attn_output_0_address0 <= "XXXXX";
        end if; 
    end process;


    attn_output_0_ce0_assign_proc : process(ap_CS_fsm_state33, grp_GEMM_3D_float_fu_395_output_0_V_ce0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_output_0_ce0 <= grp_GEMM_3D_float_fu_395_output_0_V_ce0;
        else 
            attn_output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_0_we0_assign_proc : process(grp_GEMM_3D_float_fu_395_output_0_V_we0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_output_0_we0 <= grp_GEMM_3D_float_fu_395_output_0_V_we0;
        else 
            attn_output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_address0_assign_proc : process(ap_CS_fsm_state37, grp_rms_norm_24_s_fu_340_input_0_V_address0, grp_quantize_activation_fu_366_input_0_V_address0, ap_CS_fsm_state34, ap_CS_fsm_state35, zext_ln210_1_fu_700_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            attn_output_2D_0_V_address0 <= zext_ln210_1_fu_700_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            attn_output_2D_0_V_address0 <= grp_quantize_activation_fu_366_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_address0 <= grp_rms_norm_24_s_fu_340_input_0_V_address0;
        else 
            attn_output_2D_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    attn_output_2D_0_V_ce0_assign_proc : process(ap_CS_fsm_state37, grp_rms_norm_24_s_fu_340_input_0_V_ce0, grp_quantize_activation_fu_366_input_0_V_ce0, ap_CS_fsm_state34, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            attn_output_2D_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            attn_output_2D_0_V_ce0 <= grp_quantize_activation_fu_366_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_ce0 <= grp_rms_norm_24_s_fu_340_input_0_V_ce0;
        else 
            attn_output_2D_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_ce1_assign_proc : process(ap_CS_fsm_state37, grp_quantize_activation_fu_366_input_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            attn_output_2D_0_V_ce1 <= grp_quantize_activation_fu_366_input_0_V_ce1;
        else 
            attn_output_2D_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_d0_assign_proc : process(attn_output_0_q0, grp_rms_norm_24_s_fu_340_input_0_V_d0, ap_CS_fsm_state34, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            attn_output_2D_0_V_d0 <= attn_output_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_d0 <= grp_rms_norm_24_s_fu_340_input_0_V_d0;
        else 
            attn_output_2D_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    attn_output_2D_0_V_we0_assign_proc : process(grp_rms_norm_24_s_fu_340_input_0_V_we0, ap_CS_fsm_state34, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            attn_output_2D_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_we0 <= grp_rms_norm_24_s_fu_340_input_0_V_we0;
        else 
            attn_output_2D_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_weights_0_V_address0_assign_proc : process(ap_CS_fsm_state20, attn_weights_0_V_ad_reg_726, grp_softmax_1_2_6_s_fu_349_input_0_V_address0, grp_GEMM_3D_float_1_fu_388_output_0_V_address0, grp_GEMM_3D_float_fu_395_input_1_0_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state28, ap_CS_fsm_state31, ap_CS_fsm_state29, sext_ln1265_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            attn_weights_0_V_address0 <= attn_weights_0_V_ad_reg_726;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            attn_weights_0_V_address0 <= sext_ln1265_fu_513_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_weights_0_V_address0 <= grp_GEMM_3D_float_fu_395_input_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_address0 <= grp_GEMM_3D_float_1_fu_388_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_address0 <= grp_softmax_1_2_6_s_fu_349_input_0_V_address0;
        else 
            attn_weights_0_V_address0 <= "XXXX";
        end if; 
    end process;


    attn_weights_0_V_ce0_assign_proc : process(ap_CS_fsm_state20, grp_softmax_1_2_6_s_fu_349_input_0_V_ce0, grp_GEMM_3D_float_1_fu_388_output_0_V_ce0, grp_GEMM_3D_float_fu_395_input_1_0_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state28, ap_CS_fsm_state31, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            attn_weights_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_weights_0_V_ce0 <= grp_GEMM_3D_float_fu_395_input_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_ce0 <= grp_GEMM_3D_float_1_fu_388_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_ce0 <= grp_softmax_1_2_6_s_fu_349_input_0_V_ce0;
        else 
            attn_weights_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_weights_0_V_d0_assign_proc : process(grp_softmax_1_2_6_s_fu_349_input_0_V_d0, grp_GEMM_3D_float_1_fu_388_output_0_V_d0, ap_CS_fsm_state18, ap_CS_fsm_state28, ap_CS_fsm_state29, select_ln1148_2_fu_586_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            attn_weights_0_V_d0 <= select_ln1148_2_fu_586_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_d0 <= grp_GEMM_3D_float_1_fu_388_output_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_d0 <= grp_softmax_1_2_6_s_fu_349_input_0_V_d0;
        else 
            attn_weights_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    attn_weights_0_V_we0_assign_proc : process(grp_softmax_1_2_6_s_fu_349_input_0_V_we0, grp_GEMM_3D_float_1_fu_388_output_0_V_we0, ap_CS_fsm_state18, ap_CS_fsm_state28, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            attn_weights_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_we0 <= grp_GEMM_3D_float_1_fu_388_output_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_we0 <= grp_softmax_1_2_6_s_fu_349_input_0_V_we0;
        else 
            attn_weights_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_address0, grp_init_2d_mem_fu_430_mem_0_V_address0, ap_CS_fsm_state39, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_address0 <= grp_init_2d_mem_fu_430_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            final_output_0_V_address0 <= grp_linear_forward_no_mu_fu_319_output_0_V_address0;
        else 
            final_output_0_V_address0 <= "XXXXX";
        end if; 
    end process;

    final_output_0_V_address1 <= grp_linear_forward_no_mu_fu_319_output_0_V_address1;

    final_output_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce0, grp_init_2d_mem_fu_430_mem_0_V_ce0, ap_CS_fsm_state39, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_ce0 <= grp_init_2d_mem_fu_430_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            final_output_0_V_ce0 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce0;
        else 
            final_output_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce1, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            final_output_0_V_ce1 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce1;
        else 
            final_output_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_d0, grp_init_2d_mem_fu_430_mem_0_V_d0, ap_CS_fsm_state39, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_d0 <= grp_init_2d_mem_fu_430_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            final_output_0_V_d0 <= grp_linear_forward_no_mu_fu_319_output_0_V_d0;
        else 
            final_output_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    final_output_0_V_d1 <= grp_linear_forward_no_mu_fu_319_output_0_V_d1;

    final_output_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we0, grp_init_2d_mem_fu_430_mem_0_V_we0, ap_CS_fsm_state39, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_we0 <= grp_init_2d_mem_fu_430_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            final_output_0_V_we0 <= grp_linear_forward_no_mu_fu_319_output_0_V_we0;
        else 
            final_output_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we1, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            final_output_0_V_we1 <= grp_linear_forward_no_mu_fu_319_output_0_V_we1;
        else 
            final_output_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_GEMM_3D_float_1_fu_388_ap_start <= grp_GEMM_3D_float_1_fu_388_ap_start_reg;
    grp_GEMM_3D_float_fu_395_ap_start <= grp_GEMM_3D_float_fu_395_ap_start_reg;
    grp_apply_rotary_pos_emb_fu_376_ap_start <= grp_apply_rotary_pos_emb_fu_376_ap_start_reg;
    grp_cache_update_1_fu_402_ap_start <= grp_cache_update_1_fu_402_ap_start_reg;
    grp_cache_update_fu_410_ap_start <= grp_cache_update_fu_410_ap_start_reg;
    grp_fu_537_p0 <= ap_const_lv117_49E69E2C819CFA2(60 - 1 downto 0);
    grp_init_2d_mem_fu_430_ap_start <= grp_init_2d_mem_fu_430_ap_start_reg;
    grp_init_2d_mem_fu_436_ap_start <= grp_init_2d_mem_fu_436_ap_start_reg;
    grp_init_2d_mem_fu_442_ap_start <= grp_init_2d_mem_fu_442_ap_start_reg;
    grp_linear_forward_no_mu_fu_319_ap_start <= grp_linear_forward_no_mu_fu_319_ap_start_reg;

    grp_linear_forward_no_mu_fu_319_input_0_0_V_q0_assign_proc : process(quantized_hidden_sta_q0, quantized_final_outp_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_linear_forward_no_mu_fu_319_input_0_0_V_q0 <= quantized_final_outp_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_319_input_0_0_V_q0 <= quantized_hidden_sta_q0;
        else 
            grp_linear_forward_no_mu_fu_319_input_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_319_input_1_0_V_q0_assign_proc : process(quantized_hidden_sta_1_q0, quantized_final_outp_1_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_linear_forward_no_mu_fu_319_input_1_0_V_q0 <= quantized_final_outp_1_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_319_input_1_0_V_q0 <= quantized_hidden_sta_1_q0;
        else 
            grp_linear_forward_no_mu_fu_319_input_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_319_input_2_0_V_q0_assign_proc : process(quantized_hidden_sta_2_q0, quantized_final_outp_2_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_linear_forward_no_mu_fu_319_input_2_0_V_q0 <= quantized_final_outp_2_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_319_input_2_0_V_q0 <= quantized_hidden_sta_2_q0;
        else 
            grp_linear_forward_no_mu_fu_319_input_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_319_input_3_0_V_q0_assign_proc : process(quantized_hidden_sta_3_q0, quantized_final_outp_3_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_linear_forward_no_mu_fu_319_input_3_0_V_q0 <= quantized_final_outp_3_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_319_input_3_0_V_q0 <= quantized_hidden_sta_3_q0;
        else 
            grp_linear_forward_no_mu_fu_319_input_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_319_output_0_V_q0_assign_proc : process(final_output_0_V_q0, q_proj_re_0_V_q0, k_proj_re_0_V_q0, v_proj_re_0_V_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_linear_forward_no_mu_fu_319_output_0_V_q0 <= final_output_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_319_output_0_V_q0 <= v_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_319_output_0_V_q0 <= k_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_319_output_0_V_q0 <= q_proj_re_0_V_q0;
        else 
            grp_linear_forward_no_mu_fu_319_output_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_319_packed_weights_q0_assign_proc : process(q_weights_q0, k_weights_q0, v_weights_q0, o_weights_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_linear_forward_no_mu_fu_319_packed_weights_q0 <= o_weights_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_319_packed_weights_q0 <= v_weights_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_319_packed_weights_q0 <= k_weights_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_319_packed_weights_q0 <= q_weights_q0;
        else 
            grp_linear_forward_no_mu_fu_319_packed_weights_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_319_w_scale_V_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_linear_forward_no_mu_fu_319_w_scale_V <= ap_const_lv26_B1C474;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_319_w_scale_V <= ap_const_lv26_AED1D0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_319_w_scale_V <= ap_const_lv26_12D593F;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_319_w_scale_V <= ap_const_lv26_132AE28;
        else 
            grp_linear_forward_no_mu_fu_319_w_scale_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_quantize_activation_fu_366_ap_start <= grp_quantize_activation_fu_366_ap_start_reg;

    grp_quantize_activation_fu_366_input_0_V_q0_assign_proc : process(hidden_states_0_V_q0, ap_CS_fsm_state4, ap_CS_fsm_state37, attn_output_2D_0_V_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_quantize_activation_fu_366_input_0_V_q0 <= attn_output_2D_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_quantize_activation_fu_366_input_0_V_q0 <= hidden_states_0_V_q0;
        else 
            grp_quantize_activation_fu_366_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_quantize_activation_fu_366_input_0_V_q1_assign_proc : process(hidden_states_0_V_q1, ap_CS_fsm_state4, ap_CS_fsm_state37, attn_output_2D_0_V_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_quantize_activation_fu_366_input_0_V_q1 <= attn_output_2D_0_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_quantize_activation_fu_366_input_0_V_q1 <= hidden_states_0_V_q1;
        else 
            grp_quantize_activation_fu_366_input_0_V_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_reshape_2D_to_3D_fu_424_ap_start <= grp_reshape_2D_to_3D_fu_424_ap_start_reg;

    grp_reshape_2D_to_3D_fu_424_input_0_V_q0_assign_proc : process(q_proj_re_0_V_q0, k_proj_re_0_V_q0, v_proj_re_0_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_reshape_2D_to_3D_fu_424_input_0_V_q0 <= v_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_reshape_2D_to_3D_fu_424_input_0_V_q0 <= k_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_reshape_2D_to_3D_fu_424_input_0_V_q0 <= q_proj_re_0_V_q0;
        else 
            grp_reshape_2D_to_3D_fu_424_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_rms_norm_24_s_fu_340_ap_start <= grp_rms_norm_24_s_fu_340_ap_start_reg;

    grp_rms_norm_24_s_fu_340_input_0_V_q0_assign_proc : process(hidden_states_0_V_q0, attn_output_2D_0_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_rms_norm_24_s_fu_340_input_0_V_q0 <= attn_output_2D_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_rms_norm_24_s_fu_340_input_0_V_q0 <= hidden_states_0_V_q0;
        else 
            grp_rms_norm_24_s_fu_340_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rms_norm_24_s_fu_340_weight_V_q0_assign_proc : process(ln_weight_in_V_q0, ln_weight_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_rms_norm_24_s_fu_340_weight_V_q0 <= ln_weight_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_rms_norm_24_s_fu_340_weight_V_q0 <= ln_weight_in_V_q0;
        else 
            grp_rms_norm_24_s_fu_340_weight_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_softmax_1_2_6_s_fu_349_ap_start <= grp_softmax_1_2_6_s_fu_349_ap_start_reg;
    grp_transpose_last_two_d_fu_418_ap_start <= grp_transpose_last_two_d_fu_418_ap_start_reg;
    h_fu_460_p2 <= std_logic_vector(unsigned(h_0_reg_275) + unsigned(ap_const_lv2_1));

    hidden_states_0_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_rms_norm_24_s_fu_340_input_0_V_address0, grp_quantize_activation_fu_366_input_0_V_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_address0 <= grp_quantize_activation_fu_366_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_address0 <= grp_rms_norm_24_s_fu_340_input_0_V_address0;
        else 
            hidden_states_0_V_address0 <= "XXXXX";
        end if; 
    end process;

    hidden_states_0_V_address1 <= grp_quantize_activation_fu_366_input_0_V_address1;

    hidden_states_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_rms_norm_24_s_fu_340_input_0_V_ce0, grp_quantize_activation_fu_366_input_0_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_ce0 <= grp_quantize_activation_fu_366_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_ce0 <= grp_rms_norm_24_s_fu_340_input_0_V_ce0;
        else 
            hidden_states_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_states_0_V_ce1_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_366_input_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_ce1 <= grp_quantize_activation_fu_366_input_0_V_ce1;
        else 
            hidden_states_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    hidden_states_0_V_d0 <= grp_rms_norm_24_s_fu_340_input_0_V_d0;

    hidden_states_0_V_we0_assign_proc : process(grp_rms_norm_24_s_fu_340_input_0_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_we0 <= grp_rms_norm_24_s_fu_340_input_0_V_we0;
        else 
            hidden_states_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln176_fu_454_p2 <= "1" when (h_0_reg_275 = ap_const_lv2_2) else "0";
    icmp_ln178_fu_492_p2 <= "1" when (d_0_0_reg_286 = ap_const_lv3_6) else "0";
    icmp_ln208_fu_594_p2 <= "1" when (h106_0_0_reg_297 = ap_const_lv2_2) else "0";
    icmp_ln209_fu_670_p2 <= "1" when (d107_0_0_reg_308 = ap_const_lv4_C) else "0";

    k_cache_upd_V_address0_assign_proc : process(grp_cache_update_fu_410_cache_out_V_address0, grp_transpose_last_two_d_fu_418_input_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_cache_upd_V_address0 <= grp_transpose_last_two_d_fu_418_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_address0 <= grp_cache_update_fu_410_cache_out_V_address0;
        else 
            k_cache_upd_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_cache_upd_V_ce0_assign_proc : process(grp_cache_update_fu_410_cache_out_V_ce0, grp_transpose_last_two_d_fu_418_input_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_cache_upd_V_ce0 <= grp_transpose_last_two_d_fu_418_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_ce0 <= grp_cache_update_fu_410_cache_out_V_ce0;
        else 
            k_cache_upd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_upd_V_we0_assign_proc : process(grp_cache_update_fu_410_cache_out_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_we0 <= grp_cache_update_fu_410_cache_out_V_we0;
        else 
            k_cache_upd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_embed_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_output_k_0_V_address0, grp_cache_update_fu_410_update_0_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_embed_0_V_address0 <= grp_cache_update_fu_410_update_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_address0 <= grp_apply_rotary_pos_emb_fu_376_output_k_0_V_address0;
        else 
            k_embed_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    k_embed_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_output_k_0_V_ce0, grp_cache_update_fu_410_update_0_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_embed_0_V_ce0 <= grp_cache_update_fu_410_update_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_376_output_k_0_V_ce0;
        else 
            k_embed_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_embed_0_V_we0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_output_k_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_we0 <= grp_apply_rotary_pos_emb_fu_376_output_k_0_V_we0;
        else 
            k_embed_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address0, grp_reshape_2D_to_3D_fu_424_output_0_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_address0 <= grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address0;
        else 
            k_proj_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    k_proj_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce0, grp_reshape_2D_to_3D_fu_424_output_0_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce0;
        else 
            k_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_ce1_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_ce1 <= grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce1;
        else 
            k_proj_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_424_output_0_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_we0;
        else 
            k_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_address0, grp_reshape_2D_to_3D_fu_424_input_0_V_address0, grp_init_2d_mem_fu_436_mem_0_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_address0 <= grp_init_2d_mem_fu_436_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_424_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_319_output_0_V_address0;
        else 
            k_proj_re_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    k_proj_re_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce0, grp_reshape_2D_to_3D_fu_424_input_0_V_ce0, grp_init_2d_mem_fu_436_mem_0_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_436_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_424_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce0;
        else 
            k_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_ce1 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce1;
        else 
            k_proj_re_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_d0, grp_init_2d_mem_fu_436_mem_0_V_d0, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_d0 <= grp_init_2d_mem_fu_436_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_319_output_0_V_d0;
        else 
            k_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_proj_re_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we0, grp_init_2d_mem_fu_436_mem_0_V_we0, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_we0 <= grp_init_2d_mem_fu_436_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_319_output_0_V_we0;
        else 
            k_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_we1 <= grp_linear_forward_no_mu_fu_319_output_0_V_we1;
        else 
            k_proj_re_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_transposed_V_address0_assign_proc : process(grp_GEMM_3D_float_1_fu_388_input_2_V_address0, grp_transpose_last_two_d_fu_418_output_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_address0 <= grp_transpose_last_two_d_fu_418_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            k_proj_transposed_V_address0 <= grp_GEMM_3D_float_1_fu_388_input_2_V_address0;
        else 
            k_proj_transposed_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_proj_transposed_V_ce0_assign_proc : process(grp_GEMM_3D_float_1_fu_388_input_2_V_ce0, grp_transpose_last_two_d_fu_418_output_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_ce0 <= grp_transpose_last_two_d_fu_418_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            k_proj_transposed_V_ce0 <= grp_GEMM_3D_float_1_fu_388_input_2_V_ce0;
        else 
            k_proj_transposed_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_transposed_V_we0_assign_proc : process(grp_transpose_last_two_d_fu_418_output_V_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_we0 <= grp_transpose_last_two_d_fu_418_output_V_we0;
        else 
            k_proj_transposed_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_packed_weights_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_ce0 <= grp_linear_forward_no_mu_fu_319_packed_weights_ce0;
        else 
            k_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ln_weight_V_ce0_assign_proc : process(grp_rms_norm_24_s_fu_340_weight_V_ce0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ln_weight_V_ce0 <= grp_rms_norm_24_s_fu_340_weight_V_ce0;
        else 
            ln_weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ln_weight_in_V_ce0_assign_proc : process(grp_rms_norm_24_s_fu_340_weight_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ln_weight_in_V_ce0 <= grp_rms_norm_24_s_fu_340_weight_V_ce0;
        else 
            ln_weight_in_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_packed_weights_ce0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            o_weights_ce0 <= grp_linear_forward_no_mu_fu_319_packed_weights_ce0;
        else 
            o_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_embed_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_output_q_0_V_address0, grp_GEMM_3D_float_1_fu_388_input_1_0_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            q_embed_0_V_address0 <= grp_GEMM_3D_float_1_fu_388_input_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_address0 <= grp_apply_rotary_pos_emb_fu_376_output_q_0_V_address0;
        else 
            q_embed_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    q_embed_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_output_q_0_V_ce0, grp_GEMM_3D_float_1_fu_388_input_1_0_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            q_embed_0_V_ce0 <= grp_GEMM_3D_float_1_fu_388_input_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_376_output_q_0_V_ce0;
        else 
            q_embed_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_embed_0_V_we0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_output_q_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_we0 <= grp_apply_rotary_pos_emb_fu_376_output_q_0_V_we0;
        else 
            q_embed_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address0, grp_reshape_2D_to_3D_fu_424_output_0_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_address0 <= grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address0;
        else 
            q_proj_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    q_proj_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce0, grp_reshape_2D_to_3D_fu_424_output_0_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce0;
        else 
            q_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_ce1_assign_proc : process(grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_ce1 <= grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce1;
        else 
            q_proj_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_424_output_0_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_we0;
        else 
            q_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_address0, grp_reshape_2D_to_3D_fu_424_input_0_V_address0, grp_init_2d_mem_fu_430_mem_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_address0 <= grp_init_2d_mem_fu_430_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_424_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_319_output_0_V_address0;
        else 
            q_proj_re_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    q_proj_re_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce0, grp_reshape_2D_to_3D_fu_424_input_0_V_ce0, grp_init_2d_mem_fu_430_mem_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_430_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_424_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce0;
        else 
            q_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_ce1 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce1;
        else 
            q_proj_re_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_d0, grp_init_2d_mem_fu_430_mem_0_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_d0 <= grp_init_2d_mem_fu_430_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_319_output_0_V_d0;
        else 
            q_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    q_proj_re_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we0, grp_init_2d_mem_fu_430_mem_0_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_we0 <= grp_init_2d_mem_fu_430_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_319_output_0_V_we0;
        else 
            q_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_we1 <= grp_linear_forward_no_mu_fu_319_output_0_V_we1;
        else 
            q_proj_re_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_packed_weights_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_ce0 <= grp_linear_forward_no_mu_fu_319_packed_weights_ce0;
        else 
            q_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_1_address0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_1_0_V_address0, grp_quantize_activation_fu_366_output_states_1_0_V_address0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_1_address0 <= grp_quantize_activation_fu_366_output_states_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_1_address0 <= grp_linear_forward_no_mu_fu_319_input_1_0_V_address0;
        else 
            quantized_final_outp_1_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_1_ce0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_1_0_V_ce0, grp_quantize_activation_fu_366_output_states_1_0_V_ce0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_1_ce0 <= grp_quantize_activation_fu_366_output_states_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_1_ce0 <= grp_linear_forward_no_mu_fu_319_input_1_0_V_ce0;
        else 
            quantized_final_outp_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_1_we0_assign_proc : process(ap_CS_fsm_state37, grp_quantize_activation_fu_366_output_states_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_1_we0 <= grp_quantize_activation_fu_366_output_states_1_0_V_we0;
        else 
            quantized_final_outp_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_2_address0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_2_0_V_address0, grp_quantize_activation_fu_366_output_states_2_0_V_address0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_2_address0 <= grp_quantize_activation_fu_366_output_states_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_2_address0 <= grp_linear_forward_no_mu_fu_319_input_2_0_V_address0;
        else 
            quantized_final_outp_2_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_2_ce0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_2_0_V_ce0, grp_quantize_activation_fu_366_output_states_2_0_V_ce0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_2_ce0 <= grp_quantize_activation_fu_366_output_states_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_2_ce0 <= grp_linear_forward_no_mu_fu_319_input_2_0_V_ce0;
        else 
            quantized_final_outp_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_2_we0_assign_proc : process(ap_CS_fsm_state37, grp_quantize_activation_fu_366_output_states_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_2_we0 <= grp_quantize_activation_fu_366_output_states_2_0_V_we0;
        else 
            quantized_final_outp_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_3_address0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_3_0_V_address0, grp_quantize_activation_fu_366_output_states_3_0_V_address0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_3_address0 <= grp_quantize_activation_fu_366_output_states_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_3_address0 <= grp_linear_forward_no_mu_fu_319_input_3_0_V_address0;
        else 
            quantized_final_outp_3_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_3_ce0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_3_0_V_ce0, grp_quantize_activation_fu_366_output_states_3_0_V_ce0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_3_ce0 <= grp_quantize_activation_fu_366_output_states_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_3_ce0 <= grp_linear_forward_no_mu_fu_319_input_3_0_V_ce0;
        else 
            quantized_final_outp_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_3_we0_assign_proc : process(ap_CS_fsm_state37, grp_quantize_activation_fu_366_output_states_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_3_we0 <= grp_quantize_activation_fu_366_output_states_3_0_V_we0;
        else 
            quantized_final_outp_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_address0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_0_0_V_address0, grp_quantize_activation_fu_366_output_states_0_0_V_address0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_address0 <= grp_quantize_activation_fu_366_output_states_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_address0 <= grp_linear_forward_no_mu_fu_319_input_0_0_V_address0;
        else 
            quantized_final_outp_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_ce0_assign_proc : process(ap_CS_fsm_state37, grp_linear_forward_no_mu_fu_319_input_0_0_V_ce0, grp_quantize_activation_fu_366_output_states_0_0_V_ce0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_ce0 <= grp_quantize_activation_fu_366_output_states_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            quantized_final_outp_ce0 <= grp_linear_forward_no_mu_fu_319_input_0_0_V_ce0;
        else 
            quantized_final_outp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_we0_assign_proc : process(ap_CS_fsm_state37, grp_quantize_activation_fu_366_output_states_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_we0 <= grp_quantize_activation_fu_366_output_states_0_0_V_we0;
        else 
            quantized_final_outp_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_1_0_V_address0, grp_quantize_activation_fu_366_output_states_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_1_address0 <= grp_quantize_activation_fu_366_output_states_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_1_address0 <= grp_linear_forward_no_mu_fu_319_input_1_0_V_address0;
        else 
            quantized_hidden_sta_1_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_1_0_V_ce0, grp_quantize_activation_fu_366_output_states_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_1_ce0 <= grp_quantize_activation_fu_366_output_states_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_1_ce0 <= grp_linear_forward_no_mu_fu_319_input_1_0_V_ce0;
        else 
            quantized_hidden_sta_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_1_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_366_output_states_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_1_we0 <= grp_quantize_activation_fu_366_output_states_1_0_V_we0;
        else 
            quantized_hidden_sta_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_2_0_V_address0, grp_quantize_activation_fu_366_output_states_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_2_address0 <= grp_quantize_activation_fu_366_output_states_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_2_address0 <= grp_linear_forward_no_mu_fu_319_input_2_0_V_address0;
        else 
            quantized_hidden_sta_2_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_2_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_2_0_V_ce0, grp_quantize_activation_fu_366_output_states_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_2_ce0 <= grp_quantize_activation_fu_366_output_states_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_2_ce0 <= grp_linear_forward_no_mu_fu_319_input_2_0_V_ce0;
        else 
            quantized_hidden_sta_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_2_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_366_output_states_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_2_we0 <= grp_quantize_activation_fu_366_output_states_2_0_V_we0;
        else 
            quantized_hidden_sta_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_3_0_V_address0, grp_quantize_activation_fu_366_output_states_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_3_address0 <= grp_quantize_activation_fu_366_output_states_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_3_address0 <= grp_linear_forward_no_mu_fu_319_input_3_0_V_address0;
        else 
            quantized_hidden_sta_3_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_3_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_3_0_V_ce0, grp_quantize_activation_fu_366_output_states_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_3_ce0 <= grp_quantize_activation_fu_366_output_states_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_3_ce0 <= grp_linear_forward_no_mu_fu_319_input_3_0_V_ce0;
        else 
            quantized_hidden_sta_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_3_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_366_output_states_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_3_we0 <= grp_quantize_activation_fu_366_output_states_3_0_V_we0;
        else 
            quantized_hidden_sta_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_0_0_V_address0, grp_quantize_activation_fu_366_output_states_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_address0 <= grp_quantize_activation_fu_366_output_states_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_address0 <= grp_linear_forward_no_mu_fu_319_input_0_0_V_address0;
        else 
            quantized_hidden_sta_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_319_input_0_0_V_ce0, grp_quantize_activation_fu_366_output_states_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_ce0 <= grp_quantize_activation_fu_366_output_states_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_ce0 <= grp_linear_forward_no_mu_fu_319_input_0_0_V_ce0;
        else 
            quantized_hidden_sta_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_366_output_states_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_we0 <= grp_quantize_activation_fu_366_output_states_0_0_V_we0;
        else 
            quantized_hidden_sta_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1148_2_fu_586_p3 <= 
        sub_ln703_fu_577_p2 when (tmp_89_reg_736(0) = '1') else 
        sext_ln703_6_fu_583_p1;
    select_ln1148_fu_568_p3 <= 
        tmp_90_fu_558_p4 when (tmp_89_reg_736(0) = '1') else 
        tmp_91_reg_752;
        sext_ln1265_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1265_fu_508_p2),64));

        sext_ln203_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_fu_687_p2),64));

        sext_ln210_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln210_reg_789),32));

        sext_ln703_6_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1148_reg_757),38));

        sext_ln703_fu_574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1148_reg_757),38));

    shl_ln210_1_fu_622_p3 <= (trunc_ln210_fu_606_p1 & ap_const_lv2_0);
    shl_ln2_fu_526_p3 <= (attn_weights_0_V_lo_reg_731 & ap_const_lv20_0);
    shl_ln_fu_610_p3 <= (trunc_ln210_fu_606_p1 & ap_const_lv4_0);
    sub_ln1148_fu_553_p2 <= std_logic_vector(unsigned(ap_const_lv117_0) - unsigned(mul_ln1148_reg_747));
    sub_ln1265_fu_486_p2 <= std_logic_vector(unsigned(tmp_61_fu_466_p3) - unsigned(zext_ln1265_fu_482_p1));
    sub_ln203_fu_660_p2 <= std_logic_vector(unsigned(tmp_63_fu_640_p3) - unsigned(zext_ln203_fu_656_p1));
    sub_ln210_fu_634_p2 <= std_logic_vector(unsigned(zext_ln210_fu_618_p1) - unsigned(zext_ln210_2_fu_630_p1));
    sub_ln703_fu_577_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(sext_ln703_fu_574_p1));
    tmp_61_fu_466_p3 <= (h_0_reg_275 & ap_const_lv3_0);
    tmp_62_fu_474_p3 <= (h_0_reg_275 & ap_const_lv1_0);
    tmp_63_fu_640_p3 <= (h106_0_0_reg_297 & ap_const_lv4_0);
    tmp_64_fu_648_p3 <= (h106_0_0_reg_297 & ap_const_lv2_0);
    tmp_90_fu_558_p4 <= sub_ln1148_fu_553_p2(116 downto 80);
    trunc_ln210_fu_606_p1 <= h106_0_0_reg_297(1 - 1 downto 0);

    v_cache_upd_V_address0_assign_proc : process(grp_GEMM_3D_float_fu_395_input_2_V_address0, grp_cache_update_1_fu_402_cache_out_V_address0, ap_CS_fsm_state31, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_cache_upd_V_address0 <= grp_cache_update_1_fu_402_cache_out_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            v_cache_upd_V_address0 <= grp_GEMM_3D_float_fu_395_input_2_V_address0;
        else 
            v_cache_upd_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v_cache_upd_V_ce0_assign_proc : process(grp_GEMM_3D_float_fu_395_input_2_V_ce0, grp_cache_update_1_fu_402_cache_out_V_ce0, ap_CS_fsm_state31, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_cache_upd_V_ce0 <= grp_cache_update_1_fu_402_cache_out_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            v_cache_upd_V_ce0 <= grp_GEMM_3D_float_fu_395_input_2_V_ce0;
        else 
            v_cache_upd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_cache_upd_V_we0_assign_proc : process(grp_cache_update_1_fu_402_cache_out_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_cache_upd_V_we0 <= grp_cache_update_1_fu_402_cache_out_V_we0;
        else 
            v_cache_upd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_0_V_address0_assign_proc : process(grp_cache_update_1_fu_402_update_0_V_address0, grp_reshape_2D_to_3D_fu_424_output_0_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_proj_0_V_address0 <= grp_cache_update_1_fu_402_update_0_V_address0;
        else 
            v_proj_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    v_proj_0_V_ce0_assign_proc : process(grp_cache_update_1_fu_402_update_0_V_ce0, grp_reshape_2D_to_3D_fu_424_output_0_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_proj_0_V_ce0 <= grp_cache_update_1_fu_402_update_0_V_ce0;
        else 
            v_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_424_output_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_424_output_0_V_we0;
        else 
            v_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_address0, grp_reshape_2D_to_3D_fu_424_input_0_V_address0, grp_init_2d_mem_fu_442_mem_0_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_address0 <= grp_init_2d_mem_fu_442_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_424_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_319_output_0_V_address0;
        else 
            v_proj_re_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    v_proj_re_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce0, grp_reshape_2D_to_3D_fu_424_input_0_V_ce0, grp_init_2d_mem_fu_442_mem_0_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_442_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_424_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce0;
        else 
            v_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_ce1 <= grp_linear_forward_no_mu_fu_319_output_0_V_ce1;
        else 
            v_proj_re_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_d0, grp_init_2d_mem_fu_442_mem_0_V_d0, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_d0 <= grp_init_2d_mem_fu_442_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_319_output_0_V_d0;
        else 
            v_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_proj_re_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we0, grp_init_2d_mem_fu_442_mem_0_V_we0, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_we0 <= grp_init_2d_mem_fu_442_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_319_output_0_V_we0;
        else 
            v_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_319_output_0_V_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_we1 <= grp_linear_forward_no_mu_fu_319_output_0_V_we1;
        else 
            v_proj_re_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_319_packed_weights_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_ce0 <= grp_linear_forward_no_mu_fu_319_packed_weights_ce0;
        else 
            v_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1265_2_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d_0_0_reg_286),5));
    zext_ln1265_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_474_p3),5));
    zext_ln203_fu_656_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_fu_648_p3),6));
    zext_ln209_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d107_0_0_reg_308),6));
    zext_ln210_1_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln210_fu_697_p1),64));
    zext_ln210_2_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln210_1_fu_622_p3),6));
    zext_ln210_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_610_p3),6));
end behav;
