<HTML>
<HEAD>
 <TITLE>Register Definition</TITLE>
</HEAD>
<BODY BGCOLOR="#f5fffa" LINK="black" VLINK="black">
 <h1>Register Definition</h1>
 <hr width="100%" size="1">
 <h2>Base Address Areas</h2>
 <table border cellpadding=2>
  <tr>
   <th bgcolor="#fafad2">Name</th>
   <th bgcolor="#fafad2">Base Address</th>
   <th bgcolor="#fafad2" width="20">31</th>
   <th bgcolor="#fafad2" width="20">30</th>
   <th bgcolor="#fafad2" width="20">29</th>
   <th bgcolor="#fafad2" width="20">28</th>
   <th bgcolor="#fafad2" width="20">27</th>
   <th bgcolor="#fafad2" width="20">26</th>
   <th bgcolor="#fafad2" width="20">25</th>
   <th bgcolor="#fafad2" width="20">24</th>
   <th bgcolor="#fafad2" width="20">23</th>
   <th bgcolor="#fafad2" width="20">22</th>
   <th bgcolor="#fafad2" width="20">21</th>
   <th bgcolor="#fafad2" width="20">20</th>
   <th bgcolor="#fafad2" width="20">19</th>
   <th bgcolor="#fafad2" width="20">18</th>
   <th bgcolor="#fafad2" width="20">17</th>
   <th bgcolor="#fafad2" width="20">16</th>
   <th bgcolor="#fafad2" width="20">15</th>
   <th bgcolor="#fafad2" width="20">14</th>
   <th bgcolor="#fafad2" width="20">13</th>
   <th bgcolor="#fafad2" width="20">12</th>
   <th bgcolor="#fafad2" width="20">11</th>
   <th bgcolor="#fafad2" width="20">10</th>
   <th bgcolor="#fafad2" width="20">9</th>
   <th bgcolor="#fafad2" width="20">8</th>
   <th bgcolor="#fafad2" width="20">7</th>
   <th bgcolor="#fafad2" width="20">6</th>
   <th bgcolor="#fafad2" width="20">5</th>
   <th bgcolor="#fafad2" width="20">4</th>
   <th bgcolor="#fafad2" width="20">3</th>
   <th bgcolor="#fafad2" width="20">2</th>
   <th bgcolor="#fafad2" width="20">1</th>
   <th bgcolor="#fafad2" width="20">0</th>
  </tr>
  <tr>
   <td align=left><font size="+1">intlogic</font></a></td>
   <td align=right>0x00000000</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#sdm_adc"><font size="+1">sdm_adc</font></a></td>
   <td align=right>0x00000000</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#pio"><font size="+1">pio</font></a></td>
   <td align=right>0x00000080</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#hispi"><font size="+1">hispi</font></a></td>
   <td align=right>0x00000100</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#irq_ext"><font size="+1">irq_ext</font></a></td>
   <td align=right>0x00000180</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#irq_int"><font size="+1">irq_int</font></a></td>
   <td align=right>0x00000200</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#ledm"><font size="+1">ledm</font></a></td>
   <td align=right>0x00000280</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#sw_timer"><font size="+1">sw_timer</font></a></td>
   <td align=right>0x00000300</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#asic_ctrl"><font size="+1">asic_ctrl</font></a></td>
   <td align=right>0x00000380</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#pad_ctrl"><font size="+1">pad_ctrl</font></a></td>
   <td align=right>0x00000400</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#spi"><font size="+1">spi</font></a></td>
   <td align=right>0x00000440</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#test_ctrl"><font size="+1">test_ctrl</font></a></td>
   <td align=right>0x00000480</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#wdg_sys"><font size="+1">wdg_sys</font></a></td>
   <td align=right>0x00000500</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td colspan=34 bgcolor="#808080"></td>
  </tr>
  <tr>
   <td align=left><a href="#iol_gd"><font size="+1">iol_gd</font></a></td>
   <td align=right>0x00000600</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#iol_tx"><font size="+1">iol_tx</font></a></td>
   <td align=right>0x00000700</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#iol_rx"><font size="+1">iol_rx</font></a></td>
   <td align=right>0x00000800</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#iol_sio"><font size="+1">iol_sio</font></a></td>
   <td align=right>0x00000880</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#sync"><font size="+1">sync</font></a></td>
   <td align=right>0x00000900</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#iol_uart_a"><font size="+1">iol_uart_a</font></a></td>
   <td align=right>0x00000a00</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#iol_uart_b"><font size="+1">iol_uart_b</font></a></td>
   <td align=right>0x00000b00</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#iol_uart_c"><font size="+1">iol_uart_c</font></a></td>
   <td align=right>0x00000c00</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#iol_uart_d"><font size="+1">iol_uart_d</font></a></td>
   <td align=right>0x00000d00</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td colspan=34 bgcolor="#808080"></td>
  </tr>
  <tr>
   <td align=left><a href="#debug"><font size="+1">debug</font></a></td>
   <td align=right>0x00001000</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#rom"><font size="+1">rom</font></a></td>
   <td align=right>0x00002000</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#dram"><font size="+1">dram</font></a></td>
   <td align=right>0x00004000</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
  <tr>
   <td align=left><a href="#pram"><font size="+1">pram</font></a></td>
   <td align=right>0x00008000</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#d3d3d3">0</td>
   <td align=center bgcolor="#c0c0c0">1</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
   <td align=center bgcolor="#808080">.</td>
  </tr>
 </table>
 <a name="sdm_adc"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: sdm_adc </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">0</td>
   <td align=left bgcolor="#808080">0</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_wait_mux">sdm_adc_wait_mux</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_ac_low">sdm_adc_ac_low</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_ac_high">sdm_adc_ac_high</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_sdm_cfg">sdm_adc_sdm_cfg</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_cic_cfg">sdm_adc_cic_cfg</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_sum_cfg">sdm_adc_sum_cfg</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_pc">sdm_adc_pc</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_tadr">sdm_adc_tadr</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_command">sdm_adc_command</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_cic">sdm_adc_cic</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_sum32_lw">sdm_adc_sum32_lw</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_sum32_hw">sdm_adc_sum32_hw</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_sum">sdm_adc_sum</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_irq_raw">sdm_adc_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_irq_masked">sdm_adc_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_irq_msk_set">sdm_adc_irq_msk_set</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_irq_msk_reset">sdm_adc_irq_msk_reset</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_irq_no">sdm_adc_irq_no</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_d2a_sdm_pga_vimux">sdm_adc_d2a_sdm_pga_vimux</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_d2a_port_a">sdm_adc_d2a_port_a</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_d2a_port_b">sdm_adc_d2a_port_b</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_d2a_port_c">sdm_adc_d2a_port_c</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_d2a_port_d">sdm_adc_d2a_port_d</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_d2a_di_x_tdio">sdm_adc_d2a_di_x_tdio</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_iomux_ai_gpo">sdm_adc_iomux_ai_gpo</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R</td>
   <td align=left><a href="#sdm_adc_sdm_adc_a2d_sdm">sdm_adc_a2d_sdm</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1b</td>
   <td align=left bgcolor="#808080">6c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sdm_adc_sdm_adc_cfg">sdm_adc_cfg</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1d-1f</td>
   <td align=left bgcolor="#808080">74-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="sdm_adc_sdm_adc_wait_mux"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_wait_mux</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000004<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>wait_mux<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> in SDM clock cycles. To be set to ADC_TSETTLE,max * f(sdm_clk) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_ac_low"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_ac_low</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000010<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000008<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0x1<br></td>
   <td>ac_low<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write access allowed for AC_LOW <= TADR <= AC_HIGH<br>There is no access control for read access. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_ac_high"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_ac_high</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x0000000c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>ac_high<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see above </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_sdm_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_sdm_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000003<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000010<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;9</td>
   <td>&quot;0000000&quot;<br></td>
   <td>clk_div_add<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> sdm_clk is generated as specified by clk_div </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> sdm_clk is generated as specified by clk_div </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> every second SDM_CLK period is extended by one clk cycle vs. the value specified in clk_div (T=clk_div +2) </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 3..MAX: every clk_div_add SDM_CLK period is extended by one clk cycle vs. the value specified in clk_div (T=clk_div +2) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>spol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> SDM data sampled at rising edge of sdc_clk </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> SDM data sampled at falling edge of sdc_clk </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000011&quot;<br></td>
   <td>clk_div<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 3..MAX : f(SDM_CLK) <= f(clk) / (clk_div+1) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_cic_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_cic_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000014<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>order<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> 2nd order CIC </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> 3rd order CIC </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>dr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..7 : Decimation rate of the CIC filter is 2<sup>dr+1</sup><br>The output of the CIC filter is shifted depending on the dr to be normalized to 16 bit maximum amplitude. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_sum_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_sum_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000018<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;10</td>
   <td>&quot;0000&quot;<br></td>
   <td>shift<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..10: SUM <= SUM32 >> shift </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>no<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> number of CIC outputs -1 to sum (1..1024 CIC outputs are summed) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_pc"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_pc</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x0000001c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>pc<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current program counter </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_tadr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_tadr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> State (read only) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000020<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>tadr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> the next sample will be written to this location. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_command"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_command</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000024<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>command<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> currently executed command </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_cic"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_cic</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000028<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>cic<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> normalized CIC output, permanently updated </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_sum32_lw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_sum32_lw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x0000002c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>sum32_lw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current sum of normalized CIC output, low word </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_sum32_hw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_sum32_hw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000030<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;10</td>
   <td>sum32_sign<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> sign extension </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9&nbsp;-&nbsp;0</td>
   <td>sum32_hw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see above </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_sum"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_sum</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000034<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>sum<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> shifted SUM32 (only updated with final SUM32) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ raw event register<br>Writing a '1' to a bit position with an event type IRQ will clear the event flag.<br>Writing to bit positions with a 'status' type IRQ has no effect.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000001<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000038<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>instr_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : encountered unknown instruction. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>acc_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : write outside of permitted address range </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq7_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq6_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq5_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq4_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq3_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq2_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq1_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq0_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : SET_IRQ (0) instruction executed </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>cic_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : CIC sample update (output of CIC filter) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>-<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: CFG.en </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQ register<br>Shows status of masked IRQs (as connected to IRQ controller).<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x0000003c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>instr_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : encountered unknown instruction. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>acc_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : write outside of permitted address range </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>set_irq7_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>set_irq6_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>set_irq5_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>set_irq4_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>set_irq3_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>set_irq2_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>set_irq1_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>set_irq0_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : SET_IRQ (0) instruction executed </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>cic_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : CIC sample update (output of CIC filter) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: CFG.en </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_irq_msk_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_irq_msk_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask set register </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000040<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>instr_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>acc_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq7_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq6_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq5_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq4_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq3_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq2_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq1_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq0_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>cic_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_irq_msk_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_irq_msk_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask reset register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000044<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>instr_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>acc_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq7_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq6_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq5_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq4_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq3_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq2_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq1_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>set_irq0_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>cic_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ number register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000048<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>irq_no<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the non-masked pending IRQ with the highest priority (=lowest bit position). When no non-masked IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_d2a_sdm_pga_vimux"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_d2a_sdm_pga_vimux</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Interface to analog part<br>These registers directly control (D2A) or sample (A2D) the signals to the analog part. When the module is enabled (CFG.en=1) some of these values are also written by the module. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x0000004c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_adc_imux_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_adc_imux_oe<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;8</td>
   <td>&quot;00000&quot;<br></td>
   <td>d_adc_vmux_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_adc_vmux_oe<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;5</td>
   <td>&quot;00&quot;<br></td>
   <td>d_adc_pga_gain<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;3</td>
   <td>&quot;00&quot;<br></td>
   <td>d_adc_pga_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>d_adc_pga_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: PGA powered on. Needs to be set by SW. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>d_adc_sdm_clk<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_adc_sdm_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: SDM powered on. Needs to be set by SW. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_d2a_port_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_d2a_port_a</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000050<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_sense_swap<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;4</td>
   <td>&quot;00&quot;<br></td>
   <td>d_gate_a_isense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d_gate_a_isense_oe<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;1</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_a_vsense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_a_vsense_oe<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_d2a_port_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_d2a_port_b</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000054<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_sense_swap<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;4</td>
   <td>&quot;00&quot;<br></td>
   <td>d_gate_b_isense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d_gate_b_isense_oe<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;1</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_b_vsense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_b_vsense_oe<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_d2a_port_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_d2a_port_c</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000058<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_sense_swap<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;4</td>
   <td>&quot;00&quot;<br></td>
   <td>d_gate_c_isense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d_gate_c_isense_oe<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;1</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_c_vsense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_c_vsense_oe<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_d2a_port_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_d2a_port_d</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x0000005c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_sense_swap<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;4</td>
   <td>&quot;00&quot;<br></td>
   <td>d_gate_d_isense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d_gate_d_isense_oe<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;1</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_d_vsense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_d_vsense_oe<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_d2a_di_x_tdio"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_d2a_di_x_tdio</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000060<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>d_adc_tdio_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: TDIO powered on. Needs to be set by SW. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>d_di_x_vsense_sel<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_di_x_vsense_oe<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_iomux_ai_gpo"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_iomux_ai_gpo</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000064<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;8</td>
   <td>&quot;0000&quot;<br></td>
   <td>gpo<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> to DIO pins via IO MUX Module </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;4</td>
   <td>&quot;0000&quot;<br></td>
   <td>gpz_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " 1 <=> output driven; 0<=> output high-Z </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>gpz_out<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> to AI_* pins via IO MUX Module </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_a2d_sdm"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_a2d_sdm</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000068<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>d_adc_sdm_data<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> sampled with two rising edges of the system clock </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sdm_adc_sdm_adc_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sdm_adc_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sdm_adc">Address</a>&nbsp;:&nbsp;0x00000070<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;2</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>sdm_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: SDM clk generated and CIC filter running<br>SDM needs to be enabled for SAMPLE and SAMPLEF command execution. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> Command execution stopped. Current instruction is aborted. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> Command execution running. When enabled starts executing at address PC </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pio"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: pio </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pio_pio_out">pio_out</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pio_pio_out_set">pio_out_set</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pio_pio_out_clr">pio_out_clr</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pio_pio_oe">pio_oe</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pio_pio_oe_set">pio_oe_set</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pio_pio_oe_clr">pio_oe_clr</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R</td>
   <td align=left><a href="#pio_pio_in">pio_in</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">7-1f</td>
   <td align=left bgcolor="#808080">1c-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="pio_pio_out"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pio_out</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pio">Address</a>&nbsp;:&nbsp;0x00000080<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> driving low </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> driving high </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pio_pio_out_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pio_out_set</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pio">Address</a>&nbsp;:&nbsp;0x00000084<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write 1: set the corresponding bit in the OUT register<br>read: pio_out register </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pio_pio_out_clr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pio_out_clr</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pio">Address</a>&nbsp;:&nbsp;0x00000088<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write 1: clear the corresponding bit in the OUT register<br>read: pio_out register </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pio_pio_oe"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pio_oe</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pio">Address</a>&nbsp;:&nbsp;0x0000008c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> not drive output </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> drive output </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pio_pio_oe_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pio_oe_set</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pio">Address</a>&nbsp;:&nbsp;0x00000090<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write 1: set the corresponding bit in the OUT_OE register<br>read: pio_oe register </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pio_pio_oe_clr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pio_oe_clr</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pio">Address</a>&nbsp;:&nbsp;0x00000094<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write 1: clear the corresponding bit in the OUT_OE register<br>read: pio_oe register </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pio_pio_in"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pio_in</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#pio">Address</a>&nbsp;:&nbsp;0x00000098<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;14</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>13&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> driving low </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> driving high<br>pio_in is sampled with two rising edged of the system clock </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: hispi </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_reserved_sda0">hispi_reserved_sda0</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_reserved_sda1">hispi_reserved_sda1</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_reserved_sda2">hispi_reserved_sda2</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_reserved_sda3">hispi_reserved_sda3</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_reserved_sda4">hispi_reserved_sda4</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_cfg">hispi_cfg</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_cfg_miso">hispi_cfg_miso</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_cfg_idle">hispi_cfg_idle</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_cfg_ac_high">hispi_cfg_ac_high</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_cfg_ac_low">hispi_cfg_ac_low</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_cmd">hispi_cmd</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_sda_ctrl">hispi_sda_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_sda0">hispi_sda0</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_sda1">hispi_sda1</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_sda2">hispi_sda2</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_sda3">hispi_sda3</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_sda4">hispi_sda4</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_status">hispi_status</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_frame_w0">hispi_frame_w0</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_frame_w1">hispi_frame_w1</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_sda">hispi_sda</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_radr">hispi_radr</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_rd">hispi_rd</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_wadr">hispi_wadr</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_wr">hispi_wr</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_post">hispi_post</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1a</td>
   <td align=left bgcolor="#808080">68</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_irq_raw">hispi_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_irq_mask_set">hispi_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R/W</td>
   <td align=left><a href="#hispi_hispi_irq_mask_reset">hispi_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>1e</td>
   <td align=left>78</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_irq_masked">hispi_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>1f</td>
   <td align=left>7c</td>
   <td align=left>R</td>
   <td align=left><a href="#hispi_hispi_irq_no">hispi_irq_no</a></td>
  </tr>
 </table><br>
 <a name="hispi_hispi_reserved_sda0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_reserved_sda0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> The adr_hispi_reserved_sda? registers are placeholders for addresses used to identify SDA frames. These addresses are not<br>accessible by HISPI and thus no hardware should be placed at them. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000100<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see description </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_reserved_sda1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_reserved_sda1</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000104<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see description </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_reserved_sda2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_reserved_sda2</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000108<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see description </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_reserved_sda3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_reserved_sda3</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000010c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see description </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_reserved_sda4"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_reserved_sda4</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000110<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see description </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> CFG Register<br>The SCK domain samples these parameters from the CLK Domain just before they are used, no resynchronization is performed<br>Thus it is required to perform a reset, if these parameters are changed </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000114<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sync_out_offset<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..511 delay of the sync_out pulse in SCK cycles counter following the frame field CRC4<br>&nbsp;0:&nbsp;&nbsp;sync_out asserted at 1st bit of frame field irq </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>irq_pos<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: frame field irq forwarded unchanged<br>1..12: irq'[irq_pos-1] <= ( irq_in | irq[irq_pos-1] ) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_cfg_miso"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_cfg_miso</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000118<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;6</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>delay<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..7: MISO output is delayed by 2 + CFG_MISO.delay SCK cycles </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;1</td>
   <td>&quot;00&quot;<br></td>
   <td>on_irq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> IRQ on MISO disabled </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> irq_in output to MOSI </td>
      </tr>
      <tr>
       <td valign=top> 10: </td>
       <td valign=top> (irq_in or MOSI) output to MISO </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>early<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> MOSI output updated with the rising edge of SCK </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> "early MOSI" </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;&nbsp;&nbsp;1st bit after idle: MOSI output updated with the rising edge of SCK<br>&nbsp;&nbsp;&nbsp;2nd..* bit after idle: MOSI output updated with the falling edge of SCK </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_cfg_idle"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_cfg_idle</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x000000c8<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000011c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>idle_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> when the idle time expires the front end (sck domain) is always reset for one system clock cycle. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> when the idle time has expired and only when the front end (sck domain) is not idle it is reset for one system clock cycle. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0xc8<br></td>
   <td>idle_time<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> idle state is detected when SCK has no rising edge for CFG_IDLE clock cycles<br>Default idle time of 200 cycles allows initial SPI clock down to < 1MHz at 100MHz system clock </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_cfg_ac_high"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_cfg_ac_high</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x0000fff0<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000120<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0xfff<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> access control upper address </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_cfg_ac_low"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_cfg_ac_low</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000124<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> access control lower address<br>Writes are executed when CFG_AC_LOW & 0x0 <= address <= CFG_AC_HIGH & 0xF<br>Writes to CMD_RESET are always allowed.<br>Reads are allowed to the whole address space of the IC. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_cmd"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_cmd</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> CMD Register<br>Resets front end of HISPI or entire SoC.<br>This register can always be written via HISPI regardless of the state of its access control. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000128<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>pwd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> When pwd is 0xB52 the register will be written immediately.<br>When pwd is 0x25B only slices halt_cpu and nmi will be written immediately. Reset_sck and reset_sys will only be written<br>if the CRC12 of the current frame is correct. When the frame is broken (i.e. CRC12 wrong or frame too short) the write to reset_sck and reset_sys will be discarded.<br>Note: A system reset will cause netIOl to switch its clock to the CLKREF pin and disable the PLL. Thus for any subsequent frame f(SCK) must be smaller or equal f(CLKREF). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>nmi<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Not used in RISCV system. Reserved for OpenMSP430 use. 0/1: set CPU nmi signal to 0 / 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>halt_cpu<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Not used in RISCV system. Reserved for OpenMSP430 use. 1: halt CPU,&nbsp;&nbsp;0: CPU running </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>reset_sys<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: set the do_reset output to '1', causing a system reset. System reset will also reset SCK domain. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>reset_sck<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: reset of SCK domain asserted for one system clock cycles </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_sda_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_sda_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SDA Control Register </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000012c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sda4_clr<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sda3_clr<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sda2_clr<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>sda1_clr<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>sda0_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write '1' clears SDA0 FIFO. Write only recommended if frontend_idle == 1. Read returns SDA0 FIFO level (1 when not empty). </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_sda0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_sda0</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000130<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pointer to data structure used for software defined address RESERVED_SDA0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_sda1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_sda1</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000134<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pointer to data structure used for software defined address RESERVED_SDA1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_sda2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_sda2</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000138<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pointer to data structure used for software defined address RESERVED_SDA2 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_sda3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_sda3</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000013c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pointer to data structure used for software defined address RESERVED_SDA3 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_sda4"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_sda4</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000140<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pointer to data structure used for software defined address RESERVED_SDA4 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_status"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_status</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. Write access to this register resets the crc4 error counter. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000144<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>frontend_idle<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: front end idle no frame in progress. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>crc4_err_cnt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> indicates how many crc4 errors occurred since last reset. CRC4 field will saturate at 4095. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_frame_w0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_frame_w0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000148<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15</td>
   <td>start<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> first word of last frame received </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>14&nbsp;-&nbsp;0</td>
   <td>adr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> address of last frame received </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_frame_w1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_frame_w1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000014c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15</td>
   <td>nrw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> second word of last frame received </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>14&nbsp;-&nbsp;8</td>
   <td>nadr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> bit order as received via MISO, i.e. LSB to MSB </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7&nbsp;-&nbsp;0</td>
   <td>len<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_sda"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_sda</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000150<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;1</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Software defined address currently in use. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_radr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_radr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000154<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;1</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> next address to be read </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_rd"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_rd</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000158<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;8</td>
   <td>rlen<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> remaining number of words left to be read </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7&nbsp;-&nbsp;0</td>
   <td>roff<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> remaining words offset of read data in the frame field data </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_wadr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_wadr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000015c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;1</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> next address to be written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_wr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_wr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000160<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;8</td>
   <td>wlen<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> remaining number of words left to be written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7&nbsp;-&nbsp;0</td>
   <td>woff<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> remaining words offset of write data in the frame field data </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_post"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_post</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug use only. wlen is incremented as soon as the supplied word by frame is written via the AHBL bus. rlen is incremented as soon as the word that will be inserted in frame is read on the AHBL bus. Due to prefetching and synchronization latency the rlen field might be incremented even when the data is not inserted in frame (e.g. frame not long enough). Worst case: rlen is two words larger than inserted in frame. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000164<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;8</td>
   <td>rlen<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> number of read words from AHBL (in case of insufficient length of frame register shows additional reads due to prefetching and synchronization latency). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7&nbsp;-&nbsp;0</td>
   <td>wlen<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> number of written words in frame. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs:<br>Read access shows status of unmasked IRQs.<br>IRQs are set automatically and reset by writing to this register:<br>Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source).<br>Write access with '0' does not influence this bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000016c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>short_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: frame to short </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>sda_empty_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: SDA? register empty when required by frame </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>crc12_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc12 invalid (only set when frame is received completely and CRC12 evaluated to wrong. In SDA Post structure CRC12 error is set when frame too short error event occurs.) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>crc4_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc4 invalid </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>-<br></td>
   <td>sda4_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA4 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>-<br></td>
   <td>sda3_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA3 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>-<br></td>
   <td>sda2_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA2 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>-<br></td>
   <td>sda1_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA1 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>-<br></td>
   <td>sda0_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA0 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>sda4_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA4. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sda3_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA3. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sda2_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA2. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sda1_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA1. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>sda0_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA0. Valid event only set if frame was SDA frame, CRC4 OK, SDAx FIFO not empty and node was addressed (via (nadr == 0) or broadcast). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>da_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using direct address. Only set if node is addressed, CRC4 OK, CRC12 OK, no AC violation, no AHBL write error and no invalid AHBL read. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask.<br>Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_hispi_irq_raw </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000170<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>short_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: frame to short </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>sda_empty_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: SDA? register empty when required by frame </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>crc12_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc12 invalid (only set when frame is received completely and CRC12 evaluated to wrong. In SDA Post structure CRC12 error is set when frame too short error event occurs.) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>crc4_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc4 invalid </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>sda4_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA4 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>sda3_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA3 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>sda2_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA2 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>sda1_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA1 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>sda0_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA0 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>sda4_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA4. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sda3_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA3. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sda2_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA2. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sda1_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA1. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>sda0_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA0. Valid event only set if frame was SDA frame, CRC4 OK, SDAx FIFO not empty and node was addressed (via (nadr == 0) or broadcast). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>da_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using direct address. Only set if node is addressed, CRC4 OK, CRC12 OK, no AC violation, no AHBL write error and no invalid AHBL read. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000174<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>short_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: frame to short </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>sda_empty_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: SDA? register empty when required by frame </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>crc12_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc12 invalid (only set when frame is received completely and CRC12 evaluated to wrong. In SDA Post structure CRC12 error is set when frame too short error event occurs.) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>crc4_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc4 invalid </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>sda4_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA4 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>sda3_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA3 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>sda2_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA2 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>sda1_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA1 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>sda0_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA0 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>sda4_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA4. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sda3_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA3. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sda2_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA2. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sda1_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA1. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>sda0_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA0. Valid event only set if frame was SDA frame, CRC4 OK, SDAx FIFO not empty and node was addressed (via (nadr == 0) or broadcast). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>da_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using direct address. Only set if node is addressed, CRC4 OK, CRC12 OK, no AC violation, no AHBL write error and no invalid AHBL read. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x00000178<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15</td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>14</td>
   <td>short_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: frame to short </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>13</td>
   <td>sda_empty_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: SDA? register empty when required by frame </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>12</td>
   <td>crc12_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc12 invalid (only set when frame is received completely and CRC12 evaluated to wrong. In SDA Post structure CRC12 error is set when frame too short error event occurs.) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>crc4_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: crc4 invalid </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>sda4_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA4 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>sda3_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA3 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>sda2_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA2 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>sda1_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA1 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>sda0_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: register SDA0 is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>sda4_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA4. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>sda3_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA3. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>sda2_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA2. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>sda1_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA1. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>sda0_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using SDA0. Valid event only set if frame was SDA frame, CRC4 OK, SDAx FIFO not empty and node was addressed (via (nadr == 0) or broadcast). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>da_valid_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: completed processing of a valid frame using direct address. Only set if node is addressed, CRC4 OK, CRC12 OK, no AC violation, no AHBL write error and no invalid AHBL read. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="hispi_hispi_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>hispi_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Lowest active interrupt:<br>Shows the highest prior active IRQ (= lowest IRQ number).<br>When no IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#hispi">Address</a>&nbsp;:&nbsp;0x0000017c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;5</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>4&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the pending IRQ </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="irq_ext"></a>
 <a name="irq_int"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: irq_ext, irq_int </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R</td>
   <td align=left><a href="#irq_ext_riscv_irq_raw">riscv_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R</td>
   <td align=left><a href="#irq_ext_riscv_irq_masked">riscv_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#irq_ext_riscv_irq_msk_set">riscv_irq_msk_set</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#irq_ext_riscv_irq_msk_reset">riscv_irq_msk_reset</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#irq_ext_riscv_irq_softint_set">riscv_irq_softint_set</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#irq_ext_riscv_irq_softint_reset">riscv_irq_softint_reset</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R</td>
   <td align=left><a href="#irq_ext_riscv_irq_no">riscv_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">7-1f</td>
   <td align=left bgcolor="#808080">1c-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="irq_ext_riscv_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>riscv_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Read: Status of raw IRQ </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#irq_ext">Address</a>@irq_ext&nbsp;:&nbsp;0x00000180<br>
   <a href="#irq_int">Address</a>@irq_int&nbsp;:&nbsp;0x00000200<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see netiol_interrupts document </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="irq_ext_riscv_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>riscv_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Read: Status of masked IRQ </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#irq_ext">Address</a>@irq_ext&nbsp;:&nbsp;0x00000184<br>
   <a href="#irq_int">Address</a>@irq_int&nbsp;:&nbsp;0x00000204<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see netiol_interrupts document </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="irq_ext_riscv_irq_msk_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>riscv_irq_msk_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> irq_msk_set # Write: 1: set the corresponding bit in the IRQ mask # default 0<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#irq_ext">Address</a>@irq_ext&nbsp;:&nbsp;0x00000188<br>
   <a href="#irq_int">Address</a>@irq_int&nbsp;:&nbsp;0x00000208<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see netiol_interrupts document </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="irq_ext_riscv_irq_msk_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>riscv_irq_msk_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> irq_msk_reset # Write: 1: clear the corresponding bit in the IRQ mask # default 0<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#irq_ext">Address</a>@irq_ext&nbsp;:&nbsp;0x0000018c<br>
   <a href="#irq_int">Address</a>@irq_int&nbsp;:&nbsp;0x0000020c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see netiol_interrupts document </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="irq_ext_riscv_irq_softint_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>riscv_irq_softint_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Software interrupt set register:<br>Read status or set IRQ by writing '1' to the appropriate bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#irq_ext">Address</a>@irq_ext&nbsp;:&nbsp;0x00000190<br>
   <a href="#irq_int">Address</a>@irq_int&nbsp;:&nbsp;0x00000210<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see netiol_interrupts document </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="irq_ext_riscv_irq_softint_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>riscv_irq_softint_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Software interrupt reset register:<br>Read status or reset IRQ by writing '1' to the appropriate bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#irq_ext">Address</a>@irq_ext&nbsp;:&nbsp;0x00000194<br>
   <a href="#irq_int">Address</a>@irq_int&nbsp;:&nbsp;0x00000214<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see netiol_interrupts document </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="irq_ext_riscv_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>riscv_irq_no</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#irq_ext">Address</a>@irq_ext&nbsp;:&nbsp;0x00000198<br>
   <a href="#irq_int">Address</a>@irq_int&nbsp;:&nbsp;0x00000218<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;5</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>4&nbsp;-&nbsp;0</td>
   <td>irq_no<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the non-masked pending IRQ with the highest priority (=lowest bit position). When no non-masked IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: ledm </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_cfg">ledm_cfg</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_prescaler">ledm_prescaler</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_t0">ledm_t0</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_t1">ledm_t1</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_t2">ledm_t2</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_t3">ledm_t3</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R</td>
   <td align=left><a href="#ledm_ledm_led15_0">ledm_led15_0</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R</td>
   <td align=left><a href="#ledm_ledm_led23_16">ledm_led23_16</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_led15_0_rld">ledm_led15_0_rld</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_led23_16_rld">ledm_led23_16_rld</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>W</td>
   <td align=left><a href="#ledm_ledm_led15_0_rld_set">ledm_led15_0_rld_set</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>W</td>
   <td align=left><a href="#ledm_ledm_led15_0_rld_reset">ledm_led15_0_rld_reset</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>W</td>
   <td align=left><a href="#ledm_ledm_led23_16_rld_set">ledm_led23_16_rld_set</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>W</td>
   <td align=left><a href="#ledm_ledm_led23_16_rld_reset">ledm_led23_16_rld_reset</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_irq_raw">ledm_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R</td>
   <td align=left><a href="#ledm_ledm_irq_masked">ledm_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_irq_msk_set">ledm_irq_msk_set</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_irq_msk_reset">ledm_irq_msk_reset</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R</td>
   <td align=left><a href="#ledm_ledm_irq_no">ledm_irq_no</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_d2a_col">ledm_d2a_col</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#ledm_ledm_d2a_row">ledm_d2a_row</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">15-1f</td>
   <td align=left bgcolor="#808080">54-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="ledm_ledm_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix control register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000826<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x00000280<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;1&quot;<br></td>
   <td>precharge_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> disable precharge </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> enable precharge of column lines (led_c_oen) in column_adaptive mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;6</td>
   <td>&quot;00000&quot;<br></td>
   <td>cycle<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..31 </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ.cycle_evt is asserted at the beginning of every LED matrix cycle </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ.cycle_evt is asserted at the beginning of every 2nd LED matrix cycle </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ...<br>changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;1&quot;<br></td>
   <td>column_adaptive<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> all column driver segments are enabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> number of enabled column driver segments equal to conducting row drivers </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>bipolar<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> unipolar matrix. Maximum length column sequence is 0,2,4. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> bipolar matrix. Maximum length column sequence is 0,1,2,3,4,5 </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>&quot;011&quot;<br></td>
   <td>column_last<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> column ranges from 0 to column_last<br>0..5 for bipolar mode<br>0,2,4 for unipolar mode<br>changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> disabled (led_i[*]=0, led_oen[*]=1). Matrix cycling is stopped. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> LED matrix running </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_prescaler"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_prescaler</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix prescaler<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x00000284<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>prescaler<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1..MAX: prescaler generates a tick every cfg_prescaler clock cycles<br>changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_t0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_t0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix time 0<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x00000288<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>t0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1..MAX: time in prescaler ticks, see functional description<br>changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_t1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_t1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix time 1<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x0000028c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>t1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1..MAX: time in prescaler ticks, see functional description<br>changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_t2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_t2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix time 2<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x00000290<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>t2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1..MAX: time in prescaler ticks, see functional description<br>changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_t3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_t3</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix time 3<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x00000294<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>t3<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1..MAX: time in prescaler ticks, see functional description<br>changing this value while CFG.en=1 may result in a temporary deviation from the intended LED matrix sequencing and timing scheme </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led15_0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led15_0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x00000298<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>led15_0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Matrix mode: 0 : LED off 1: LED on<br>During the matrix cycle a sequence of pulses is written to the D2A output register so that all enabled LEDs are on. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led23_16"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led23_16</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x0000029c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;8</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>7&nbsp;-&nbsp;0</td>
   <td>led23_16<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see LED15_0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led15_0_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led15_0_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>led15_0_rld<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reload register copied to LED15_0 at the beginning of every CFG.cycle LED matrix cycle. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led23_16_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led23_16_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002a4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>led23_16_rld<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see LED15_0_RLD </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led15_0_rld_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led15_0_rld_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values reload set register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>led15_0_rld_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: set the corresponding bit in LED15_0_RLD </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led15_0_rld_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led15_0_rld_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values reload reset register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002ac<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>led15_0_rld_reset<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: clear the corresponding bit in LED15_0_RLD </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led23_16_rld_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led23_16_rld_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values reload set register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002b0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>led23_16_rld_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: set the corresponding bit in LED23_16_RLD </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_led23_16_rld_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_led23_16_rld_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix LED values reload reset register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002b4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>led23_16_rld_reset<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: clear the corresponding bit in LED23_16_RLD </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ raw event register<br>Writing a '1' to a bit position with an event type IRQ will clear the event flag.<br>Writing to bit positions with a 'status' type IRQ has no effect.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002b8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>cycle_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: LED matrix mode: shadow registers have been copied to LED matrix state registers </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQ register<br>Shows status of masked IRQs (as connected to IRQ controller).<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002bc<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>cycle_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_irq_msk_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_irq_msk_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask set register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002c0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>cycle_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_irq_msk_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_irq_msk_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask reset register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002c4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>cycle_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ number register </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002c8<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>irq_no<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the non-masked pending IRQ with the highest priority (=lowest bit position). When no non-masked IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_d2a_col"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_d2a_col</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix interface register to the analog part<br>These registers directly control (D2A) the LED drivers when the IOMUX assigns the LED drivers to this module. These D2A registers are also written by the led matrix controller when CFG.en=1.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00001ffe<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002cc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;13</td>
   <td>&quot;000&quot;<br></td>
   <td>d_led_c_i<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A, data to pad </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;111&quot;<br></td>
   <td>d_led_c_s3_oe_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;7</td>
   <td>&quot;111&quot;<br></td>
   <td>d_led_c_s2_oe_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;4</td>
   <td>&quot;111&quot;<br></td>
   <td>d_led_c_s1_oe_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>&quot;111&quot;<br></td>
   <td>d_led_c_s0_oe_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A, 0: strong column driver [index] slice 0 is enabled. Polarity comes from *_i </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_led_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A, 1: LED drivers enabled. To be set by software before matrix operation. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="ledm_ledm_d2a_row"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>ledm_d2a_row</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> LED matrix interface register to the analog part<br>These registers directly control (D2A) the LED drivers when the IOMUX assigns the LED drivers to this module. These D2A registers are also written by the led matrix controller when CFG.en=1.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x0000000f<br></td>
   <td align=left colspan=2>
   <a href="#ledm">Address</a>&nbsp;:&nbsp;0x000002d0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;4</td>
   <td>&quot;0000&quot;<br></td>
   <td>d_led_r_i<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A, data to pad </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;1111&quot;<br></td>
   <td>d_led_r_s0_oe_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A, 0: strong row driver [index] slice 3 is enabled. Direction comes from *_i </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: sw_timer </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_en_mode">sw_timer_en_mode</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_en_mode_set">sw_timer_en_mode_set</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_en_mode_clr">sw_timer_en_mode_clr</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">3</td>
   <td align=left bgcolor="#808080">c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer0_upper">sw_timer_timer0_upper</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer0_lower">sw_timer_timer0_lower</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer0_upper_rld">sw_timer_timer0_upper_rld</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer0_lower_rld">sw_timer_timer0_lower_rld</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer1_upper">sw_timer_timer1_upper</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer1_lower">sw_timer_timer1_lower</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer1_upper_rld">sw_timer_timer1_upper_rld</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer1_lower_rld">sw_timer_timer1_lower_rld</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer2_upper">sw_timer_timer2_upper</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer2_lower">sw_timer_timer2_lower</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer2_upper_rld">sw_timer_timer2_upper_rld</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_timer2_lower_rld">sw_timer_timer2_lower_rld</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">10-17</td>
   <td align=left bgcolor="#808080">40-5c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_irq_raw">sw_timer_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R</td>
   <td align=left><a href="#sw_timer_sw_timer_irq_masked">sw_timer_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1a</td>
   <td align=left bgcolor="#808080">68</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_irq_msk_set">sw_timer_irq_msk_set</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sw_timer_sw_timer_irq_msk_reset">sw_timer_irq_msk_reset</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R</td>
   <td align=left><a href="#sw_timer_sw_timer_irq_no">sw_timer_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1e-1f</td>
   <td align=left bgcolor="#808080">78-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="sw_timer_sw_timer_en_mode"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_en_mode</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timers enable and mode register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000300<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;6</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>t2_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> single shot - swt0_en set to '0' when timer expires </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> periodic - timer automatically reload its associated reload value when it expires </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>t2_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> timer paused (do not change) </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> timer running </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>t1_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> single shot - swt0_en set to '0' when timer expires </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> periodic - timer automatically reload its associated reload value when it expires </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>t1_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> timer paused (do not change) </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> timer running </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>t0_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> single shot - swt0_en set to '0' when timer expires </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> periodic - timer automatically reload its associated reload value when it expires </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>t0_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> timer paused (do not change) </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> timer running </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_en_mode_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_en_mode_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timers enable and mode set register<br>Read: timer_en_mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000304<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: set the corresponding bit in MODE </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_en_mode_clr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_en_mode_clr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timers enable and mode clear register<br>Read: timer_en_mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000308<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: clear the corresponding bit in MODE </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer0_upper"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer0_upper</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 0 upper register value<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000310<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current value timer0[23:16] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer0_lower"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer0_lower</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 0 lower register value<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000314<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current timer timer0[15:0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer0_upper_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer0_upper_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 0 upper reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000318<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reload value timer0[23:16] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer0_lower_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer0_lower_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 0 lower reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x0000031c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reload value timer0[15:0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer1_upper"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer1_upper</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 1 upper register value<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000320<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current value timer1[23:16] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer1_lower"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer1_lower</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 1 lower register value<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000324<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current timer timer1[15:0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer1_upper_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer1_upper_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 1 upper reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000328<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reload value timer1[23:16] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer1_lower_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer1_lower_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 1 lower reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x0000032c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reload value timer1[15:0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer2_upper"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer2_upper</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 2 upper register value<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000330<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current value timer2[23:16] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer2_lower"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer2_lower</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 2 lower register value<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000334<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> current timer timer2[15:0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer2_upper_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer2_upper_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 2 upper reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000338<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reload value timer2[23:16] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_timer2_lower_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_timer2_lower_rld</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Timer 2 lower reload register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x0000033c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reload value timer2[15:0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Writing a '1' to a bit position with an event type IRQ will clear the event flag.<br>Writing to bit positions with a 'status' type IRQ has no effect.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000360<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>t2_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: timer 2 expired </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>t1_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: timer 1 expired </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>t0_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: timer 0 expired </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQ register<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000364<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;3</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>t2_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>t1_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>t0_evt<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_irq_msk_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_irq_msk_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask set register<br>irq_msk_set Write: 1: set the corresponding bit in the IRQ mask # default 0<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x0000036c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>t2_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>t1_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>t0_evt<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_irq_msk_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_irq_msk_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask reset register<br>irq_msk_reset Write: 1: clear the corresponding bit in the IRQ mask # default 0<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000370<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>t2_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>t1_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>t0_evt<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sw_timer_sw_timer_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sw_timer_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ number register </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sw_timer">Address</a>&nbsp;:&nbsp;0x00000374<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;2</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>1&nbsp;-&nbsp;0</td>
   <td>irq_no<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the non-masked pending IRQ with the highest priority (=lowest bit position). When no non-masked IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: asic_ctrl </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_io_config0">asic_ctrl_io_config0</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_io_config1">asic_ctrl_io_config1</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_io_config2">asic_ctrl_io_config2</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_io_config3">asic_ctrl_io_config3</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">4</td>
   <td align=left bgcolor="#808080">10</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_boot_addr">asic_ctrl_boot_addr</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_system_status">asic_ctrl_system_status</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_testmode_ctrl">asic_ctrl_testmode_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_bist_ctrl0">asic_ctrl_bist_ctrl0</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_bist_stat0">asic_ctrl_bist_stat0</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_reset_ctrl">asic_ctrl_reset_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_pll_config0">asic_ctrl_pll_config0</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_pll_config1">asic_ctrl_pll_config1</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_clk_sys_config">asic_ctrl_clk_sys_config</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_clk_uart_a_config">asic_ctrl_clk_uart_a_config</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_clk_uart_b_config">asic_ctrl_clk_uart_b_config</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_clk_uart_c_config">asic_ctrl_clk_uart_c_config</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_clk_uart_d_config">asic_ctrl_clk_uart_d_config</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_system_calibration0">asic_ctrl_system_calibration0</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_system_calibration1">asic_ctrl_system_calibration1</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_vdd_iol_uv_prescaler">asic_ctrl_vdd_iol_uv_prescaler</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_vdd_iol_uv_ctrl">asic_ctrl_vdd_iol_uv_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_vdd_iol_uv">asic_ctrl_vdd_iol_uv</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_d2a_ofc_ovg">asic_ctrl_d2a_ofc_ovg</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_ofc_clk">asic_ctrl_ofc_clk</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_ovg_clk">asic_ctrl_ovg_clk</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_irq_raw">asic_ctrl_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_irq_mask_set">asic_ctrl_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_irq_mask_reset">asic_ctrl_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_irq_masked">asic_ctrl_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>1e</td>
   <td align=left>78</td>
   <td align=left>R</td>
   <td align=left><a href="#asic_ctrl_asic_ctrl_irq_no">asic_ctrl_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1f</td>
   <td align=left bgcolor="#808080">7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="asic_ctrl_asic_ctrl_io_config0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_io_config0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IO Config0 Register:<br>Selects of pin multiplexing.<br>See Excel pinning sheet for details.<br>Note: Some functions configured by this register are enabled by default/during reset. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000280<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x00000380<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;10</td>
   <td>&quot;000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x1c must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;10&quot;<br></td>
   <td>sel_jtag<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing position for the JTAG. Note: enabled during/after reset: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> JTAG IO selection </td>
       <td valign=top> selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;00: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;01: </td>
       <td valign=top> AI-pins </td>
       <td valign=top> sel_jtag_ai </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;10: </td>
       <td valign=top> LED_R-pins </td>
       <td valign=top> sel_jtag_def </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;11: </td>
       <td valign=top> LED_C2, MISO, MOSI, SCK </td>
       <td valign=top> sel_jtag_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;1&quot;<br></td>
   <td>sel_hispi<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Selects HISPI slave multiplexing. Note: enabled during/after reset: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;0: </td>
       <td valign=top> &nbsp;HISPI not selected </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1: </td>
       <td valign=top> &nbsp;HISPI selected </td>
       <td valign=top> (default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;4</td>
   <td>&quot;000&quot;<br></td>
   <td>sel_spi<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the SPI master: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> SPI master IO selection </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;000: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;001: </td>
       <td valign=top> AI-pins w/o CS </td>
       <td valign=top> sel_spi_ai </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;010: </td>
       <td valign=top> AI-pins with CS </td>
       <td valign=top> sel_spi_ai + sel_spi_ai_cs </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;011: </td>
       <td valign=top> LED_R-pins w/o CS </td>
       <td valign=top> sel_spi_led </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;100: </td>
       <td valign=top> LED_R-pins with CS </td>
       <td valign=top> sel_spi_led + sel_spi_led_cs </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;101: </td>
       <td valign=top> HISPI (MISO, MOSI, SCK) w/o CS </td>
       <td valign=top> sel_spi_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;110: </td>
       <td valign=top> HISPI-pins with CS on LED_C2 </td>
       <td valign=top> sel_spi_hispi + sel_spi_hispi_cs </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;111: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sel_uart_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the UART_D module: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> RX/TX </td>
       <td valign=top> TX-enable </td>
       <td valign=top> selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0000: </td>
       <td valign=top> IOL_RX/TX </td>
       <td valign=top> IOL_TX </td>
       <td valign=top> sel_uart_d_int </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0001: </td>
       <td valign=top> AI_B/AI_A </td>
       <td valign=top> -- </td>
       <td valign=top> sel_uart_d_ai_ab </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0010: </td>
       <td valign=top> AI_B/AI_A </td>
       <td valign=top> LED_C2 </td>
       <td valign=top> sel_uart_d_ai_ab + sel_uart_d_txen_led_c2 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0011: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0100: </td>
       <td valign=top> AI_D/AI_C </td>
       <td valign=top> -- </td>
       <td valign=top> sel_uart_d_ai_cd </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0101: </td>
       <td valign=top> AI_D/AI_C </td>
       <td valign=top> LED_C2 </td>
       <td valign=top> sel_uart_d_ai_cd + sel_uart_d_txen_led_c2 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0110: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0111: </td>
       <td valign=top> LED_C1/2 </td>
       <td valign=top> -- </td>
       <td valign=top> sel_uart_d_led_c </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1000: </td>
       <td valign=top> LED_C1/2 </td>
       <td valign=top> LED_C0 </td>
       <td valign=top> sel_uart_d_led_c + sel_uart_d_txen_led_c </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1001: </td>
       <td valign=top> LED_C1/2 </td>
       <td valign=top> SCK </td>
       <td valign=top> sel_uart_d_led_c + sel_uart_d_txen_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1010: </td>
       <td valign=top> MOSI/MISO </td>
       <td valign=top> -- </td>
       <td valign=top> sel_uart_d_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1011: </td>
       <td valign=top> MOSI/MISO </td>
       <td valign=top> LED_C0 </td>
       <td valign=top> sel_uart_d_hispi + sel_uart_d_txen_led_c </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1100: </td>
       <td valign=top> MOSI/MISO </td>
       <td valign=top> SCK </td>
       <td valign=top> sel_uart_d_hispi + sel_uart_d_txen_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1101: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1111: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_io_config1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_io_config1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IO Config1 Register:<br>Selects of pin multiplexing.<br>See Excel pinning sheet for details. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x00000384<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;11</td>
   <td>&quot;00000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x0a must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;8</td>
   <td>&quot;000&quot;<br></td>
   <td>sel_irq_ext_p<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing position for the irq_ext function: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> position </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;000: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;001: </td>
       <td valign=top> AI_A </td>
       <td valign=top> sel_irq_ext_p0 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;010: </td>
       <td valign=top> AI_B </td>
       <td valign=top> sel_irq_ext_p1 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;011: </td>
       <td valign=top> AI_C </td>
       <td valign=top> sel_irq_ext_p2 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;100: </td>
       <td valign=top> AI_D </td>
       <td valign=top> sel_irq_ext_p3 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;101: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;110: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_irq_ext_p9 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;111: </td>
       <td valign=top> LED_C2 </td>
       <td valign=top> sel_irq_ext_p10 </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;4</td>
   <td>&quot;0000&quot;<br></td>
   <td>sel_sync_in_p<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing position for the sync_in function: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> position </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0000: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0001: </td>
       <td valign=top> AI_A </td>
       <td valign=top> sel_sync_in_p0 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0010: </td>
       <td valign=top> AI_B </td>
       <td valign=top> sel_sync_in_p1 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0011: </td>
       <td valign=top> AI_C </td>
       <td valign=top> sel_sync_in_p2 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0100: </td>
       <td valign=top> AI_D </td>
       <td valign=top> sel_sync_in_p3 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1001 - 0101: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1010: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_in_p9 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1011: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_in_p10 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1100: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_in_p11 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1101: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_in_p12 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1110: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_in_p13 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1111: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Valid positions: 0..3 and 9..13 (activates select sel_sync_out_p<position>).<br>E.g. program to 3 to select sync_in on p2 (PIO2/AI_C)<br>For all other values sync_in is not mapped to an IO (no select is active). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sel_sync_out_p<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing position for the sync_out function: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> position </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0000: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0001: </td>
       <td valign=top> AI_A </td>
       <td valign=top> sel_sync_out_p0 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0010: </td>
       <td valign=top> AI_B </td>
       <td valign=top> sel_sync_out_p1 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0011: </td>
       <td valign=top> AI_C </td>
       <td valign=top> sel_sync_out_p2 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;0100: </td>
       <td valign=top> AI_D </td>
       <td valign=top> sel_sync_out_p3 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1001 - 0101: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1010: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_out_p9 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1011: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_out_p10 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1100: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_out_p11 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1101: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_out_p12 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1110: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_sync_out_p13 </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1111: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Valid positions: 0..3 and 9..13 (activates select sel_sync_out_p<position>).<br>E.g. program to 3 to select sync_out on p2 (PIO2/AI_C)<br>For all other values sync_out is not mapped to an IO (no select is active). </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_io_config2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_io_config2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IO Config2 Register:<br>Selects of pin multiplexing.<br>See Excel pinning sheet for details. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x00000388<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;10</td>
   <td>&quot;000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x33 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;4</td>
   <td>&quot;0000&quot;<br></td>
   <td>sel_led_r<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the LED row function:<br>sel_led_r[0] selects IO LED_R0 for for led_r0 of the LED matrix when 1<br>sel_led_r[1] selects IO LED_R1 for for led_r1 of the LED matrix when 1<br>sel_led_r[2] selects IO LED_R2 for for led_r2 of the LED matrix when 1<br>sel_led_r[3] selects IO LED_R3 for for led_r3 of the LED matrix when 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>sel_led_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the LED column function:<br>sel_led_c[0] selects IO LED_C0 for for led_c0 of the LED matrix when 1<br>sel_led_c[1] selects IO LED_C1 for for led_c1 of the LED matrix when 1<br>sel_led_c[2] selects IO LED_C2 for for led_c2 of the LED matrix when 1 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_io_config3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_io_config3</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IO Config3 Register:<br>Selects of output pin multiplexing.<br>See Excel pinning sheet for details. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x0000038c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;10</td>
   <td>&quot;000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x26 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>sel_adc_gpo3<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the ADC_GPO3 functions: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> selected IO </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> LED_R3 </td>
       <td valign=top> sel_adc_gpo3_led </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 10: </td>
       <td valign=top> MOSI </td>
       <td valign=top> sel_adc_gpo3_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 11: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;6</td>
   <td>&quot;00&quot;<br></td>
   <td>sel_adc_gpo2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the ADC_GPO2 functions: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> selected IO </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> LED_C0 </td>
       <td valign=top> sel_adc_gpo2_led </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 10: </td>
       <td valign=top> MISO </td>
       <td valign=top> sel_adc_gpo2_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 11: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;4</td>
   <td>&quot;00&quot;<br></td>
   <td>sel_adc_gpo1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the ADC_GPO1 functions: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> selected IO </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> LED_C1 </td>
       <td valign=top> sel_adc_gpo1_led </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 10: </td>
       <td valign=top> SCK </td>
       <td valign=top> sel_adc_gpo1_hispi </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 11: </td>
       <td valign=top> reserved </td>
       <td valign=top> &nbsp; </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sel_adc_gpo0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the ADC_GPO0 functions: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;&nbsp;0: </td>
       <td valign=top> ADC_GPO0 not available (default) </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;&nbsp;1: </td>
       <td valign=top> select ADC_GPO0 for LED_C2 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1&nbsp;-&nbsp;0</td>
   <td>&quot;00&quot;<br></td>
   <td>sel_adc_gpz<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select the multiplexing for the ADC_GPZ functions: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp; </td>
       <td valign=top> active ADC_GPZ functions </td>
       <td valign=top> active selects </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> -- </td>
       <td valign=top> none </td>
       <td valign=top> (default) </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> AI_A/GPZ0 + AI_B/GPZ1 </td>
       <td valign=top> sel_adc01_gpz </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 10: </td>
       <td valign=top> AI_C/GPZ1 + AI_D/GPZ2 </td>
       <td valign=top> sel_adc23_gpz </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 11: </td>
       <td valign=top> all: AI_A..D/GPZ0..3 </td>
       <td valign=top> sel_adc01_gpz + sel_adc23_gpz </td>
       <td valign=top> &nbsp; </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_boot_addr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_boot_addr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Boot address of system CPU (MTVEC) configuration register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00002000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x00000394<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00100000&quot;<br></td>
   <td>addr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Upper bits of the base address of the reset, IRQ and exception vector table.<br>After reset points to start of ROM (i.e. the CPU always boots from ROM).<br>Should be set to start of PMEM by boot loader after the user program has been copied to the core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_system_status"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_system_status</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> System Status Register.<br>This register provides information of special system events and system states. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x00000398<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;3</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>testmode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Sampled testmode input for production test purpose. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>d_vdd_iol_uv_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> A2D Signal. Filtered vdd_iol under voltage comparator / receiver. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>d_vdd_iol_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> A2D Signal. Unfiltered vdd_iol under voltage comparator / receiver. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_testmode_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_testmode_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Testmode Control Register </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x0000039c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>scan_testmode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Enable scan testmode. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Note: </td>
       <td valign=top> This will change I/O multiplexing (s. pinning sheet). </td>
      </tr>
      <tr>
       <td valign=top> Note: </td>
       <td valign=top> Entering scan testmode is only possible if the testmode is active. </td>
      </tr>
      <tr>
       <td valign=top> Note: </td>
       <td valign=top> Exiting scan testmode is only possible by exiting the testmode or by driving '1' at scan_testmode_clr (= AI_D). </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_bist_ctrl0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_bist_ctrl0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RAM BIST control register 0:<br>2 bits bistmode per RAM to start BIST or RAM initialization: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> disabled </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> initialize RAM </td>
      </tr>
      <tr>
       <td valign=top> 10: </td>
       <td valign=top> run BIST </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Reset Value to 00 if status register shows that process is finished. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;12</td>
   <td>&quot;0000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xd must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;2</td>
   <td>&quot;00&quot;<br></td>
   <td>pram_bist_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> bist_mode of pram </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1&nbsp;-&nbsp;0</td>
   <td>&quot;00&quot;<br></td>
   <td>dram_bist_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> bist_mode of dram </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_bist_stat0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_bist_stat0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RAM BIST status register 0:<br>2 bits bist_status per RAM: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> OK </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> running </td>
      </tr>
      <tr>
       <td valign=top> 11: </td>
       <td valign=top> failure </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003a4<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;4</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>3&nbsp;-&nbsp;2</td>
   <td>pram_bist_status<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> bist_status of pram </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1&nbsp;-&nbsp;0</td>
   <td>dram_bist_status<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> bist_status of dram </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_reset_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_reset_ctrl</b></font><br><font size="-2">(NETX_RESET_CTRL)</font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Reset Control Register:<br>This register controls the reset functions of the chip and indicates the reset state. The reset state<br>shows which resets have occurred, allowing the firmware to detect which resets were active. In order to<br>determine the source of the last reset, the firmware should evaluate and reset these bits during its start<br>sequence. After a power on reset, the RESET_CTRL register is cleared completely.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;2</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>RES_HISPI<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Reset status: A reset was performed by HISPI<br>After reading write back a "1" to clear the status bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>RES_WDOG<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Reset status: A reset was performed by the system watchdog.<br>After reading write back a "1" to clear the status bit. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_pll_config0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_pll_config0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL Configuration Register 0<br>The PLL is always powered down after power on reset. All clock-domains run directly on pin CLKREF.<br>To use the PLL:<br>&nbsp;1. set pll_config0<br>&nbsp;2. set pll_config1 with pll_pd=1<br>&nbsp;3. set pll_config1 with pll_pd=0 (power up PLL)<br>&nbsp;4. wait for PLL to stabilize<br>&nbsp;5. Use clk_sys_config to switch from CLKREF to PLL </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003ac<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;9</td>
   <td>&quot;0000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x36 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>pll_fd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL feedback divider (d_pll_fd)<br>&nbsp;&nbsp;fvco/ffb = (d_fd + 2) * 2<br>ffb&nbsp;&nbsp;= frequency of internal feedback clock to phase detector<br>fvco = frequency of vco </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_pll_config1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_pll_config1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL Configuration Register 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000203<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003b0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;10</td>
   <td>&quot;000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x1a must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;1&quot;<br></td>
   <td>pll_bypass<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL internal bypass (d_pll_bypass) </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> normal PLL operation. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> fout is is by-passed directly from fin.&nbsp;&nbsp;For test only. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Warning: This bit should not be set when PLL output is used by IC as it can cause timing errors! </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;7</td>
   <td>&quot;00&quot;<br></td>
   <td>pll_od<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL output divider (d_pll_od)<br>&nbsp;&nbsp;fvco/fout = 1, if d_od = 0<br>&nbsp;&nbsp;fvco/fout = 2, if d_od = 1 or d_od = 2<br>&nbsp;&nbsp;fvco/fout = 4, if d_od = 3<br>fout = frequency of d_pll_fout<br>fvco = freqeuncy of vco </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;2</td>
   <td>&quot;00000&quot;<br></td>
   <td>pll_rd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL reference divider (d_pll_rd)<br>&nbsp;&nbsp;fin/fref = (d_rd + 2) * 2<br>fref = frequency of reference clock clock to phase detector = CLKREF pin<br>fin = frequency of d_pll_fin) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;1&quot;<br></td>
   <td>pll_pd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL power-down/reset signal (active high, d_pll_pd). </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> PLL powered up. Normal operation </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> VCO is powered down and in reset. Also asserts reset of pll logic. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> The PLL must not receive an input clock while the XTAL is not stable and the PLL is in power-down mode (enable = 0). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;1&quot;<br></td>
   <td>pll_oe_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL output-enable signal (d_pll_oe_n). </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> normal operation </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> d_pll_fout output is disabled / no toggle, but internal PLL loop is unaffected </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_clk_sys_config"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_clk_sys_config</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> System clock divider configuration register<br>Procedure to program the system clock divider: Program the register step-by-step:<br>&nbsp;&nbsp;1. select XTAL as source (clear the src-bit)<br>&nbsp;&nbsp;2. program the desired div-value<br>&nbsp;&nbsp;3. select the PLL (set the src-bit) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000002<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003b4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;5</td>
   <td>0x0<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x56c must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>&quot;001&quot;<br></td>
   <td>div<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Divider reload value for system clock. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> clk <= PLL out </td>
      </tr>
      <tr>
       <td valign=top> 1..MAX: </td>
       <td valign=top> clk <= PLL out / (2*(div+1)) </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Note: </td>
       <td valign=top> This setting only takes effect after one generated clock of the previous setting. </td>
      </tr>
      <tr>
       <td valign=top> Note: </td>
       <td valign=top> This setting only takes effect when src is set to 1. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> clk <= XTAL </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> clk <= PLL divider (s. bits 'div') </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_clk_uart_a_config"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_clk_uart_a_config</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IOL_UART A clock divider configuration register<br>Procedure to program the UART clocks: Program the register step-by-step:<br>&nbsp;&nbsp;1. disable the clock if it is running (clear the en-bit but don't change the div-bits)<br>&nbsp;&nbsp;2. program the desired div-value<br>&nbsp;&nbsp;3. enable the clock (set the en-bit) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003b8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;6</td>
   <td>0x0<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x307 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;1</td>
   <td>&quot;00000&quot;<br></td>
   <td>div<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock divider and selection value. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> uart_a_tx_clk <= XTAL </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> uart_a_tx_clk <= PLL out </td>
      </tr>
      <tr>
       <td valign=top> 2..30: </td>
       <td valign=top> uart_a_tx_clk <= PLL out / div </td>
      </tr>
      <tr>
       <td valign=top> 31: </td>
       <td valign=top> (illegal, not supported) </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Note: </td>
       <td valign=top> This setting only takes effect after one generated clock of the previous setting. </td>
      </tr>
      <tr>
       <td valign=top> Note: </td>
       <td valign=top> The src-bit from the MPW is dropped and replaced by the values 0 and 1. </td>
      </tr>
      <tr>
       <td valign=top> Note:<br> </td>
       <td valign=top> For the MPW the PLL clock devision was PLL/(div*2), i.e. only even division possible.<br>For the final NETIOL the PLL clock devision was PLL/div, i.e. also odd division possible.<br>Therefore the div values must be changed when migrating to the final NETIOL. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock enable </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> uart_a_tx_clk <= disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> uart_a_tx_clk <= enabled </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_clk_uart_b_config"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_clk_uart_b_config</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IOL_UART B clock divider configuration register<br>For details see the IOL_UART A clock divider configuration register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003bc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;6</td>
   <td>0x0<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x0bd must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;1</td>
   <td>&quot;00000&quot;<br></td>
   <td>div<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Divider reload value for system clock. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock enable </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_clk_uart_c_config"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_clk_uart_c_config</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IOL_UART C clock divider configuration register<br>For details see the IOL_UART A clock divider configuration register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003c0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;6</td>
   <td>0x0<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x289 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;1</td>
   <td>&quot;00000&quot;<br></td>
   <td>div<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Divider reload value for system clock. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock enable </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_clk_uart_d_config"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_clk_uart_d_config</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IOL_UART D clock divider configuration register<br>For details see the IOL_UART A clock divider configuration register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003c4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;6</td>
   <td>0x0<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x231 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;1</td>
   <td>&quot;00000&quot;<br></td>
   <td>div<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Divider reload value for system clock. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock enable </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_system_calibration0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_system_calibration0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> System calibration register 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00008080<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003c8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;10000000&quot;<br></td>
   <td>cal_vref<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Voltage reference calibration, absolute<br>0: most negative<br>255: most positive </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;10000000&quot;<br></td>
   <td>cal_bg<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap calibration, 1st order TC<br>0: most negative<br>255: most positive </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_system_calibration1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_system_calibration1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> System calibration register 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000008<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003cc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;1000&quot;<br></td>
   <td>cal_iref<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bias current calibration<br>0: lowest<br>15: highest </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_vdd_iol_uv_prescaler"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_vdd_iol_uv_prescaler</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003d0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>ifilter<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler for integration filter of vdd_iol under voltage comparator. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_vdd_iol_uv_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_vdd_iol_uv_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A signals for vdd_io_uv receiver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003d4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>vt_l<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> vdd_iol under voltage comparator low threshold<br>Note: vt_l must be set > 0 for proper operation. Otherwise the output of the comparator is unpredictable. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>vt_h<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> vdd_iol under voltage comparator high threshold<br>Note: vt_h must be set to a higher value than vt_l for proper operation. Otherwise the output of the comparator is unpredictable. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write '1' to enable vdd_iol under voltage comparator. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_vdd_iol_uv"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_vdd_iol_uv</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> The analog A2D signal d_vdd_io_uv is filtered and evaluated to generate the IRQ signal vdd_iol_uv. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003d8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;8</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 0 </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 1 </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> event IRQ, set on rising edge </td>
      </tr>
      <tr>
       <td valign=top> 4: </td>
       <td valign=top> event IRQ, set on falling edge </td>
      </tr>
      <tr>
       <td valign=top> 5: </td>
       <td valign=top> event IRQ, set on any edge </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: integral filter disabled<br>1..MAX: integral filter threshold<br>Note: The integral filter has a prescaler, which is configured in the vdd_iol_uv_prescaler register. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_d2a_ofc_ovg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_d2a_ofc_ovg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A signals for OFC and OVG </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003dc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;6</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ovg_act_clk<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> default 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ovg_act_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> default 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ovg_iol_clk<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> default 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ovg_iol_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> default 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ofc_clk_vref<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> default 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ofc_clk_bg<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> default 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_ofc_clk"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_ofc_clk</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Offset compensation clocks for bandgap reference (d_ofc_clk_bg) and voltage reference buffer (d_ofc_clk_vref) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003e0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>vref_div_rld<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see bg_div_rld </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>bg_div_rld<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: clock generation disabled. Output set by ASIC_CTRL_D2A_OFC_OVG.d_ofc_clk_bg<br>1..MAX:&nbsp;&nbsp;Output toggled after (clk+1) * bg_div_rld clock cycles </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_ovg_clk"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_ovg_clk</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Charge pump clocks for overvoltage gate protection for vdd_iol (d_ovg_iol_clk) and vdd_act (d_ovg_act_clk). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003e4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>act_div_rld<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see register ofc_clk, bitfield bg_div_rld </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>iol_div_rld<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see register ofc_clk, bitfield bg_div_rld </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs:<br>Read access shows status of unmasked IRQs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003e8<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>vdd_iol_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on ASIC_CTRL_VDD_IOL_UV.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003ec<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>vdd_iol_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on ASIC_CTRL_VDD_IOL_UV.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003f0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>vdd_iol_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on ASIC_CTRL_VDD_IOL_UV.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003f4<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>vdd_iol_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on ASIC_CTRL_VDD_IOL_UV.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="asic_ctrl_asic_ctrl_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>asic_ctrl_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Lowest active interrupt:<br>Shows the highest prior active IRQ (= lowest IRQ number).<br>When no IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#asic_ctrl">Address</a>&nbsp;:&nbsp;0x000003f8<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the pending IRQ </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: pad_ctrl </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_ai_a">pad_ctrl_ai_a</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_ai_b">pad_ctrl_ai_b</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_ai_c">pad_ctrl_ai_c</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_ai_d">pad_ctrl_ai_d</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_led_r0">pad_ctrl_led_r0</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_led_r1">pad_ctrl_led_r1</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_led_r2">pad_ctrl_led_r2</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_led_r3">pad_ctrl_led_r3</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_led_c0">pad_ctrl_led_c0</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_led_c1">pad_ctrl_led_c1</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_led_c2">pad_ctrl_led_c2</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_sck">pad_ctrl_sck</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_miso">pad_ctrl_miso</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pad_ctrl_pad_ctrl_mosi">pad_ctrl_mosi</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">e-f</td>
   <td align=left bgcolor="#808080">38-3c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="pad_ctrl_pad_ctrl_ai_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_ai_a</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port ai_a (password protected).<br>Pad type: DIO_AI<br>Programmable pad functions are: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;&nbsp;&nbsp;ds: </td>
       <td valign=top> Driving strength: 0: low driving strength (default), 1: high driving strength. </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;&nbsp;&nbsp;pe: </td>
       <td valign=top> Pull enable: 0: No resistor is applied, 1: resistor is enabled.<br>The pull-direction (up or down) is determined by the pad-type or by the ps-function. </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;&nbsp;&nbsp;ps: </td>
       <td valign=top> Pull select: 0: select pull-down, 1: select pull-up (only for pads supporting both<br>pull-directions in combination with pe). </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;&nbsp;&nbsp;ie: </td>
       <td valign=top> Input enable: 0: Digital pad input function disabled, 1: input is enabled. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Note:<br>&nbsp;&nbsp;&nbsp;Not all functions are available for all pads, it depends on the pad type.<br>&nbsp;&nbsp;&nbsp;Functions not found as programmable bit in the register of a pad are not supported by the pad.<br>Note:<br>&nbsp;&nbsp;&nbsp;The default states are already applied during reset. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000400<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xfc must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>ps<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull select: 1: pull-up, 0: down if pull is enabled by pe, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up/down pad, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> driving strength (low by default) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_ai_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_ai_b</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port ai_b (password protected).<br>Pad type: DIO_AI<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000404<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xe7 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>ps<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull select: 1: pull-up, 0: down if pull is enabled by pe, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up/down pad, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> driving strength (low by default) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_ai_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_ai_c</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port ai_c (password protected).<br>Pad type: DIO_AI<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000408<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xee must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>ps<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull select: 1: pull-up, 0: down if pull is enabled by pe, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up/down pad, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> driving strength (low by default) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_ai_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_ai_d</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port ai_d (password protected).<br>Pad type: DIO_AI<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x0000040c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xd1 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>ps<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull select: 1: pull-up, 0: down if pull is enabled by pe, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up/down pad, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> driving strength (low by default) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_led_r0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_led_r0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port led_r0 (password protected).<br>Pad type: DIO_R<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000050<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000410<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x1f must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;1&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up pad, enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_led_r1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_led_r1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port led_r1 (password protected).<br>Pad type: DIO_R<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000050<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000414<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x6b must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;1&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up pad, enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_led_r2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_led_r2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port led_r2 (password protected).<br>Pad type: DIO_R<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000050<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000418<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xf7 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;1&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up pad, enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_led_r3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_led_r3</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port led_r3 (password protected).<br>Pad type: DIO_R<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000050<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x0000041c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x83 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;1&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-up pad, enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_led_c0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_led_c0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port led_c0 (password protected).<br>Pad type: DIO_C<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000420<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xf must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_led_c1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_led_c1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port led_c1 (password protected).<br>Pad type: DIO_C<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000424<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x7b must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_led_c2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_led_c2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port led_c2 (password protected).<br>Pad type: DIO_C<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000428<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xe7 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_sck"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_sck</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port sck (password protected).<br>Pad type: DIO<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x0000042c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0xb must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-down pad, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> driving strength (low by default) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_miso"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_miso</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port miso (password protected).<br>Pad type: DIO_8_16<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000430<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x7 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-down pad, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> driving strength (low by default) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="pad_ctrl_pad_ctrl_mosi"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pad_ctrl_mosi</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Pad configuration register of port mosi (password protected).<br>Pad type: DIO<br>For details refer to description of register pad_ctrl_ai_a. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000040<br></td>
   <td align=left colspan=2>
   <a href="#pad_ctrl">Address</a>&nbsp;:&nbsp;0x00000434<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Password: pw=0x25 must be written here to validate a write access to this register. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;1&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input enable (enabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>pe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull enable (pull-down pad, disabled by default) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> driving strength (low by default) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: spi </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_cr0">spi_cr0</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_cr1">spi_cr1</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_dr">spi_dr</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R</td>
   <td align=left><a href="#spi_spi_sr">spi_sr</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">4</td>
   <td align=left bgcolor="#808080">10</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_imsc">spi_imsc</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R</td>
   <td align=left><a href="#spi_spi_ris">spi_ris</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R</td>
   <td align=left><a href="#spi_spi_mis">spi_mis</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_icr">spi_icr</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">9</td>
   <td align=left bgcolor="#808080">24</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_dmacr">spi_dmacr</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">b</td>
   <td align=left bgcolor="#808080">2c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_data_register">spi_data_register</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R</td>
   <td align=left><a href="#spi_spi_status_register">spi_status_register</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_control_register">spi_control_register</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#spi_spi_interrupt_control_register">spi_interrupt_control_register</a></td>
  </tr>
 </table><br>
 <a name="spi_spi_cr0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_cr0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI control register 0<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x80080007<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000440<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31</td>
   <td>&quot;1&quot;<br></td>
   <td>netx100_comp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Use netx100/500-compatible SPI mode: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> start transfer after writing data </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> start transfer after setting CR_write or CR_read </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>30&nbsp;-&nbsp;29</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>28</td>
   <td>&quot;0&quot;<br></td>
   <td>slave_sig_early<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Generate MISO in slave mode 1 SCK clock edge earlier than defined in the SPI specification.<br>This is to compensate pad or sampling delays on fast data rates. However, hold timing problems could<br>come up as MISO is generated very fast after the sampling SPI clock edge.<br>If filter_in is enabled, it takes at least 3 system clocks to generate MISO after SCK.<br>If filter_in is disabled, it takes at least 2 system clocks to generate MISO after SCK. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>27</td>
   <td>&quot;0&quot;<br></td>
   <td>filter_in<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive data is sampled every 10ns (100MHz system clock). If this bit is set, the<br>stored receive value will be the result of a majority decision of the three sampling points<br>around a SPI-clock edge (if two or more '1s! were sampled a '1' will be stored, else a '0' will<br>be stored. In slave mode chip-select and SCK edges will also be detected by oversampling if this bit is set:<br>An edge will be detected if the majority-result of 3 subsequent sampled values toggles.<br>Input filtering should be used for sck_muladd<=0x200 (i.e. below 12.5MHz). Stable signal phases are too<br>short with higher frequencies and input filtering cannot be used. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>26</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>25&nbsp;-&nbsp;24</td>
   <td>&quot;00&quot;<br></td>
   <td>format<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Frame format: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> Motorola SPI frame format </td>
      </tr>
      <tr>
       <td valign=top> 01..11: </td>
       <td valign=top> reserved </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>23&nbsp;-&nbsp;20</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>19&nbsp;-&nbsp;8</td>
   <td>0x800<br></td>
   <td>sck_muladd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Serial clock rate multiply add value for master SCK generation.<br>The SPI clock frequency is: f_spi_sck = (sck_muladd * 100)/4096 [MHz].<br>Default value 0x800 equals 50MHz SPI clock rate.<br>All serial clock rates are derived from 100MHz netX system clock. Hence, all serial clock phases are multiples<br>of 10ns. This leads to non-constant serial clock phases when a clock rate is programmed which cannot be generated<br>by 100MHz/(2*n) without remainder. E.g. programming 0x4CC here will lead to a mean clock-rate of 30MHz. However,<br>single clock high and low phases of 10ns and clock periods of 30ns will occur. This must be considered for<br>serial device selection. E.g. using a 30MHz device which requires 33ns minimum clock period and a duty cycle<br>of 50% will fail.<br>Note: If sck_muladd is set to zero, SPI transfer will freeze.<br>The SPI clock must not exceed (system frequency/4) in slave mode, if correct data sampling should always be guaranteed.<br>Note: The value programmed here has no impact in slave mode. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>SPH<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Serial clock phase (netx500: CR_ncpha): </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> sample data at second clock edge, data is generated half a clock phase before sampling </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> sample data at first clock edge, data is generated half a clock phase before sampling </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>SPO<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Serial clock polarity (netx500: CR_cpol): </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> idle: clock is low, first edge is rising </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> idle: clock is high, first edge is falling </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0111&quot;<br></td>
   <td>datasize<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DSS: data size select (transfer size = datasize + 1 bits): </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0000...0010: </td>
       <td valign=top> reserved </td>
      </tr>
      <tr>
       <td valign=top> 0011: </td>
       <td valign=top> 4 bit </td>
      </tr>
      <tr>
       <td valign=top> 0100: </td>
       <td valign=top> 5 bit </td>
      </tr>
      <tr>
       <td valign=top> ... </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 0111: </td>
       <td valign=top> 8 bit </td>
      </tr>
      <tr>
       <td valign=top> ... </td>
       <td valign=top> &nbsp; </td>
      </tr>
      <tr>
       <td valign=top> 1111: </td>
       <td valign=top> 16 bit </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Note: 16 bit TX-data-loss bug of netX50/netX5 is fixed since netX10. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_cr1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_cr1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI control register 1<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x08080000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000444<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;29</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>28</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_fifo_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Writing "1" to this bit will clear the receive FIFOs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>27&nbsp;-&nbsp;24</td>
   <td>&quot;1000&quot;<br></td>
   <td>rx_fifo_wm<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO watermark for IRQ generation </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>23&nbsp;-&nbsp;21</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>20</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_fifo_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Writing "1" to this bit will clear the transmit FIFOs.<br>Note: There must be at least 1 system clock idle after clear before writing new data to the<br>FIFO. This is guaranteed by the netX internal bus structure and needs not being considered by software. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>19&nbsp;-&nbsp;16</td>
   <td>&quot;1000&quot;<br></td>
   <td>tx_fifo_wm<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO watermark for IRQ generation </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>fss_static<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI static chip-select: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> SPI chip-select will be toggled automatically before and after each transferred word according to fss and datasize. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> SPI chip-select will be set statically according to the fss bits. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;8</td>
   <td>&quot;000&quot;<br></td>
   <td>fss<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Frame or slave select.<br>There are up to 3 external SPI chip-select signals.<br>In master mode, the fss bits define the states of the chip-select signals.<br>The inversion for low-active chip-selects (e.g. for Motorola SPI frame format) is done automatically<br>depending on the value programmed to the 'format' bits.<br>Example: To use the netX IO CS1 as chip-select, program '010' here, regardless whether the external<br>chip-select is low or high active.<br>In slave mode, the fss bits are a mask to select which netX input should be used as chip-select.<br>Example: To use the netX IO CS0 as chip-select, program '001' here. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>SOD<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Slave mode output disable (to connect multiple slaves to one master): </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> MISO can be driven in slave mode </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> MISO is not driven in slave mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>MS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Mode select: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> Module is configured as master </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> Module is configured as slave </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>SSE<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI enable: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> Module disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> Module enabled </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>LBM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Loop back mode: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> Internal loop back disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> Internal loop back enabled, spi_cr0.filter_in must be set for loopback function </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_dr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_dr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI data register<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500.<br>The SPI module has 2 FIFOs: One for transmit data and one for receive data.<br>Read access: Received data byte is delivered from receive FIFO.<br>Write access: Transmit data byte is written to send FIFO.<br>Both FIFOs (receive and transmit) have a depth of 16.<br>SPI master mode: MISO input data will be stored in the receive FIFO; transmit FIFO generates MOSI output data.<br>SPI slave mode: MOSI input data will be stored in the receive FIFO; transmit FIFO generates MISO output data. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000448<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;17</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>16&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>data<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit data: Only lowest bits according to spi_cr0.datasize will be sent.<br>Receive data will be delivered on the lowest bits, unused bits (above spi_cr0.datasize) will be "0".<br>In slave mode transmit data is requested from the FIFO when the last bit of the currently<br>transferred word is set to the MISO signal.<br>If no next transmit data can be read from the FIFO until the current word's last bit was transferred, a<br>FIFO underrun will occur in case chip-select does not go inactive at the next detected SCK edge. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_sr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_sr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI status register<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500.<br>Note: Both FIFOs (receive and transmit) have a depth of 16. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x0000044c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31</td>
   <td>rx_fifo_err_undr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO underrun error occurred, data is lost </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>30</td>
   <td>rx_fifo_err_ovfl<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO overflow error occurred, data is lost </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>29</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>28&nbsp;-&nbsp;24</td>
   <td>rx_fifo_level<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO level (number of received words to read out are left in FIFO) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>23</td>
   <td>tx_fifo_err_undr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO underrun error occurred, data is lost </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>22</td>
   <td>tx_fifo_err_ovfl<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO overflow error occurred, data is lost </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>21</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>20&nbsp;-&nbsp;16</td>
   <td>tx_fifo_level<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO level (number of words to transmit are left in FIFO) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;5</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>BSY<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Device busy (1 if data is currently transmitted/received or the transmit FIFO is not empty) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>RFF<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO is full (1 if full) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>RNE<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO is not empty (0 if empty) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>TNF<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO is not full (0 if full) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>TFE<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO is empty (1 if empty) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_imsc"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_imsc</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI Interrupt Mask Set and Clear register:<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500.<br>IRQ mask is an AND-mask: only raw interrupts with mask bit set can generate a module IRQ.<br>When writing this register, the corresponding interrupt is cleared similar to writing the register spi_icr.<br><br>Note: The functionality of this register is similar to the corresponding SQI register sqi_irq_mask.<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;However, in contrast to this register, setting bits in sqi_irq_mask does not clear the corresponding interrupts.<br><br>Note: Both FIFOs (receive and transmit) have a depth of 16. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000454<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>txeim<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO empty interrupt mask (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>rxfim<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO full interrupt mask (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>rxneim<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO not empty interrupt mask (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>TXIM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit FIFO interrupt mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>RXIM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO interrupt mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>RTIM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive timeout interrupt mask </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>RORIM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receive FIFO overrun interrupt mask </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_ris"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_ris</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI interrupt state before masking register (raw interrupt)<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500.<br>Note: Both FIFOs (receive and transmit) have a depth of 16. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000458<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;7</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>txeris<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Unmasked transmit FIFO empty interrupt state (for netx100/500 compliance) </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> transmit FIFO is empty </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> transmit FIFO is not empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>rxfris<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Unmasked receive FIFO full interrupt state (for netx100/500 compliance) </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> receive FIFO is full </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> receive FIFO is not full </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>rxneris<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Unmasked receive FIFO not empty interrupt state (for netx100/500 compliance) </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> receive FIFO is not empty </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> receive FIFO is empty </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>TXRIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Unmasked transmit FIFO interrupt state </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> transmit FIFO level is below spi_cr1.tx_fifo_wm </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> transmit FIFO equals or is higher than spi_cr1.tx_fifo_wm </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>RXRIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Unmasked receive FIFO interrupt state </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> receive FIFO is higher than spi_cr1.rx_fifo_wm </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> receive FIFO is equals or is below spi_cr1.rx_fifo_wm </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>RTRIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Unmasked receive timeout interrupt state<br>Timeout period are 32 SPI clock periods depending on adr_spi_cr0.sck_muladd </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> receive FIFO is not empty and not read out in the passed timeout period </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> receive FIFO is empty or read during the last timeout period </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>RORRIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Unmasked receive FIFO overrun interrupt state </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> receive FIFO overrun error occurred </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no receive FIFO overrun error occurred </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_mis"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_mis</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI interrupt status register<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500.<br>Note: Both FIFOs (receive and transmit) have a depth of 16. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x0000045c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;7</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>txemis<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked transmit FIFO empty interrupt state (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>rxfmis<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked receive FIFO full interrupt state (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>rxnemis<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked receive FIFO not empty interrupt state (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>TXMIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked transmit FIFO interrupt state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>RXMIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked receive FIFO interrupt state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>RTMIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked receive timeout interrupt state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>RORMIS<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked receive FIFO overrun interrupt state </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_icr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_icr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI interrupt clear register<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500.<br>An interrupt is cleared by writing "1" to the according bit.<br>Note: Both FIFOs (receive and transmit) have a depth of 16. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000460<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>txeic<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clear transmit FIFO empty interrupt (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>rxfic<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clear receive FIFO full interrupt (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>rxneic<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clear receive FIFO not empty interrupt (for netx100/500 compliance) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>TXIC<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PL022 extension: clear transmit FIFO interrupt </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>RXIC<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PL022 extension: clear receive FIFO interrupt </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>RTIC<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clear receive FIFO overrun interrupt </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>RORIC<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clear receive FIFO overrun interrupt<br>Writing '1' here will clear the receive FIFO </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_dmacr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_dmacr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI DMA control register </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000468<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;2</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>TXDMAE<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Enable DMA for SPI transmit data.<br>A single request will be generated if the transmit FIFO is not full and spi_cr1.SSE (module<br>enable) is set. Burst requests to the DMA controller will be generated if at least 4 words<br>are writable to the transmit FIFO (set DMA burst size to 4).<br>If this bit is reset or the module is disabled, the DMA request signals will also be reset.<br>Note: set dmac_chctrl.SBSize = 1 (i.e. burst size: 4) in the DMA controller. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>RXDMAE<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Enable DMA for SPI receive data.<br>A single request will be generated if the receive FIFO is not empty and spi_cr1.SSE (module<br>enable) is set. Burst request to the DMA controller will be generated if the receive FIFO<br>contains at least 4 words (set DMA burst size to 4).<br>If this bit is reset or the module is disabled, the DMA request signals will also be reset.<br>Note: set dmac_chctrl.SBSize = 1 (i.e. burst size: 4) in the DMA controller. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_data_register"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_data_register</b></font><br><font size="-2">(NETX_SPI%_DATA)</font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/500 compliant SPI data register (DR)<br>Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500.<br>2 data bytes with valid bits.<br>During a write access data_byte_1 and dr_valid1 must not be used. dr_valid0 must be set.<br>In netx50 and later versions both FIFOs (receive and transmit) have a depth of 16, fill values are fixed to 4. To keep software<br>compatible, not more than 8 bytes should be in netx100/500 FIFOs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000470<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;18</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>17</td>
   <td>&quot;0&quot;<br></td>
   <td>dr_valid1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Obsolete, always 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>16</td>
   <td>&quot;0&quot;<br></td>
   <td>dr_valid0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Valid bit for data_byte_0<br>This bit shows if data_byte_0 is valid and must be set during a FIFO write access. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>data_byte_1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Obsolete, don't use </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>data_byte_0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Data byte 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_status_register"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_status_register</b></font><br><font size="-2">(NETX_SPI%_STAT)</font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/500 compliant SPI status register (SR):<br>Shows the actual status of the SPI interface.<br>Bits 24..18 show occurred interrupts; writing ones into these bits clears the interrupts.<br>Writing into other bits has no effect.<br>In netx50 and later versions both FIFOs (receive and transmit) have a depth of 16, fill values are fixed to 4. To keep software<br>compatible, not more than 8 bytes should be in netx100/500 FIFOs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000474<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;26</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>25</td>
   <td>SR_selected<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> External master has access to SPI interface </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>24</td>
   <td>SR_out_full<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Output FIFO is full. This is only with netx100/500 an IRQ. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>23</td>
   <td>SR_out_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Output FIFO is empty in slave mode (equals spi_ris.txeris in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>22</td>
   <td>SR_out_fw<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netX is writing data too fast into output FIFO. Available as an IRQ only on netx100/500<br>(equals spi_sr.tx_fifo_err_ovfl in netx50 and later versions). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>21</td>
   <td>SR_out_fuel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Adjustable fill value of output FIFO reached (equals spi_ris.TXRIS in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>20</td>
   <td>SR_in_full<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Input FIFO is full (equals spi_ris.rxfris in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>19</td>
   <td>SR_in_recdata<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Valid data bytes in input FIFO (equals spi_ris.rxneris in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>18</td>
   <td>SR_in_fuel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Adjustable fill value of input FIFO reached (equals spi_ris.RXRIS in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>17&nbsp;-&nbsp;9</td>
   <td>SR_out_fuel_val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Output FIFO fill value (number of bytes) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8&nbsp;-&nbsp;0</td>
   <td>SR_in_fuel_val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Input FIFO fill value (number of bytes) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_control_register"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_control_register</b></font><br><font size="-2">(NETX_SPI%_CTRL)</font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/500 compliant SPI control register (CR) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x00000478<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> enable </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> disable SPI interface </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>30</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_ms<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: master mode<br>0:slave mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>29</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_cpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> falling edge of SCK is primary </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> rising edge of SCK is primary </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>28</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_ncpha<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SPI clock phase mode (Note: meaning of this bit is inverted to functionality of bit spi_cr0.SPH): </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> change data on secondary SCK edge<br>data is active on primary SCK edge </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> change data on primary SCK edge<br>data is active on secondary SCK edge </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>27&nbsp;-&nbsp;25</td>
   <td>&quot;000&quot;<br></td>
   <td>CR_burst<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/netx500 only, obsolete in later versions: burst length = 2^CR_burst </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>24&nbsp;-&nbsp;22</td>
   <td>&quot;000&quot;<br></td>
   <td>CR_burstdelay<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/netx500 only, obsolete in later versions: delay between transmission of 2 data bytes<br>(0 to 7 SCK cycles) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>21</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_clr_outfifo<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clear output FIFO </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>20</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_clr_infifo<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clear input FIFO </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>19&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>CS_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> chip select is generated automatically by the internal state machine </td>
      </tr>
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> chip select is directly controlled by software (see bits CR_ss). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;8</td>
   <td>&quot;000&quot;<br></td>
   <td>CR_ss<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> External slave select </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_write<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/netx500 only, in later versions always "1":&nbsp;&nbsp;1: enable SPI interface write data </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_read<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/netx500 only, in later versions always "1":&nbsp;&nbsp;1: enable SPI interface read data </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;1</td>
   <td>&quot;0000&quot;<br></td>
   <td>CR_speed<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock divider for SPI clock (2 - 2^16)<br>If SPI clock rate is changed using spi_cr0.sck_muladd, this value will not be updated and may be incorrect<br>There are 16 different SPI clocks frequencies to choose: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0000: </td>
       <td valign=top> 0.025 MHz (Note: Not compatible to netx100/500. "0000" freezes SCK in netx100/500.) </td>
      </tr>
      <tr>
       <td valign=top> 0001: </td>
       <td valign=top> 0.05 MHz </td>
      </tr>
      <tr>
       <td valign=top> 0010: </td>
       <td valign=top> 0.1 MHz </td>
      </tr>
      <tr>
       <td valign=top> 0011: </td>
       <td valign=top> 0.2 MHz </td>
      </tr>
      <tr>
       <td valign=top> 0100: </td>
       <td valign=top> 0.5 MHz </td>
      </tr>
      <tr>
       <td valign=top> 0101: </td>
       <td valign=top> 1 MHz </td>
      </tr>
      <tr>
       <td valign=top> 0110: </td>
       <td valign=top> 1.25 MHz </td>
      </tr>
      <tr>
       <td valign=top> 0111: </td>
       <td valign=top> 2 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1000: </td>
       <td valign=top> 2.5 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1001: </td>
       <td valign=top> 3.3333 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1010: </td>
       <td valign=top> 5 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1011: </td>
       <td valign=top> 10 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1100: </td>
       <td valign=top> 12.5 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1101: </td>
       <td valign=top> 16.6666 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1110: </td>
       <td valign=top> 25 MHz </td>
      </tr>
      <tr>
       <td valign=top> 1111: </td>
       <td valign=top> 50 MHz </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>CR_softreset<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write only: no function in netx100/netx500; later versions: clears IRQs and FIFOs </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="spi_spi_interrupt_control_register"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>spi_interrupt_control_register</b></font><br><font size="-2">(NETX_SPI%_INT_CTRL)</font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> netx100/500 compliant SPI interrupt control register (IR)<br>In netx50 and later versions both FIFOs (receive and transmit) have a depth of 16, fill values are fixed to 4. To keep software<br>compatible, not more than 8 bytes should be in netx100/500 FIFOs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#spi">Address</a>&nbsp;:&nbsp;0x0000047c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;25</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>24</td>
   <td>&quot;0&quot;<br></td>
   <td>IR_out_full_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable for irq_spi(6), netx100/netx500 only, always "0" in later versions </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>23</td>
   <td>&quot;0&quot;<br></td>
   <td>IR_out_empty_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable for irq_spi(5)&nbsp;&nbsp;(equals spi_imsc.rxeim in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>22</td>
   <td>&quot;0&quot;<br></td>
   <td>IR_out_fw_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable for irq_spi(4), netx100/netx500 only, always "0" in later versions </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>21</td>
   <td>&quot;0&quot;<br></td>
   <td>IR_out_fuel_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable for irq_spi(3)&nbsp;&nbsp;(equals spi_imsc.TXIM in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>20</td>
   <td>&quot;0&quot;<br></td>
   <td>IR_in_full_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable for irq_spi(2)&nbsp;&nbsp;(equals spi_imsc.txfim in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>19</td>
   <td>&quot;0&quot;<br></td>
   <td>IR_in_recdata_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable for irq_spi(1)&nbsp;&nbsp;(equals spi_imsc.txneim in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>18</td>
   <td>&quot;0&quot;<br></td>
   <td>IR_in_fuel_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable for irq_spi(0)&nbsp;&nbsp;(equals spi_imsc.RXIM in netx50 and later versions) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>17&nbsp;-&nbsp;9</td>
   <td>0x0<br></td>
   <td>IR_out_fuel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Adjustable watermark level of output FIFO </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>IR_in_fuel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Adjustable watermark level of input FIFO </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: test_ctrl </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_iol_a">test_ctrl_tmr_iol_a</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_iol_b">test_ctrl_tmr_iol_b</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_iol_c">test_ctrl_tmr_iol_c</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_iol_d">test_ctrl_tmr_iol_d</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_gate_a">test_ctrl_tmr_gate_a</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_gate_b">test_ctrl_tmr_gate_b</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_gate_c">test_ctrl_tmr_gate_c</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_gate_d">test_ctrl_tmr_gate_d</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_adc_lw">test_ctrl_tmr_adc_lw</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_adc_hw">test_ctrl_tmr_adc_hw</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_ref_lw">test_ctrl_tmr_ref_lw</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_ref_hw">test_ctrl_tmr_ref_hw</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_atbmux">test_ctrl_tmr_atbmux</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_various">test_ctrl_tmr_various</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_spare">test_ctrl_tmr_spare</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_extra_0">test_ctrl_tmr_extra_0</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_extra_1">test_ctrl_tmr_extra_1</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_extra_2">test_ctrl_tmr_extra_2</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_test_ctrl_tmr_extra_3">test_ctrl_tmr_extra_3</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_padtest_ctrl">padtest_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_clk_test_ctrl">clk_test_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_d_testbus_ctrl">d_testbus_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_d_testbus0_cfg">d_testbus0_cfg</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_d_testbus1_cfg">d_testbus1_cfg</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_d_testbus2_cfg">d_testbus2_cfg</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R/W</td>
   <td align=left><a href="#test_ctrl_d_testbus3_cfg">d_testbus3_cfg</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1a-1f</td>
   <td align=left bgcolor="#808080">68-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="test_ctrl_test_ctrl_tmr_iol_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_iol_a</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x00000480<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;10</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vrm_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt mirror voltage -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vshunt_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt sense voltage -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_iol_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_iol_b</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x00000484<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;10</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vrm_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt mirror voltage -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vshunt_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt sense voltage -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_iol_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_iol_c</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x00000488<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;10</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vrm_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt mirror voltage -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vshunt_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt sense voltage -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_iol_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_iol_d</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x0000048c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;10</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_di_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX DI comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_rx_cq_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink RX c/q comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vrm_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt mirror voltage -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_vshunt_sense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside shunt sense voltage -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_ls_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX lowside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i OP feedback -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_hs_idac_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iolink TX highside IDAC u2i DAC output -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_gate_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_gate_a</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x00000490<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_gate_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_gate_b</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x00000494<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_gate_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_gate_c</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x00000498<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_gate_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_gate_d</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x0000049c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_2_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 2 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_1_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 1 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_reg_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 ILIM regulator n output current mirror test current -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vdac<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i DAC output -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gate_0_u2i_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate 0 u2i OP feedback -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_adc_lw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_adc_lw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vcm_buf<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vcm_buf -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vrefn_buf<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vrefp_buf -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vinn<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vinn -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vinn_buf<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vinn_buf -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vcm_flt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vcm_flt -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vrefp_buf<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vrefp_buf -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vinp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vinp -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_sdm_vinp_buf<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC SDM vinp_buf -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_adc_hw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_adc_hw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004a4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_vdd_iol_cmp_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> vdd_iol_a comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_vdd_iol_cmp_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> vdd_iol_a comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_vmux_disable_pd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC vmux disable output clampdown (even if oe=0) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_debug<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA make vmid_n_unbuf high_z, disable clamp vmid to vss<br>(only if d_on = 1) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_vmid_n_unbuf<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA vmid_n_unbuf -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_instr_vinp_1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA instr_vinp -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_instr_vinn_1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA instr_vinn -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_vmid_p<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA vmid_p -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_pga_vopp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA pga_vopp -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_instr_vinn_0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA instr_vinn -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_instr_vinp_0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA instr_vinp -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_vmid_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA vmid_n -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>adc_pga_pga_vopn<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ADC PGA pga_vopn -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_ref_lw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_ref_lw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_vref_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Vref OP feedback voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_vref_vss_ref_0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Vref local ground reference -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_vref_vss_ref_1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Vref local ground reference -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_vref_vtop<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Vref resistor chain top voltage (1.3V nominal)-> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_iref_itest<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iref test current (ibp) -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_iref_vrsense<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Iref feedback voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vbe_n_ptat<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap VBE + PTAT resistor of large BIP -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vbe_n<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap VBE of large BIP -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vbe_1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap VBE of small BIP -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vptat<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap PTAT voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vcomp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap compensation voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_iptat_test<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap PTAT test current (p) -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vout_op<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap OP output voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vbg_unfilt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap final unfiltered output voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_bg_vbg<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Bandgap final output voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_ref_hw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_ref_hw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004ac<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_irefdac_vfb<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DAC reference current generator OP feedback -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_maxref_vref_pre<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pre-reference voltage for voltage regulator -> atbus5[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>ref_maxref_vref_start<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reference voltage for startable voltage regulator -> atbus5[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_atbmux"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_atbmux</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004b0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_5_1_ai_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus5[1] -> PAD ai_b </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_5_0_ai_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus5[0] -> PAD ai_b </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_1v8_1_ai_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus1v8[1] ->PAD ai_b </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_1v8_0_ai_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus1v8[0] ->PAD ai_b </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_5_1_ai_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus5[1] -> PAD ai_a </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_5_0_ai_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus5[0] -> PAD ai_a </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_1v8_1_ai_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus1v8[1] ->PAD ai_a </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_1v8_0_ai_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> atbus1v8[0] ->PAD ai_a </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_connect_5_1v8_1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> connect atbus5[1] to atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_connect_5_1v8_0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> connect atbus5[0] to atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_5_disable_pd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> disable clamp down of atbus5[1:0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>atbmux_1v8_disable_pd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> disable clamp down of atbus1v8[1:0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_various"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_various</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004b4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;6</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>d_tmr_iddq_1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> disconnect resistor chain of vddd voltage sense. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>d_tmr_iddq_0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> disconnect resistor chain of vreg_vddd.(vddd will fall to 0.9V, has to be supplied externally in this case) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>res_unlock<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> set da_res of analog core level shifters to 0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>pll<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PLL vco_ctrl -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>di_x_vt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DI_X RX comparator threshold voltage -> atbus1v8[1] </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>di_x_vin<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DI_X RX comparator input voltage -> atbus1v8[0] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_spare"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_spare</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004b8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>spare<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Spare TMR bits for metal fix </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_extra_0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_extra_0</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004bc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>extra<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> (not documented) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_extra_1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_extra_1</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004c0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>extra<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> (not documented) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_extra_2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_extra_2</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004c4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>extra<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> (not documented) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_test_ctrl_tmr_extra_3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>test_ctrl_tmr_extra_3</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004c8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>extra<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> (not documented) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_padtest_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>padtest_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PAD test I2O control register<br><br>Running PADTEST:<br>If the global TESTMODE works fine (normal behavior: TESTMODE can be enabled and disabled):<br>1. Disable TESTMODE.<br>2. Setup pad configuration and mode in this register as required for your test..<br>3. Enable PADTEST for all IOs: I.e. set bits en_tm and en_ntm. The Design switches to PADTEST with the internal system<br>4. Perform the PADTEST.<br>5. Activate the TESTMODE. The IOs of the PADTEST-group 'ntm' are released and available for other functions.<br>6. Run a power-on-reset by the bypass provided in TESTMODE (por_n_testmode function on LED_C0, drive it low).<br>7. The design is reset and PADTEST is deactivated.<br><br>If global TESTMODE does not works fine and the DESIGN is permanently in TESTMODE:<br>Test procedure like above, however the IOs of the group 'ntm' cannot be tested. The por_n_testmode function must<br>be held inactive (high) during PADTEST.<br><br>If global TESTMODE does not works fine and the DESIGN cannot enter TESTMODE:<br>Test procedure like above, however the IOs of the group 'ntm' either must be skipped (do not set the 'en_ntm' bit and the<br>por_n_testmode function must be held inactive (high) during PADTEST. Or all IOs can be tested and a power-cycle is required<br>to leave the PADTEST.<br><br>Additionally documentation: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> file padtest_i2o.info: </td>
       <td valign=top> IO-buffer properties and testability </td>
      </tr>
      <tr>
       <td valign=top> file padtest_i2o.dat: </td>
       <td valign=top> IO-buffer pairing for each mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004cc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>en_ntm<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Enable for IOs used for testmode purpose (i.e. only for por_n_testmode-bypass and scan_testmode_clr)<br>The programmed value is ignored when the global testmode is active. PAD test for these signal is disabled then. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>en_tm<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Enable for IOs not used for testmode purpose (i.e. all but por_n_testmode-bypass and scan_testmode_clr) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;5</td>
   <td>&quot;00&quot;<br></td>
   <td>mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> mode select 0 for padtest_i2o_mode0, 1 for padtest_i2o_mode1,... </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>ds<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> drive strength, </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>pde<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull-down-enable, </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>pue<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pull-up-enable, </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>ie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> input-enable, </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> output-enable for IOs used as outputs in the programmed mode.<br>OEs of IOs used as inputs and IOs not used in the programmed mode are disabled. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_clk_test_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>clk_test_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock test control register: The UART_A TX-clock can be divided mapped to an output (view pinning sheet).<br>The UART_A TX-clock can be driven by the XTAL or the divided or undivided PLL (view asic_ctrl_clk_uart_a_config). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004d0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Enable: Select test-clock output in IO multiplexing </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>div<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Clock divider value: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;0: </td>
       <td valign=top> UART_A TX clock is not divided </td>
      </tr>
      <tr>
       <td valign=top> &nbsp;1..255: </td>
       <td valign=top> UART_A TX clock divided by div*2 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_d_testbus_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>d_testbus_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> d_testbus control register </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000001<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004d4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;1&quot;<br></td>
   <td>force_func<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Force all digital outputs to analog-top to the functional mode (the core-outputs) instead of d_testbus values.<br>This bit has higher priority than the selection by the d_testbus*_cfg registers. It is dedicated to change the<br>d_testbus*_cfg-registers without producing hazards on the signals to analog-top. So the recommended way for<br>programming the d_testbus*_cfg-registers is:<br>1. program the 'force_func' to 1 (all outputs to analog-top are driven by the functional core signals).<br>2. program the d_testbus*_cfg-registers to assign certain analog-top signals to be driven from the d_testbus inputs.<br>3. program the 'force_func' to 0 (the d_testbus-signals are applied to the analog_top now). </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_d_testbus0_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>d_testbus0_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> d_testbus configuration register, cookie protected.<br>Use C header file './top_testlogic_consts.h' for signal selection. </td>
      </tr>
     </table>

     <table border=1>
      <tr>
       <td valign=top> Coding </td>
       <td valign=top> d_-top-signal </td>
       <td valign=top> d_testbus[0] </td>
      </tr>
      <tr>
       <td valign=top> 0x00 </td>
       <td valign=top> non </td>
       <td valign=top> d_testbus[0] disabled </td>
      </tr>
      <tr>
       <td valign=top> 0x01 </td>
       <td valign=top> d_adc_sdm_clk </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x02 </td>
       <td valign=top> d_gate_a_oe[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x03 </td>
       <td valign=top> d_gate_a_oe[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x04 </td>
       <td valign=top> d_gate_a_oe[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x05 </td>
       <td valign=top> d_gate_b_oe[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x06 </td>
       <td valign=top> d_gate_b_oe[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x07 </td>
       <td valign=top> d_gate_b_oe[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x08 </td>
       <td valign=top> d_gate_c_oe[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x09 </td>
       <td valign=top> d_gate_c_oe[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x0a </td>
       <td valign=top> d_gate_c_oe[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x0b </td>
       <td valign=top> d_gate_d_oe[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x0c </td>
       <td valign=top> d_gate_d_oe[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x0d </td>
       <td valign=top> d_gate_d_oe[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x0e </td>
       <td valign=top> d_gate_a_on[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x0f </td>
       <td valign=top> d_gate_a_on[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x10 </td>
       <td valign=top> d_gate_a_on[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x11 </td>
       <td valign=top> d_gate_b_on[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x12 </td>
       <td valign=top> d_gate_b_on[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x13 </td>
       <td valign=top> d_gate_b_on[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x14 </td>
       <td valign=top> d_gate_c_on[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x15 </td>
       <td valign=top> d_gate_c_on[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x16 </td>
       <td valign=top> d_gate_c_on[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x17 </td>
       <td valign=top> d_gate_d_on[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x18 </td>
       <td valign=top> d_gate_d_on[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x19 </td>
       <td valign=top> d_gate_d_on[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x1a </td>
       <td valign=top> d_gate_a_sense_swap[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x1b </td>
       <td valign=top> d_gate_a_sense_swap[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x1c </td>
       <td valign=top> d_gate_a_sense_swap[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x1d </td>
       <td valign=top> d_gate_b_sense_swap[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x1e </td>
       <td valign=top> d_gate_b_sense_swap[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x1f </td>
       <td valign=top> d_gate_b_sense_swap[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x20 </td>
       <td valign=top> d_gate_c_sense_swap[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x21 </td>
       <td valign=top> d_gate_c_sense_swap[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x22 </td>
       <td valign=top> d_gate_c_sense_swap[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x23 </td>
       <td valign=top> d_gate_d_sense_swap[0] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x24 </td>
       <td valign=top> d_gate_d_sense_swap[1] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x25 </td>
       <td valign=top> d_gate_d_sense_swap[2] </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x26 </td>
       <td valign=top> d_iol_a_cq_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x27 </td>
       <td valign=top> d_iol_a_di_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x28 </td>
       <td valign=top> d_iol_b_cq_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x29 </td>
       <td valign=top> d_iol_b_di_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x2a </td>
       <td valign=top> d_iol_c_cq_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x2b </td>
       <td valign=top> d_iol_c_di_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x2c </td>
       <td valign=top> d_iol_d_cq_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x2d </td>
       <td valign=top> d_iol_d_di_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x2e </td>
       <td valign=top> d_di_x_isink_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x2f </td>
       <td valign=top> d_iol_a_tx_hs_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x30 </td>
       <td valign=top> d_iol_b_tx_hs_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x31 </td>
       <td valign=top> d_iol_c_tx_hs_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x32 </td>
       <td valign=top> d_iol_d_tx_hs_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x33 </td>
       <td valign=top> d_iol_a_tx_hs_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x34 </td>
       <td valign=top> d_iol_b_tx_hs_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x35 </td>
       <td valign=top> d_iol_c_tx_hs_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x36 </td>
       <td valign=top> d_iol_d_tx_hs_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x37 </td>
       <td valign=top> d_iol_a_tx_ls_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x38 </td>
       <td valign=top> d_iol_b_tx_ls_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x39 </td>
       <td valign=top> d_iol_c_tx_ls_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x3a </td>
       <td valign=top> d_iol_d_tx_ls_oe </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x3b </td>
       <td valign=top> d_iol_a_tx_ls_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x3c </td>
       <td valign=top> d_iol_b_tx_ls_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x3d </td>
       <td valign=top> d_iol_c_tx_ls_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x3e </td>
       <td valign=top> d_iol_d_tx_ls_slew_on </td>
       <td valign=top> output </td>
      </tr>
      <tr>
       <td valign=top> 0x3f </td>
       <td valign=top> d_nres_por </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x40 </td>
       <td valign=top> d_nres_pw1v8a </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x41 </td>
       <td valign=top> d_nres_pw1v8d </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x42 </td>
       <td valign=top> d_pll_fout </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x43 </td>
       <td valign=top> d_adc_sdm_data </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x44 </td>
       <td valign=top> d_vdd_iol_uv </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x45 </td>
       <td valign=top> d_gate_a_clamp[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x46 </td>
       <td valign=top> d_gate_a_clamp[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x47 </td>
       <td valign=top> d_gate_a_clamp[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x48 </td>
       <td valign=top> d_gate_b_clamp[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x49 </td>
       <td valign=top> d_gate_b_clamp[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x4a </td>
       <td valign=top> d_gate_b_clamp[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x4b </td>
       <td valign=top> d_gate_c_clamp[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x4c </td>
       <td valign=top> d_gate_c_clamp[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x4d </td>
       <td valign=top> d_gate_c_clamp[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x4e </td>
       <td valign=top> d_gate_d_clamp[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x4f </td>
       <td valign=top> d_gate_d_clamp[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x50 </td>
       <td valign=top> d_gate_d_clamp[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x51 </td>
       <td valign=top> d_gate_a_revpol[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x52 </td>
       <td valign=top> d_gate_a_revpol[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x53 </td>
       <td valign=top> d_gate_a_revpol[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x54 </td>
       <td valign=top> d_gate_b_revpol[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x55 </td>
       <td valign=top> d_gate_b_revpol[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x56 </td>
       <td valign=top> d_gate_b_revpol[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x57 </td>
       <td valign=top> d_gate_c_revpol[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x58 </td>
       <td valign=top> d_gate_c_revpol[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x59 </td>
       <td valign=top> d_gate_c_revpol[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x5a </td>
       <td valign=top> d_gate_d_revpol[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x5b </td>
       <td valign=top> d_gate_d_revpol[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x5c </td>
       <td valign=top> d_gate_d_revpol[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x5d </td>
       <td valign=top> d_gate_a_uv[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x5e </td>
       <td valign=top> d_gate_a_uv[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x5f </td>
       <td valign=top> d_gate_a_uv[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x60 </td>
       <td valign=top> d_gate_b_uv[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x61 </td>
       <td valign=top> d_gate_b_uv[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x62 </td>
       <td valign=top> d_gate_b_uv[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x63 </td>
       <td valign=top> d_gate_c_uv[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x64 </td>
       <td valign=top> d_gate_c_uv[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x65 </td>
       <td valign=top> d_gate_c_uv[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x66 </td>
       <td valign=top> d_gate_d_uv[0] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x67 </td>
       <td valign=top> d_gate_d_uv[1] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x68 </td>
       <td valign=top> d_gate_d_uv[2] </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x69 </td>
       <td valign=top> d_iol_a_cq_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x6a </td>
       <td valign=top> d_iol_a_di_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x6b </td>
       <td valign=top> d_iol_b_cq_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x6c </td>
       <td valign=top> d_iol_b_di_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x6d </td>
       <td valign=top> d_iol_c_cq_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x6e </td>
       <td valign=top> d_iol_c_di_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x6f </td>
       <td valign=top> d_iol_d_cq_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x70 </td>
       <td valign=top> d_iol_d_di_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x71 </td>
       <td valign=top> d_di_x_rx </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x72 </td>
       <td valign=top> d_iol_a_tx_hs_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x73 </td>
       <td valign=top> d_iol_b_tx_hs_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x74 </td>
       <td valign=top> d_iol_c_tx_hs_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x75 </td>
       <td valign=top> d_iol_d_tx_hs_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x76 </td>
       <td valign=top> d_iol_a_tx_ls_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x77 </td>
       <td valign=top> d_iol_b_tx_ls_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x78 </td>
       <td valign=top> d_iol_c_tx_ls_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> 0x79 </td>
       <td valign=top> d_iol_d_tx_ls_oe_ok </td>
       <td valign=top> input </td>
      </tr>
      <tr>
       <td valign=top> ... </td>
       <td valign=top> reserved </td>
       <td valign=top> reserved </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004d8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;0</td>
   <td>&quot;0000000&quot;<br></td>
   <td>d_testbus_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select for d_testbus[0] signal.<br>To avoid hazards when programming this register, disable the d_testbus first by register d_testbus_ctrl.force_func. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_d_testbus1_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>d_testbus1_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> d_testbus configuration register, cookie protected.<br>For signal selection coding (bits d_testbus_sel) look at header of register 'd_testbus0_cfg'. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004dc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;0</td>
   <td>&quot;0000000&quot;<br></td>
   <td>d_testbus_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select for d_testbus[1] signal.<br>To avoid hazards when programming this register, disable the d_testbus first by register d_testbus_ctrl.force_func. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_d_testbus2_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>d_testbus2_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> d_testbus configuration register, cookie protected.<br>For signal selection coding (bits d_testbus_sel) look at header of register 'd_testbus0_cfg'. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004e0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;0</td>
   <td>&quot;0000000&quot;<br></td>
   <td>d_testbus_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select for d_testbus[2] signal.<br>To avoid hazards when programming this register, disable the d_testbus first by register d_testbus_ctrl.force_func. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="test_ctrl_d_testbus3_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>d_testbus3_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> d_testbus configuration register, cookie protected.<br>For signal selection coding (bits d_testbus_sel) look at header of register 'd_testbus0_cfg'. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#test_ctrl">Address</a>&nbsp;:&nbsp;0x000004e4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;0</td>
   <td>&quot;0000000&quot;<br></td>
   <td>d_testbus_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Select for d_testbus[3] signal.<br>To avoid hazards when programming this register, disable the d_testbus first by register d_testbus_ctrl.force_func. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="wdg_sys"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: wdg_sys </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#wdg_sys_wdg_sys_cfg">wdg_sys_cfg</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>W</td>
   <td align=left><a href="#wdg_sys_wdg_sys_cmd">wdg_sys_cmd</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#wdg_sys_wdg_sys_cnt_upper_rld">wdg_sys_cnt_upper_rld</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#wdg_sys_wdg_sys_cnt_lower_rld">wdg_sys_cnt_lower_rld</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R</td>
   <td align=left><a href="#wdg_sys_wdg_sys_cnt_upper">wdg_sys_cnt_upper</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R</td>
   <td align=left><a href="#wdg_sys_wdg_sys_cnt_lower">wdg_sys_cnt_lower</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">6-1f</td>
   <td align=left bgcolor="#808080">18-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="wdg_sys_wdg_sys_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>wdg_sys_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#wdg_sys">Address</a>&nbsp;:&nbsp;0x00000500<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;2</td>
   <td>0x0<br></td>
   <td>pwd<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> must be 0x3FA for write to be effective </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>mode1_lock<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: set mode (bit0) to 1 and register cannot be set changed until system rest </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: disabled 1: enabled. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="wdg_sys_wdg_sys_cmd"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>wdg_sys_cmd</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#wdg_sys">Address</a>&nbsp;:&nbsp;0x00000504<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> When the sequence 0x72B4 0xDE80 0xD281 is written to this register<br>then the watchdog is restarted (WDOG_CNT is set to WDOG_CNT_RLD).<br>and (WDOG_PS is set to WDOG_PS_RLD)<br>When the value 0xDEAD is written a system reset is asserted. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="wdg_sys_wdg_sys_cnt_upper_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>wdg_sys_cnt_upper_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x000007ff<br></td>
   <td align=left colspan=2>
   <a href="#wdg_sys">Address</a>&nbsp;:&nbsp;0x00000508<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x7ff<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Reload value for watchdog prescaler.<br>Can only be written when WDOG_CFG.en=0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="wdg_sys_wdg_sys_cnt_lower_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>wdg_sys_cnt_lower_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x0000ffff<br></td>
   <td align=left colspan=2>
   <a href="#wdg_sys">Address</a>&nbsp;:&nbsp;0x0000050c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0xffff<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Reload value for watchdog counter.<br>Can only be written when WDOG_CFG.en=0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="wdg_sys_wdg_sys_cnt_upper"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>wdg_sys_cnt_upper</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#wdg_sys">Address</a>&nbsp;:&nbsp;0x00000510<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;11</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>10&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler for watchdog counter. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="wdg_sys_wdg_sys_cnt_lower"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>wdg_sys_cnt_lower</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#wdg_sys">Address</a>&nbsp;:&nbsp;0x00000514<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Watchdog counter.<br>When WDOG_CFG.mode is set from 0 to 1 or when correct sequence is written to WDOG_CMD:<br>WDOG <= WDOG_RLD<br>Decremented every WDOG_PS_RLD clock cycles when WDOG_CFG.mode is 1. and debug out form CPU = 0<br>Upon reaching 0 a system reset is triggered. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: iol_gd </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_blank_time">iol_gd_blank_time</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_oc_ifilter">iol_gd_oc_ifilter</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_uv_ifilter">iol_gd_uv_ifilter</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_a0">iol_gd_a0</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_a1">iol_gd_a1</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_a2">iol_gd_a2</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_b0">iol_gd_b0</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_b1">iol_gd_b1</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_b2">iol_gd_b2</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_c0">iol_gd_c0</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_c1">iol_gd_c1</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_c2">iol_gd_c2</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d0">iol_gd_d0</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d1">iol_gd_d1</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2">iol_gd_d2</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_oc_fil">iol_gd_oc_fil</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_uv_fil">iol_gd_uv_fil</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_a0">iol_gd_d2a_ilim_a0</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_a1">iol_gd_d2a_ilim_a1</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_a2">iol_gd_d2a_ilim_a2</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_b0">iol_gd_d2a_ilim_b0</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_b1">iol_gd_d2a_ilim_b1</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_b2">iol_gd_d2a_ilim_b2</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_c0">iol_gd_d2a_ilim_c0</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_c1">iol_gd_d2a_ilim_c1</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_c2">iol_gd_d2a_ilim_c2</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_d0">iol_gd_d2a_ilim_d0</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_d1">iol_gd_d2a_ilim_d1</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_ilim_d2">iol_gd_d2a_ilim_d2</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_d2a_on">iol_gd_d2a_on</a></td>
  </tr>
  <tr>
   <td align=left>1e</td>
   <td align=left>78</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_a2d_a">iol_gd_a2d_a</a></td>
  </tr>
  <tr>
   <td align=left>1f</td>
   <td align=left>7c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_a2d_b">iol_gd_a2d_b</a></td>
  </tr>
  <tr>
   <td align=left>20</td>
   <td align=left>80</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_a2d_c">iol_gd_a2d_c</a></td>
  </tr>
  <tr>
   <td align=left>21</td>
   <td align=left>84</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_a2d_d">iol_gd_a2d_d</a></td>
  </tr>
  <tr>
   <td align=left>22</td>
   <td align=left>88</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_over_current_irq_raw">iol_gd_over_current_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>23</td>
   <td align=left>8c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_under_voltage_irq_raw">iol_gd_under_voltage_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>24</td>
   <td align=left>90</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_revpol_irq_raw">iol_gd_revpol_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>25</td>
   <td align=left>94</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_over_current_irq_mask_set">iol_gd_over_current_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>26</td>
   <td align=left>98</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_under_voltage_irq_mask_set">iol_gd_under_voltage_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>27</td>
   <td align=left>9c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_revpol_irq_mask_set">iol_gd_revpol_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>28</td>
   <td align=left>a0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_over_current_irq_mask_reset">iol_gd_over_current_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>29</td>
   <td align=left>a4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_under_voltage_irq_mask_reset">iol_gd_under_voltage_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>2a</td>
   <td align=left>a8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_gd_iol_gd_revpol_irq_mask_reset">iol_gd_revpol_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>2b</td>
   <td align=left>ac</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_over_current_irq_masked">iol_gd_over_current_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>2c</td>
   <td align=left>b0</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_under_voltage_irq_masked">iol_gd_under_voltage_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>2d</td>
   <td align=left>b4</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_revpol_irq_masked">iol_gd_revpol_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>2e</td>
   <td align=left>b8</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_gd_iol_gd_irq_no">iol_gd_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">2f-3f</td>
   <td align=left bgcolor="#808080">bc-fc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="iol_gd_iol_gd_blank_time"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_blank_time</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver blank time global configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000600<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;10</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>prescaler<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler value +1 for the blank time of all gate drivers<br>(1: system clock by 2, 2: system clock by 3 ...) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_oc_ifilter"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_oc_ifilter</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver over current global configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000604<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>prescaler<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler value +1 for the over current filter of all gate drivers<br>(1: system clock by 2, 2: system clock by 3 ...) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_uv_ifilter"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_uv_ifilter</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver under voltage global configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000608<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;8</td>
   <td>&quot;0000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Common threshold for the under voltage integral filter of all gate drivers<br>Value 0 leads to no filtering of under voltage signal.<br>Other values define the integral filter threshold in prescaled clock cycles + 1. Due to one central prescaler the exact integral filter threshold varies between this value and value+1.<br>Change this value only, if all DO from SIO module are zero. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>prescaler<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler value +1 for the under voltage integral filter of all gate drivers<br>(1: system clock by 2, 2: system clock by 3 ...) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_a0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_a0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000060c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and the gate is turned off as long as the irq event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver a0<br>Value 0 leads to no filtering of over current signal.<br>Other values define the integral filter threshold in prescaled clock cycles + 1. Due to one central prescaler the exact integral filter threshold varies between this value and value+1.<br>Change this value only, if DO from SIO module is zero. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver a0:<br>Value 0 leads to no blanking time.<br>Other values define the blanking time in prescaled clock cycles. Due to one central prescaler the exact length of the blanking time varies between this value and value+1. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_a1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_a1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port a1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000610<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver a1<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver a1<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_a2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_a2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port a2 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000614<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver a2<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver a2<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_b0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_b0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port b0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000618<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver b0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver b0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_b1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_b1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port b1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000061c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver b1<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver b1<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_b2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_b2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port b2 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000620<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver b2<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver b2<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_c0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_c0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port c0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000624<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver c0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver c0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_c1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_c1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port c1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000628<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver c1<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver c1<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_c2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_c2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port c2 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000062c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver c2<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver c2<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port d0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000630<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver a0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver a0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port d1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000634<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver a0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver a0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver configuration for port d2 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000638<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>oc_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Action when an over current event occurs<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;6</td>
   <td>&quot;000000&quot;<br></td>
   <td>oc_ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Over current integral filter threshold for gate driver a0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;0</td>
   <td>&quot;000000&quot;<br></td>
   <td>bt_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Blank time for gate driver a0<br>s. gd_a0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_oc_fil"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_oc_fil</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver filtered over current signals </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000063c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>d2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_d_oc[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_d_oc[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_d_oc[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>c2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_c_oc[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>c1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_c_oc[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>c0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_c_oc[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>b2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_b_oc[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>b1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_b_oc[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_b_oc[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>a2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_a_oc[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_a_oc[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_a_oc[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_uv_fil"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_uv_fil</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver filtered under voltage signals </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000640<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>d2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_d_uv[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_d_uv[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_d_uv[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>c2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_c_uv[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>c1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_c_uv[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>c0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_c_uv[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>b2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_b_uv[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>b1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_b_uv[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_b_uv[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>a2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_a_uv[2] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_a_uv[1] signal </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered d_gate_a_uv[0] signal </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_a0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_a0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000644<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_a1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_a1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000648<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_a2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_a2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000064c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_b0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_b0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000650<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_b1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_b1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000654<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_b2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_b2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000658<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_c0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_c0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000065c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_c1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_c1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000660<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_c2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_c2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000664<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_d0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_d0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000668<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_d1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_d1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000066c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_ilim_d2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_ilim_d2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'ilim_set' values to analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000670<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ilim_set value </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_d2a_on"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_d2a_on</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver 'on' values to analog gate driver<br>On values need to be set to '1' by software before the gate driver is used </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000674<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 'on' values of gate d </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 'on' values of gate c </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 'on' values of gate b </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 'on' values of gate a </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_a2d_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_a2d_a</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver gate a signals from analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000678<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8&nbsp;-&nbsp;6</td>
   <td>d_gate_a_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by supply </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5&nbsp;-&nbsp;3</td>
   <td>d_gate_a_clamp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by maximum allowed gate voltage </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;0</td>
   <td>d_gate_a_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reverse polarity detected, same as adr_iol_gd_gate_ab_irq_raw.gd_a?_revpol </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_a2d_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_a2d_b</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver gate b signals from analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000067c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8&nbsp;-&nbsp;6</td>
   <td>d_gate_b_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by supply </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5&nbsp;-&nbsp;3</td>
   <td>d_gate_b_clamp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by maximum allowed gate voltage </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;0</td>
   <td>d_gate_b_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reverse polarity detected, same as adr_iol_gd_gate_ab_irq_raw.gd_b?_revpol </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_a2d_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_a2d_c</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver gate c signals from analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000680<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8&nbsp;-&nbsp;6</td>
   <td>d_gate_c_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by supply </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5&nbsp;-&nbsp;3</td>
   <td>d_gate_c_clamp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by maximum allowed gate voltage </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;0</td>
   <td>d_gate_c_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reverse polarity detected, same as adr_iol_gd_gate_cd_irq_raw.gd_c?_revpol </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_a2d_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_a2d_d</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Gate driver gate d signals from analog gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000684<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8&nbsp;-&nbsp;6</td>
   <td>d_gate_d_uv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by supply </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5&nbsp;-&nbsp;3</td>
   <td>d_gate_d_clamp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> gate voltage is limited by maximum allowed gate voltage </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;0</td>
   <td>d_gate_d_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reverse polarity detected, same as adr_iol_gd_gate_cd_irq_raw.gd_d?_revpol </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_over_current_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_over_current_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs of over current detection:<br>Read access shows status of unmasked IRQs.<br>IRQs are set automatically and reset by writing to this register:<br>Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source).<br>Write access with '0' does not influence this bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000688<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_under_voltage_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_under_voltage_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs of under voltage detection:<br>Read access shows status of unmasked IRQs.<br>IRQs are set automatically and reset by writing to this register:<br>Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source).<br>Write access with '0' does not influence this bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000068c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_revpol_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_revpol_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs of reverse polarity detection:<br>Read access shows status of unmasked IRQs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000690<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>gd_d2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>gd_d1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>gd_d0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>gd_c2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>gd_c1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>gd_c0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>gd_b2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>gd_b1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>gd_b0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>gd_a2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>gd_a1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>gd_a0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_over_current_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_over_current_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask of over current detection:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask.<br>Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_gd_over_current_irq_raw </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000694<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_under_voltage_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_under_voltage_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask of under voltage detection:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask.<br>Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_gd_under_voltage_irq_raw </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x00000698<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_revpol_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_revpol_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask of reverse polarity detection:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x0000069c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_over_current_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_over_current_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask of over current detection:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x000006a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_under_voltage_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_under_voltage_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask of under voltage detection:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x000006a4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_revpol_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_revpol_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask of reverse polarity detection:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x000006a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_d0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_c0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_b0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>gd_a0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_over_current_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_over_current_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs of over current detection:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x000006ac<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>gd_d2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>gd_d1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>gd_d0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>gd_c2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>gd_c1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>gd_c0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>gd_b2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>gd_b1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>gd_b0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>gd_a2_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>gd_a1_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>gd_a0_oc_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered over current signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_under_voltage_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_under_voltage_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs of under voltage detection:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x000006b0<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>gd_d2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>gd_d1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>gd_d0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>gd_c2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>gd_c1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>gd_c0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>gd_b2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>gd_b1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>gd_b0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>gd_a2_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>gd_a1_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>gd_a0_uv_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : the filtered under voltage signal has been active </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_revpol_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_revpol_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs of reverse polarity detection:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x000006b4<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>gd_d2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>gd_d1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>gd_d0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>gd_c2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>gd_c1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>gd_c0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>gd_b2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>gd_b1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>gd_b0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>gd_a2_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>gd_a1_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>gd_a0_revpol<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: reverse polarity detected </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_gd_iol_gd_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_gd_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Lowest active interrupt:<br>Shows the highest prior active IRQ (= lowest IRQ number).<br>As this value references to 3 registers, the returned irq_no is generated as follows: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> gd_a0_oc_evt </td>
      </tr>
      <tr>
       <td valign=top> 11: </td>
       <td valign=top> gd_d2_oc_evt </td>
      </tr>
      <tr>
       <td valign=top> 12: </td>
       <td valign=top> gd_a0_uv_evt </td>
      </tr>
      <tr>
       <td valign=top> 23: </td>
       <td valign=top> gd_d2_uv_evt </td>
      </tr>
      <tr>
       <td valign=top> 24: </td>
       <td valign=top> gd_a0_revpol </td>
      </tr>
      <tr>
       <td valign=top> 35: </td>
       <td valign=top> gd_d2_revpol </td>
      </tr>
      <tr>
       <td valign=top> 36: </td>
       <td valign=top> no pending IRQ </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_gd">Address</a>&nbsp;:&nbsp;0x000006b8<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;6</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>5&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the pending IRQ </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: iol_tx </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_blank_time">iol_tx_blank_time</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_ok_ifilter">iol_tx_ok_ifilter</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_a">iol_tx_a</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_a_ok_filter">iol_tx_a_ok_filter</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_a_blank_time">iol_tx_a_blank_time</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_a_tran">iol_tx_a_tran</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_a_on">iol_tx_a_on</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_b">iol_tx_b</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_b_ok_filter">iol_tx_b_ok_filter</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_b_blank_time">iol_tx_b_blank_time</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_b_tran">iol_tx_b_tran</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_b_on">iol_tx_b_on</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_c">iol_tx_c</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_c_ok_filter">iol_tx_c_ok_filter</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_c_blank_time">iol_tx_c_blank_time</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_c_tran">iol_tx_c_tran</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_c_on">iol_tx_c_on</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_d">iol_tx_d</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_d_ok_filter">iol_tx_d_ok_filter</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_d_blank_time">iol_tx_d_blank_time</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_d_tran">iol_tx_d_tran</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_d_on">iol_tx_d_on</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_d2a_on">iol_tx_d2a_on</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_d2a_a">iol_tx_d2a_a</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_d2a_b">iol_tx_d2a_b</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_d2a_c">iol_tx_d2a_c</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_d2a_d">iol_tx_d2a_d</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_a2d">iol_tx_a2d</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_state_a">iol_tx_state_a</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_state_b">iol_tx_state_b</a></td>
  </tr>
  <tr>
   <td align=left>1e</td>
   <td align=left>78</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_state_c">iol_tx_state_c</a></td>
  </tr>
  <tr>
   <td align=left>1f</td>
   <td align=left>7c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_state_d">iol_tx_state_d</a></td>
  </tr>
  <tr>
   <td align=left>20</td>
   <td align=left>80</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_irq_raw">iol_tx_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>21</td>
   <td align=left>84</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_irq_mask_set">iol_tx_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>22</td>
   <td align=left>88</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_tx_iol_tx_irq_mask_reset">iol_tx_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>23</td>
   <td align=left>8c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_irq_masked">iol_tx_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>24</td>
   <td align=left>90</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_tx_iol_tx_irq_no">iol_tx_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">25-3f</td>
   <td align=left bgcolor="#808080">94-fc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="iol_tx_iol_tx_blank_time"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_blank_time</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Global prescaler for blank time </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000700<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>prescaler<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler value +1 for the blank time of all IOL drivers.<br>(1: system clock by 2, 2: system clock by 3 ...) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_ok_ifilter"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_ok_ifilter</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Global prescaler for OK filter </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000704<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>prescaler1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler alternative 1 for the OK filter for all gate drivers<br>Using value+1 (1: system clock by 2, 2: system clock by 3 ...) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>prescaler0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Prescaler alternative 0 for the OK filter for all gate drivers<br>Using value+1 (1: system clock by 2, 2: system clock by 3 ...) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_a</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000708<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>no_inhibit<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Allow independent use of high side and low side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> when HS is turned on, LW is always turned off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> HS and LS can be turned on simultaneously (the corresponding pins must not be connected on the PCB!) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> port a driver controlled by tx[0] and tx_en[0] </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> port a driver controlled by do[12] and do_en[12] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_a_ok_filter"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_a_ok_filter</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A OK filter configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000070c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> OK_IFILTER.prescaler0 </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> OK_IFILTER.prescaler1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK filter threshold<br>Value 0 leads to no filtering of OK signal.<br>Other values define the integral filter threshold in prescaled clock cycles + 1. Due to one central prescaler the exact integral filter threshold varies between this value and value+1.<br>Change this value only, if driver is in OFF state. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_a_blank_time"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_a_blank_time</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A blank time configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000710<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no prescaler </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> use BLANK_TIME.prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> blank time </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_a_tran"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_a_tran</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A TRAN(off) state configuration:<br>D2A values applied during TRAN (off and slew) states. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000714<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_a_on"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_a_on</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A ON state configuration:<br>D2A values applied during ON state. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000718<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_b</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000071c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>no_inhibit<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Allow independent use of high side and low side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> when HS is turned on, LW is always turned off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> HS and LS can be turned on simultaneously (the corresponding pins must not be connected on the PCB!) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> port b driver controlled by tx[1] and tx_en[1] </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> port b driver controlled by do[13] and do_en[13] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_b_ok_filter"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_b_ok_filter</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B OK filter configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000720<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> OK_IFILTER.prescaler0 </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> OK_IFILTER.prescaler1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK filter threshold<br>Value 0 leads to no filtering of OK signal.<br>Other values define the integral filter threshold in prescaled clock cycles. Due to one central prescaler the exact integral filter threshold varies between this value and value+1.<br>Change this value only, if driver is in OFF state. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_b_blank_time"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_b_blank_time</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B blank time configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000724<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no prescaler </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> use BLANK_TIME.prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> blank time </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_b_tran"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_b_tran</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B TRAN(off) state configuration:<br>D2A values applied during TRAN (off and slew) states. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000728<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_b_on"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_b_on</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B ON state configuration:<br>D2A values applied during ON state. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000072c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_c</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000730<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>no_inhibit<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Allow independent use of high side and low side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> when HS is turned on, LW is always turned off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> HS and LS can be turned on simultaneously (the corresponding pins must not be connected on the PCB!) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> port c driver controlled by tx[2] and tx_en[2] </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> port c driver controlled by do[14] and do_en[14] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_c_ok_filter"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_c_ok_filter</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C OK filter configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000734<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> OK_IFILTER.prescaler0 </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> OK_IFILTER.prescaler1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK filter threshold<br>Value 0 leads to no filtering of OK signal.<br>Other values define the integral filter threshold in prescaled clock cycles + 1. Due to one central prescaler the exact integral filter threshold varies between this value and value+1.<br>Change this value only, if driver is in OFF state. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_c_blank_time"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_c_blank_time</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C blank time configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000738<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no prescaler </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> use BLANK_TIME.prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> blank time </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_c_tran"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_c_tran</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C TRAN(off) state configuration:<br>D2A values applied during TRAN (off and slew) states. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000073c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_c_on"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_c_on</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C ON state configuration:<br>D2A values applied during ON state. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000740<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000744<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>no_inhibit<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Allow independent use of high side and low side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> when HS is turned on, LW is always turned off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> HS and LS can be turned on simultaneously (the corresponding pins must not be connected on the PCB!) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_nok_action<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side action when an over current is detected by the filtered oe_ok signals </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ is asserted </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> IRQ asserted and driver is turned off as long as the IRQ event bit is set </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=0 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en0d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=0 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_en1d1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side output value for tx/do=1 and tx_en/do_en=1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> port d driver controlled by tx[3] and tx_en[3] </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> port d driver controlled by do[15] and do_en[15] </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d_ok_filter"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d_ok_filter</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D OK filter configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000748<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> OK_IFILTER.prescaler0 </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> OK_IFILTER.prescaler1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK filter threshold<br>Value 0 leads to no filtering of OK signal.<br>Other values define the integral filter threshold in prescaled clock cycles + 1. Due to one central prescaler the exact integral filter threshold varies between this value and value+1.<br>Change this value only, if driver is in OFF state. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d_blank_time"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d_blank_time</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D blank time configuration </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000074c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no prescaler </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> use BLANK_TIME.prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> blank time </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d_tran"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d_tran</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D TRAN(off) state configuration:<br>D2A values applied during TRAN (off and slew) states. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000750<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d_on"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d_on</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D ON state configuration:<br>D2A values applied during ON state. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000754<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;8</td>
   <td>&quot;000000&quot;<br></td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Low side slew </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side current limit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> High side slew </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d2a_on"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d2a_on</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> All ports ON signals to analog part (d2a):<br>Activate these bits before using the corresponding gate driver. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000758<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ls_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D ON value to low side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d_hs_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D ON value to high side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>c_ls_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C ON value to low side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>c_hs_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C ON value to high side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>b_ls_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B ON value to low side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>b_hs_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B ON value to high side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>a_ls_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A ON value to low side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>a_hs_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A ON value to high side gate driver </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d2a_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d2a_a</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port A signals to analog part (d2a):<br>This register is for debugging purposes only.<br>All values are set by hardware but can be overwritten here. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000075c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;14</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>13&nbsp;-&nbsp;8</td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;1</td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d2a_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d2a_b</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port B signals to analog part (d2a):<br>This register is for debugging purposes only.<br>All values are set by hardware but can be overwritten here. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000760<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;14</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>13&nbsp;-&nbsp;8</td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;1</td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d2a_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d2a_c</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port C signals to analog part (d2a):<br>This register is for debugging purposes only.<br>All values are set by hardware but can be overwritten here. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000764<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;14</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>13&nbsp;-&nbsp;8</td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;1</td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_d2a_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_d2a_d</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Port D signals to analog part (d2a):<br>This register is for debugging purposes only.<br>All values are set by hardware but can be overwritten here. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000768<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;14</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>13&nbsp;-&nbsp;8</td>
   <td>ls_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>ls_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to low side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;1</td>
   <td>hs_ilim_set<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ILIM (current limit) value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_slew_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SLEW_ON value to high side of gate driver </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_a2d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_a2d</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signals from analog part:<br>This register is for debugging purposes only.<br>The OK signals show that the current limit has not been reached, but<br>these signals only carry information after a blanking time (state=ON). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000076c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;8</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_ls_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port D low side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_hs_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port D high side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>c_ls_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port C low side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>c_hs_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port C high side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b_ls_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port B low side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>b_hs_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port B high side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a_ls_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port A low side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a_hs_ok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> OK signal of port A high side </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_state_a"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_state_a</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> State and filtered OK signals from analog part of port A:<br>This register is for debugging purposes only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000770<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;7</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;5</td>
   <td>ls_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of low side </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>ls_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of low side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;1</td>
   <td>hs_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of high side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of high side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_state_b"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_state_b</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> State and filtered OK signals from analog part of port B:<br>This register is for debugging purposes only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000774<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;7</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;5</td>
   <td>ls_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of low side </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>ls_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of low side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;1</td>
   <td>hs_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of high side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of high side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_state_c"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_state_c</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> State and filtered OK signals from analog part of port C:<br>This register is for debugging purposes only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000778<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;7</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;5</td>
   <td>ls_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of low side </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>ls_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of low side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;1</td>
   <td>hs_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of high side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of high side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_state_d"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_state_d</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> State and filtered OK signals from analog part of port D:<br>This register is for debugging purposes only. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000077c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;7</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>6&nbsp;-&nbsp;5</td>
   <td>ls_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of low side </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>ls_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of low side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>2&nbsp;-&nbsp;1</td>
   <td>hs_state<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state of high side: </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> off </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> blanking </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>hs_ok_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> state=on: integral filtered OK signal of high side, else 1 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs:<br>Read access shows status of unmasked IRQs.<br>IRQs are set automatically and reset by writing to this register:<br>Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source).<br>Write access with '0' does not influence this bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000780<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>c_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>c_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>b_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>b_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>a_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>a_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask.<br>Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_tx_irq_raw </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000784<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>c_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>c_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>b_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>b_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>a_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>a_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000788<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>c_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>c_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>b_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>b_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>a_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>a_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x0000078c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;8</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port D high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>c_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>c_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port C high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>b_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port B high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a_ls_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A low side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a_hs_nok<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: filtered OK signal of port A high side was "0" during ON state </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_tx_iol_tx_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_tx_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Lowest active interrupt:<br>Shows the highest prior active IRQ (= lowest IRQ number).<br>When no IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_tx">Address</a>&nbsp;:&nbsp;0x00000790<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;4</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>3&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the pending IRQ </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: iol_rx </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_ifilter_prescaler_012">iol_rx_ifilter_prescaler_012</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_ifilter_prescaler_3">iol_rx_ifilter_prescaler_3</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_a_cq_rx">iol_rx_cfg_a_cq_rx</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_a_di_rx">iol_rx_cfg_a_di_rx</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_b_cq_rx">iol_rx_cfg_b_cq_rx</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_b_di_rx">iol_rx_cfg_b_di_rx</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_c_cq_rx">iol_rx_cfg_c_cq_rx</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_c_di_rx">iol_rx_cfg_c_di_rx</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_d_cq_rx">iol_rx_cfg_d_cq_rx</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_d_di_rx">iol_rx_cfg_d_di_rx</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_cfg_di_x_rx">iol_rx_cfg_di_x_rx</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_rx_iol_rx_di">iol_rx_di</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_a_cq">iol_rx_d2a_a_cq</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_a_di">iol_rx_d2a_a_di</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_b_cq">iol_rx_d2a_b_cq</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_b_di">iol_rx_d2a_b_di</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_c_cq">iol_rx_d2a_c_cq</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_c_di">iol_rx_d2a_c_di</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_d_cq">iol_rx_d2a_d_cq</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_d_di">iol_rx_d2a_d_di</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_di_x">iol_rx_d2a_di_x</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_d2a_isink_on">iol_rx_d2a_isink_on</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_rx_iol_rx_a2d_cq_di_rx">iol_rx_a2d_cq_di_rx</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_rx_iol_rx_irq_raw">iol_rx_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_irq_mask_set">iol_rx_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_rx_iol_rx_irq_mask_reset">iol_rx_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_rx_iol_rx_irq_masked">iol_rx_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_rx_iol_rx_irq_no">iol_rx_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1c-1f</td>
   <td align=left bgcolor="#808080">70-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="iol_rx_iol_rx_ifilter_prescaler_012"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_ifilter_prescaler_012</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000800<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>prescaler2<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;4</td>
   <td>&quot;0000&quot;<br></td>
   <td>prescaler1<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>prescaler0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0 : prescaler disabled<br>1..MAX: ifilter sample frequency = fclk / (1+prescaler) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_ifilter_prescaler_3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_ifilter_prescaler_3</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000804<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>prescaler3<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_a_cq_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_a_cq_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000808<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>isink_on_src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is not influenced by rx_en input </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is set by rx_en input </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 0 </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 1 </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> event IRQ, set on rising edge </td>
      </tr>
      <tr>
       <td valign=top> 4: </td>
       <td valign=top> event IRQ, set on falling edge </td>
      </tr>
      <tr>
       <td valign=top> 5: </td>
       <td valign=top> event IRQ, set on any edge </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0,1,2,3: select corresponding prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: integral filter disabled<br>1..MAX: integral filter threshold </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_a_di_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_a_di_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x0000080c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see above </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_b_cq_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_b_cq_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000810<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>isink_on_src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is not influenced by rx_en input </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is set by rx_en input </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 0 </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 1 </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> event IRQ, set on rising edge </td>
      </tr>
      <tr>
       <td valign=top> 4: </td>
       <td valign=top> event IRQ, set on falling edge </td>
      </tr>
      <tr>
       <td valign=top> 5: </td>
       <td valign=top> event IRQ, set on any edge </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0,1,2,3: select corresponding prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: integral filter disabled<br>1..MAX: integral filter threshold </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_b_di_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_b_di_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000814<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see above </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_c_cq_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_c_cq_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000818<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>isink_on_src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is not influenced by rx_en input </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is set by rx_en input </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 0 </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 1 </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> event IRQ, set on rising edge </td>
      </tr>
      <tr>
       <td valign=top> 4: </td>
       <td valign=top> event IRQ, set on falling edge </td>
      </tr>
      <tr>
       <td valign=top> 5: </td>
       <td valign=top> event IRQ, set on any edge </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0,1,2,3: select corresponding prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: integral filter disabled<br>1..MAX: integral filter threshold </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_c_di_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_c_di_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x0000081c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see above </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_d_cq_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_d_cq_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000820<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>isink_on_src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is not influenced by rx_en input </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> corresponding bit in D2A_ISINK_ON is set by rx_en input </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> IRQ disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 0 </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> level IRQ, asserted when receiver signal is 1 </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> event IRQ, set on rising edge </td>
      </tr>
      <tr>
       <td valign=top> 4: </td>
       <td valign=top> event IRQ, set on falling edge </td>
      </tr>
      <tr>
       <td valign=top> 5: </td>
       <td valign=top> event IRQ, set on any edge </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0,1,2,3: select corresponding prescaler </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: integral filter disabled<br>1..MAX: integral filter threshold </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_d_di_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_d_di_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000824<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see above </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_cfg_di_x_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_cfg_di_x_rx</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000828<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;10</td>
   <td>&quot;000&quot;<br></td>
   <td>irq_mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9&nbsp;-&nbsp;8</td>
   <td>&quot;00&quot;<br></td>
   <td>ifilter_prescaler_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>ifilter_threshold<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see above </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_di"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_di</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x0000082c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>di_x_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>c_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>c_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>b_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered industrial receiver </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_a_cq"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_a_cq</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> The D2A registers directly drive the signals to the analog part.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000830<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_a_cq_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_a_cq_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_a_cq_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_a_cq_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_a_cq_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_a_di"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_a_di</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000834<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_a_di_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_a_di_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_a_di_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_a_di_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_a_di_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_b_cq"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_b_cq</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000838<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_b_cq_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_b_cq_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_b_cq_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_b_cq_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_b_cq_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_b_di"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_b_di</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x0000083c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_b_di_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_b_di_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_b_di_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_b_di_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_b_di_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_c_cq"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_c_cq</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000840<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_c_cq_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_c_cq_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_c_cq_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_c_cq_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_c_cq_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_c_di"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_c_di</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000844<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_c_di_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_c_di_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_c_di_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_c_di_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_c_di_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_d_cq"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_d_cq</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000848<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_d_cq_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_d_cq_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_d_cq_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_d_cq_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_d_cq_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_d_di"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_d_di</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x0000084c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_iol_d_di_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_d_di_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_d_di_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_iol_d_di_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_d_di_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_di_x"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_di_x</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000850<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;14</td>
   <td>&quot;00&quot;<br></td>
   <td>d_di_x_isink_dyn<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>d_di_x_isink_set<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;7</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_di_x_rx_vt_h<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;1</td>
   <td>&quot;000000&quot;<br></td>
   <td>d_di_x_rx_vt_l<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_di_x_rx_on<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_d2a_isink_on"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_d2a_isink_on</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000854<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>d_di_x_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_d_di_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_d_cq_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on<br>CFG_ D_CQ_RX.isink_on_src determines if this bit is set by rx_en[3] input or if this bis can be controlled by SW </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_c_di_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_c_cq_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on<br>CFG_ C_CQ_RX.isink_on_src determines if this bit is set by rx_en[2] input or if this bis can be controlled by SW </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_b_di_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_b_cq_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on<br>CFG_ B_CQ_RX.isink_on_src determines if this bit is set by rx_en[1] input or if this bis can be controlled by SW </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_a_di_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>d_iol_a_cq_isink_on<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: current sink is turned on<br>CFG_ A_CQ_RX.isink_on_src determines if this bit is set by rx_en[0] input or if this bis can be controlled by SW </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_a2d_cq_di_rx"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_a2d_cq_di_rx</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> The A2D registers directly read the signals from the analog part (synchronized with two flip flops). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000858<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>d_di_x_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_iol_d_di_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_iol_d_cq_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>d_iol_c_di_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>d_iol_c_cq_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>d_iol_b_di_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>d_iol_b_cq_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>d_iol_a_di_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see d_iol_a_cq_rx </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>d_iol_a_cq_rx<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> A2D: Digital industrial receiver output state (iol_a_cq_rx). </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> receiver input is high </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> receiver input is low </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs:<br>Read access shows status of unmasked IRQs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x0000085c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>di_x<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>c_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>c_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>b_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on CFG_*.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000860<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>di_x<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>c_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>c_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>b_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>b_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>a_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>a_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on CFG_*.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000864<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;9</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>di_x<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>c_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>c_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>b_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>b_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>a_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>a_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on CFG_*.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x00000868<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>di_x<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>c_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>c_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>b_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a_di<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a_cq<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS / EVENT type and functionality depending on CFG_*.irq_mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_rx_iol_rx_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_rx_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Lowest active interrupt:<br>Shows the highest prior active IRQ (= lowest IRQ number).<br>When no IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_rx">Address</a>&nbsp;:&nbsp;0x0000086c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;4</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>3&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the pending IRQ </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: iol_sio </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_sio_iol_sio_di">iol_sio_di</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_sio_iol_sio_di_rs">iol_sio_di_rs</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_do">iol_sio_do</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_set">iol_sio_do_set</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_clr">iol_sio_do_clr</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_ws">iol_sio_do_ws</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_ws_set">iol_sio_do_ws_set</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_ws_clr">iol_sio_do_ws_clr</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_ws_mask">iol_sio_do_ws_mask</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_en">iol_sio_do_en</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_en_set">iol_sio_do_en_set</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_sio_iol_sio_do_en_clr">iol_sio_do_en_clr</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_sio_iol_sio_pulse_gen_cmd">iol_sio_pulse_gen_cmd</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_pulse_gen_cfg">iol_sio_pulse_gen_cfg</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_pulse_gen_duration">iol_sio_pulse_gen_duration</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_tio_cfg">iol_sio_tio_cfg</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_tio_bp">iol_sio_tio_bp</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_tio_sel">iol_sio_tio_sel</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_tio">iol_sio_tio</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_dma_ctrl">iol_sio_dma_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_dma_adr_next">iol_sio_dma_adr_next</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_dma_adr_now">iol_sio_dma_adr_now</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_dma_adr_prev">iol_sio_dma_adr_prev</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_dma_ac_high">iol_sio_dma_ac_high</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_dma_ac_low">iol_sio_dma_ac_low</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_irq_raw">iol_sio_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_sio_iol_sio_irq_masked">iol_sio_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_irq_msk_set">iol_sio_irq_msk_set</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_sio_iol_sio_irq_msk_reset">iol_sio_irq_msk_reset</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_sio_iol_sio_irq_no">iol_sio_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1e-1f</td>
   <td align=left bgcolor="#808080">78-7c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="iol_sio_iol_sio_di"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_di</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x00000880<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>di_x_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>c_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>c_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>b_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> filtered industrial receiver,<br>exactly the same as see DI register in Port - Industrial Receiver (IOL_RX module) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_di_rs"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_di_rs</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x00000884<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;9</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>di_x_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>d_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>d_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>c_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>c_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>b_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>b_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>a_di_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>a_cq_fil<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> read sync.<br>Captures DI when when sync_sio_di occurs </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x00000888<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Controls the IO Link Driver when SIO is selected as source in Port - IO Link Driver module (IOL_TX). Mode (push/pull, push only, pull only) is also configurable in the IOL_TX module. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> D2A 1: gate is driven low (PMOS is turned on) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_set</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x0000088c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> '1' sets the corresponding bit in DO </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_clr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_clr</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x00000890<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> '1' clears the corresponding bit in DO </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_ws"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_ws</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x00000894<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write sync. When sync_sio_do occurs (module inout from SYNC unit) all bits with DO_WS_MASK[*]=1 are transfered to the DO register. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_ws_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_ws_set</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x00000898<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> '1' sets the corresponding bit in DO_WS </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_ws_clr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_ws_clr</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x0000089c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> '1' clears the corresponding bit in DO_WS </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_ws_mask"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_ws_mask</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_d_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_c_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;3</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_b_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>d_gate_a_oe<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see DO_WS </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_en"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_en</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008a4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Controls the IOL Link Driver when SIO is selected as source in Port - IO Link Driver module (IOL_TX). Mode (push/pull, push only, pull only) is also configurable in the IOL_TX module. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_en_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_en_set</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: sets corresponding bit in DO_EN </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_do_en_clr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_do_en_clr</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008ac<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_d<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_c<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_b<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_do_en_a<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: clears corresponding bit in DO_EN </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_pulse_gen_cmd"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_pulse_gen_cmd</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008b0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_d_run<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_c_run<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_b_run<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_a_run<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: Start pulse generation for iol_a. Ignored if any (a-d) pulse generation is in progress. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>stop<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Writing '0' will be ignored<br>Writing a '1' will stop pulse generation </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_pulse_gen_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_pulse_gen_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008b4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_d_do_invert<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_do_invert </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_d_do_auto<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_do_auto </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_d_sync_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_sync_en </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_c_do_invert<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_do_invert </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_c_do_auto<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_do_auto </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_c_sync_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_sync_en </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_b_do_invert<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_do_invert </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_b_do_auto<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_do_auto </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_b_sync_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see iol_a_sync_en </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_a_do_invert<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: DI.a_cq_fil is inverted when transferred to DO. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_a_do_auto<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> DO.iol_do_a is not changed. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> At the start of the pulse DO.iol_do_a is set to (iol_a_do_auto_invert xor DI.a_cq_fil). </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> In both cases DO.iol_do_a is not modified at the end of the pulse. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>iol_a_sync_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> sync_iol_a input is ignored </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> when sync_uart_a_tx occurs: Start pulse generation for iol_a. Ignored if any (a-d) pulse generation is in progress. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_pulse_gen_duration"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_pulse_gen_duration</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00001f40<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008b8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x1f40<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1..MAX length of pulse in clock cycles </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_tio_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_tio_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008bc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;1</td>
   <td>&quot;000&quot;<br></td>
   <td>max_len<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..6: 2^max_len = maximum number of timed inputs / outputs per TIO unit (1..64). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: TIO disabled, no DMA access is performed, pointers are not advanced, no timed inputs / outputs are generated. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_tio_bp"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_tio_bp</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008c0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Defines the time span of the phase_phase from the SYNC unit of which timed inputs/outputs are read from / written to a single descriptor (DMA_ADR_*).<br>The time span is:<br>for TIO_BP = 0 : BASE_PHASE_RLD . .0<br>for TIO_BP > 0 : (TIO_BP-1)..0 BASE_PHASE_RLD..TIO_BP<br>A new time span starts when TIO_BP matches base_phase and base_phase_next occurs, i.e. the first base_phase of the new descriptor is BASE_PHASE_RLD / TIO_BP-1.<br>Then the following actions occur:<br>- the descriptor DMA_ADR_* is advanced: NEXT -> NOW -> PREV<br>- all pending timed outputs to be read from the former NOW descriptor are discarded<br>- all pending timed inputs writing to the former PREV descriptor are discarded<br>- pending timed input captures from the former NOW descriptor may still be written to the new PREV descriptor. Only when IRQ_RAW.prev_completed is asserted no further write operations are performed to the former NOW descriptor. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_tio_sel"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_tio_sel</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008c4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;3</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..7 selects the TIO unit visible and writable in register TIO </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_tio"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_tio</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Configuration of Timed Input Output unit selected by TIO_SEL.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008c8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;6</td>
   <td>&quot;00&quot;<br></td>
   <td>edge<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> For mode=1 (input capture): Select edge to capture.<br>0 : rising edge </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> falling edge </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> both edges </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> reserved </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5&nbsp;-&nbsp;2</td>
   <td>&quot;0000&quot;<br></td>
   <td>dido_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> For mode=1 (input capture): 0..8 Select bit in DI as source to capture.<br>For mode=2 (output compare): 0..15 Select bit in DO to be set. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1&nbsp;-&nbsp;0</td>
   <td>&quot;00&quot;<br></td>
   <td>mode<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Note: All changes of mode must go to or go from 0 (disabled). </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> disabled </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> input time stamping </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> When the edge configured by edge occurs on the the DI input selected by dido_sel the current base_phase and value of DI is stored to the NOW descriptor as a 16 bit word in the following format: {base_phase[15:1], DI[dido_sel]}. Storing may extend after the NOW descriptor became the PREV descriptor.<br>2: timed output<br>When the base_phase matches the base_phase read from the NOW descriptor the output selected by dido_sel is set to the specified value.<br>The NOW descriptor contains the base_phase and value for DO as a 16 bit word in the following format: {base_phase[15:1], DO[dido_sel]}. For the read base phase the LSB is set to '0' for comparison.<br>When the 16 bit word is 0xFFFF or the entire descriptor has been output no further timed outputs are performed for the NOW descriptor and the first timed output for the NEXT descriptor is requested (prefetched).<br>3: reserved - do not use<br>The byte address used to store a timed input or read a timed output is:<br>DMA_ADR_NOW + tio_no* 2<sup>TIO_CFG.max_len</sup>*2 + offset*2<br>where<br>tio_no is the number of the TIO unit, i.e. 0..7<br>offset is the number of previous timed inputs / outputs during this descriptor.<br>TIO Unit Prioritisation<br>All TIO units share a single DMA channel. DMA requests of the TIO units are processed according to their priority with TIO unit 0 having highest and TIO 7 the lowest priority.<br>DMA requests to empty descriptors are discarded immediately, with the exception of read requests to the NEXT descriptor which are ignored (i.e. not even considered for prioritisation) in order to facilitate prefetching of timed outputs. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_dma_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_dma_ctrl</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008cc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>next<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: same effect as if TIO_BP matches. DMA_ADR_* is advanced as follows: NEXT -> NOW -> PREV </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>adr_prev_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>adr_now_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>adr_next_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> write: 1: clear dma_adr_next (flag set to empty)<br>read: 1: dma_adr_next empty </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_dma_adr_next"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_dma_adr_next</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008d0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> descriptor of the next TIO_BP base_phase period. When not empty, reads for timed outputs will occur to prefetch timed outputs. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_dma_adr_now"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_dma_adr_now</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008d4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> descriptor currently processed. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_dma_adr_prev"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_dma_adr_prev</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008d8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> descriptor of the previous TIO_BP base_phase period. Input events captured during the previous period may still be written to this descriptor until IRQ_RAW.prev_completed=1. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_dma_ac_high"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_dma_ac_high</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008dc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;5</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DMA access control higher address.<br>DMA writes are only executed when TSU_AC_LOW <= adr <= CFG_AC_HIGH . Writes outside this range will be discarded and assert IRQ_RAW.ac_err_evt. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_dma_ac_low"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_dma_ac_low</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008e0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;5</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DMA access control lower address. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Writing a '1' to a bit position with an event type IRQ will clear the event flag.<br>Writing to bit positions with a 'status' type IRQ has no effect.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008e4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>tio7_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>tio6_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>tio5_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>tio4_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>tio3_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>tio2_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>tio1_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>tio0_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: timed input: capture lost as DMA was busy or the descriptor was full or not available (dma_adr_[now|prev]_empty).<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1: timed output: timed output was read too late and thus discarded or the end of the descriptor was not reached before the time span of the descriptor ended or the NOW descriptor was not available (dma_adr_now_empty). Requesting to read from the NEXT descriptor while it is not yet available will not trigger the error event. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>next_underrun_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: dma_adr_next was empty when an advance of the descriptor was requested by match of TIO_BP or DMA_CTRL.next. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>-<br></td>
   <td>next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: dma_adr_next is empty and ready to accept new pointer. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>-<br></td>
   <td>prev_completed<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: writing finished to adr_dma_prev.<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Status flag set and cleared by hardware.<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;It becomes '0' when the DMA descriptor is advanced (NEXT->NOW->PREV) and there are still write requests pending to the NOW descriptor which is becoming the new PREV descriptor. Only when there are no outstanding write requests to the PREV descriptor prev_completed becomes '1'. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>-<br></td>
   <td>pulse_gen_idle<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: 1: pulse generator idle </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Shows status of masked IRQs (as connected to IRQ controller).<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008e8<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;13</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>12</td>
   <td>tio7_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>tio6_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>tio5_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>tio4_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>tio3_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>tio2_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>tio1_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>tio0_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>next_underrun_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>prev_completed<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>pulse_gen_idle<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_irq_msk_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_irq_msk_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask set registerWrite: 1: set the corresponding bit in the IRQ maskRead: returns IRQ mask<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008ec<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>tio7_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>tio6_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>tio5_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>tio4_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>tio3_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>tio2_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>tio1_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>tio0_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>next_underrun_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>next_empty<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>prev_completed<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>pulse_gen_idle<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_irq_msk_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_irq_msk_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ mask reset registerWrite: 1: clear the corresponding bit in the IRQ maskRead: returns IRQ mask<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008f0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>tio7_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>tio6_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>tio5_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>tio4_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>tio3_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>tio2_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>tio1_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>tio0_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>next_underrun_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>next_empty<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>prev_completed<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>pulse_gen_idle<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_sio_iol_sio_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_sio_irq_no</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_sio">Address</a>&nbsp;:&nbsp;0x000008f4<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;4</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>3&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the non-masked pending IRQ with the highest priority (=lowest bit position). When no non-masked IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: sync </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_cfg">sync_cfg</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_timebase_modulus">sync_timebase_modulus</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_0_rld">sync_sub_phase_0_rld</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_1_rld">sync_sub_phase_1_rld</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_2_rld">sync_sub_phase_2_rld</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_3_rld">sync_sub_phase_3_rld</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_4_rld">sync_sub_phase_4_rld</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_5_rld">sync_sub_phase_5_rld</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_6_rld">sync_sub_phase_6_rld</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_7_rld">sync_sub_phase_7_rld</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>W</td>
   <td align=left><a href="#sync_sync_cmd_do_sync">sync_cmd_do_sync</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_write_sync_ctrl">sync_write_sync_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_timebase_ws">sync_timebase_ws</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_timebase_inc_ws">sync_timebase_inc_ws</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_base_phase_rld_ws">sync_base_phase_rld_ws</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_base_phase_ws">sync_base_phase_ws</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_ws">sync_sub_phase_ws</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_timebase">sync_timebase</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_timebase_inc">sync_timebase_inc</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_base_phase_rld">sync_base_phase_rld</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_base_phase">sync_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_0">sync_sub_phase_0</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_1">sync_sub_phase_1</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_2">sync_sub_phase_2</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_3">sync_sub_phase_3</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_4">sync_sub_phase_4</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_5">sync_sub_phase_5</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_6">sync_sub_phase_6</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sub_phase_7">sync_sub_phase_7</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_read_sync_cfg">sync_read_sync_cfg</a></td>
  </tr>
  <tr>
   <td align=left>1e</td>
   <td align=left>78</td>
   <td align=left>R</td>
   <td align=left><a href="#sync_sync_timebase_rs">sync_timebase_rs</a></td>
  </tr>
  <tr>
   <td align=left>1f</td>
   <td align=left>7c</td>
   <td align=left>R</td>
   <td align=left><a href="#sync_sync_base_phase_rs">sync_base_phase_rs</a></td>
  </tr>
  <tr>
   <td align=left>20</td>
   <td align=left>80</td>
   <td align=left>R</td>
   <td align=left><a href="#sync_sync_sub_phase_sel0_rs">sync_sub_phase_sel0_rs</a></td>
  </tr>
  <tr>
   <td align=left>21</td>
   <td align=left>84</td>
   <td align=left>R</td>
   <td align=left><a href="#sync_sync_sub_phase_sel1_rs">sync_sub_phase_sel1_rs</a></td>
  </tr>
  <tr>
   <td align=left>22</td>
   <td align=left>88</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_0_cfg">sync_sync_gen_0_cfg</a></td>
  </tr>
  <tr>
   <td align=left>23</td>
   <td align=left>8c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_0_base_phase">sync_sync_gen_0_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>24</td>
   <td align=left>90</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_1_cfg">sync_sync_gen_1_cfg</a></td>
  </tr>
  <tr>
   <td align=left>25</td>
   <td align=left>94</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_1_base_phase">sync_sync_gen_1_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>26</td>
   <td align=left>98</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_2_cfg">sync_sync_gen_2_cfg</a></td>
  </tr>
  <tr>
   <td align=left>27</td>
   <td align=left>9c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_2_base_phase">sync_sync_gen_2_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>28</td>
   <td align=left>a0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_3_cfg">sync_sync_gen_3_cfg</a></td>
  </tr>
  <tr>
   <td align=left>29</td>
   <td align=left>a4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_3_base_phase">sync_sync_gen_3_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>2a</td>
   <td align=left>a8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_4_cfg">sync_sync_gen_4_cfg</a></td>
  </tr>
  <tr>
   <td align=left>2b</td>
   <td align=left>ac</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_4_base_phase">sync_sync_gen_4_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>2c</td>
   <td align=left>b0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_5_cfg">sync_sync_gen_5_cfg</a></td>
  </tr>
  <tr>
   <td align=left>2d</td>
   <td align=left>b4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_5_base_phase">sync_sync_gen_5_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>2e</td>
   <td align=left>b8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_6_cfg">sync_sync_gen_6_cfg</a></td>
  </tr>
  <tr>
   <td align=left>2f</td>
   <td align=left>bc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_6_base_phase">sync_sync_gen_6_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>30</td>
   <td align=left>c0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_7_cfg">sync_sync_gen_7_cfg</a></td>
  </tr>
  <tr>
   <td align=left>31</td>
   <td align=left>c4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_7_base_phase">sync_sync_gen_7_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>32</td>
   <td align=left>c8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_8_cfg">sync_sync_gen_8_cfg</a></td>
  </tr>
  <tr>
   <td align=left>33</td>
   <td align=left>cc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_gen_8_base_phase">sync_sync_gen_8_base_phase</a></td>
  </tr>
  <tr>
   <td align=left>34</td>
   <td align=left>d0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_sync_out_cfg">sync_sync_out_cfg</a></td>
  </tr>
  <tr>
   <td align=left>35</td>
   <td align=left>d4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_irq_raw">sync_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>36</td>
   <td align=left>d8</td>
   <td align=left>R</td>
   <td align=left><a href="#sync_sync_irq_masked">sync_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>37</td>
   <td align=left>dc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_irq_msk_set">sync_irq_msk_set</a></td>
  </tr>
  <tr>
   <td align=left>38</td>
   <td align=left>e0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#sync_sync_irq_msk_reset">sync_irq_msk_reset</a></td>
  </tr>
  <tr>
   <td align=left>39</td>
   <td align=left>e4</td>
   <td align=left>R</td>
   <td align=left><a href="#sync_sync_irq_no">sync_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">3a-3f</td>
   <td align=left bgcolor="#808080">e8-fc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="sync_sync_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Configuration Registers<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000900<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: TIMEBASE is not incremented </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_timebase_modulus"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_timebase_modulus</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000904<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see TIMEBASE </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_0_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_0_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000908<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see SUB_PHASE. Reload value for sub phase 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_1_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_1_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000090c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_2_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_2_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000910<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_3_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_3_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000914<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_4_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_4_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000918<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_5_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_5_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000091c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_6_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_6_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000920<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_7_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_7_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000924<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_cmd_do_sync"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_cmd_do_sync</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Command Register<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000928<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;10</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>sync8<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>sync7<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>sync6<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>sync5<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>sync4<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sync3<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sync2<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: triggers sync2 </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sync1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: triggers sync1 - also used internally by sync module to generates a pulse on sync_out </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>sync0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: triggers sync0 - also used internally by sync module as write sync </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>read_sync<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: triggers a read sync </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_write_sync_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_write_sync_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write Sync<br>When a write sync occurs all write sync (*_WS) registers which have their corresponding WRITE_SYNC_CTRL.*written flags set are transfered to their corresponding state registers.<br>The write sync is connected to sync generator sync[0].<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000092c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;5</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sub_phase_ws_written<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>base_phase_ws_written<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>base_phase_rld_ws_written<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>timebase_inc_ws_written<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>timebase_ws_written<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1 : TIMEBASE_WS will be transfered to TIMEBASE during the next write_sync pulse.<br>Set automatically when the CPU writes to TIMEBASE_WS.<br>Cleared with every write_sync. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_timebase_ws"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_timebase_ws</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000930<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_timebase_inc_ws"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_timebase_inc_ws</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000934<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_base_phase_rld_ws"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_base_phase_rld_ws</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000938<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_base_phase_ws"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_base_phase_ws</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000093c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_ws"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_ws</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000940<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;14</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>13&nbsp;-&nbsp;11</td>
   <td>&quot;000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..7: select SUB_PHASE_? for write sync </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_timebase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_timebase</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> State<br>The registers TIMEBASE, TIMEBASE_INC, BASE_PHASE* and SUB_PHASE_* represent the dynamic state of the synchronization unit.<br>Directly writing to these registers is only recommended during startup (CFG.en=0). During operation they shall be set with at precisely defined time using the *_WS registers and a write sync.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000944<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> when CFG.en=1<br>TIMEBASE <= (TIMEBASE + TIMEBASE_INC) % TIMEBASE_MODULUS in every clock cycle </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_timebase_inc"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_timebase_inc</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000948<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see TIMEBASE </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_base_phase_rld"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_base_phase_rld</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000094c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see BASE_PHASE. Reload value for BASE_PHASE. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000950<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Decremented by one simultaneously every time TIMEBASE wraps around TIMEBASE_MODULUS. Upon reaching zero BASE_PHASE wraps to BASE_PHASE_RLD and asserts base_phase_rld_evt.<br>when TIMEBASE overflows (simultaneously)<br>BASE_PHASE = (BASE_PHASE==0) ? BASE_PHASE_RLD : (BASE_PHASE - 1) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_0</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000954<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Decremented by one simultaneously every time BASE_PHASE wraps to BASE_PHASE_RLD. Upon reaching zero SUB_PHASE_? wraps to SUB_PHASE?_RLD.<br>when BASE_PHASE underflows (simultaneously)<br>SUB_PHASE_?= (SUB_PHASE_?==0) ? SUB_PHASE_?_RLD : (SUB_PHASE_?-1) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_1</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000958<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_2</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000095c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_3</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000960<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_4"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_4</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000964<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_5"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_5</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000968<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_6"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_6</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000096c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_7"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_7</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000970<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_read_sync_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_read_sync_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Read Sync<br>The read sync registers (*_RS) capture the state registers of the sync unit when an sync_in or sync_in_int sync pulse occurs.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000974<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;11</td>
   <td>&quot;00000&quot;<br></td>
   <td>sync_in_ifil_thres<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> integral filter threshold for the sync_in input. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;8</td>
   <td>&quot;000&quot;<br></td>
   <td>sub_phase_sel1<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..7: select SUB_PHASE_? for read sync<br>selected SUB_PHASE will be copied to SUB_PHASE_SEL1_RW at read sync </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;5</td>
   <td>&quot;000&quot;<br></td>
   <td>sub_phase_sel0<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..7: select SUB_PHASE_? for read sync<br>selected SUB_PHASE will be copied to SUB_PHASE_SEL0_RW at read sync </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;3</td>
   <td>&quot;00&quot;<br></td>
   <td>sync_in_edge<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> rising edge of sync_in signal triggers a read sync </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> falling edge " " </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> both edges " " </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>&quot;000&quot;<br></td>
   <td>src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no read_sync source selected </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> sync_in (filtered pin signal from IOMUX) </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> sync_in_int[0] (from HISPI module) </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> sync_in_int[1] (from rx of IOL_Uart A) </td>
      </tr>
      <tr>
       <td valign=top> 4: </td>
       <td valign=top> sync_in_int[2] (from rx of IOL_Uart B) </td>
      </tr>
      <tr>
       <td valign=top> 5: </td>
       <td valign=top> sync_in_int[3] (from rx of IOL_Uart C) </td>
      </tr>
      <tr>
       <td valign=top> 6: </td>
       <td valign=top> sync_in_int[4] (from rx of IOL_Uart D) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_timebase_rs"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_timebase_rs</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000978<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Captures the corresponding register when a read sync occurs. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_base_phase_rs"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_base_phase_rs</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000097c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_sel0_rs"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_sel0_rs</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000980<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;11</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>10&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sub_phase_sel1_rs"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sub_phase_sel1_rs</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000984<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;11</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>10&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_0_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_0_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Sync signal generator.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000988<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: no sync pulse generated by sync generator.<br>sync pulse generated when TIMEBASE advances AND </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> only SYNC_GEN?_BASE_PHASE matches BASE_PHASE </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> SYNC_GEN?_BASE_PHASE matches BASE_PHASE AND sub_phase matches SUB_PHASE0 </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> " " SUB_PHASE1 </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> ...<br>9: " " SUB_PHASE7 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_0_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_0_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000098c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> see SYNC_GEN_0_CFG </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_1_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_1_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000990<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_1_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_1_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000994<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_2_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_2_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x00000998<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_2_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_2_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x0000099c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_3_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_3_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_3_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_3_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009a4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_4_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_4_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_4_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_4_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009ac<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_5_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_5_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009b0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_5_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_5_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009b4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_6_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_6_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009b8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_6_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_6_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009bc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_7_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_7_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009c0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_7_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_7_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009c4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_8_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_8_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009c8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>sub_phase<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>sub_phase_sel<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_gen_8_base_phase"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_gen_8_base_phase</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009cc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="sync_sync_sync_out_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_sync_out_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Sync Out Generator<br>When sync[1] occurs a a pulse is generated on sync_out<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009d0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;2</td>
   <td>0x0<br></td>
   <td>duration<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pulse duration in clock cycles (only for polarity=0 and 1) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1&nbsp;-&nbsp;0</td>
   <td>&quot;00&quot;<br></td>
   <td>polarity<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> sync_out behaviour </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> sync_out pulse is high active (idle level =0)1: sync_out pulse is low active (idle level =1) </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> sync_out toggles </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Writing a '1' to a bit position with an event type IRQ will clear the event flag.<br>Writing to bit positions with a 'status' type IRQ has no effect.<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009d4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>sync8_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>sync7_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>sync6_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>sync5_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>sync4_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>sync3_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sync2_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sync1_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sync0_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: sync0 occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>read_sync_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: read sync event occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>base_phase_rld_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: 1: BASE_PHASE was reloaded with BASE_PHASE_RLD </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Shows status of masked IRQs (as connected to IRQ controller).<br> </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009d8<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;11</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>sync8_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>sync7_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>sync6_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>sync5_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>sync4_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>sync3_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>sync2_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>sync1_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>sync0_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>read_sync_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>base_phase_rld_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT: </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_irq_msk_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_irq_msk_set</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009dc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>sync8_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>sync7_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>sync6_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>sync5_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>sync4_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>sync3_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sync2_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sync1_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sync0_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>read_sync_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>base_phase_rld_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: set the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_irq_msk_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_irq_msk_reset</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009e0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>sync8_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>sync7_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>sync6_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>sync5_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>sync4_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>sync3_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>sync2_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>sync1_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>sync0_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>read_sync_evt<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>base_phase_rld_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Write: 1: clear the corresponding bit in the IRQ mask<br>Read: returns IRQ mask </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="sync_sync_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>sync_irq_no</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#sync">Address</a>&nbsp;:&nbsp;0x000009e4<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;4</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>3&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the non-masked pending IRQ with the highest priority (=lowest bit position). When no non-masked IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a"></a>
 <a name="iol_uart_b"></a>
 <a name="iol_uart_c"></a>
 <a name="iol_uart_d"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: iol_uart_a, iol_uart_b, iol_uart_c, iol_uart_d </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_cfg">iol_uart_tx_cfg</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_en_shift">iol_uart_tx_en_shift</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_en_cfg">iol_uart_tx_en_cfg</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_tbit">iol_uart_tx_tbit</a></td>
  </tr>
  <tr>
   <td align=left>4</td>
   <td align=left>10</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_tbit_sub">iol_uart_tx_tbit_sub</a></td>
  </tr>
  <tr>
   <td align=left>5</td>
   <td align=left>14</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_tbit_stop_lw">iol_uart_tx_tbit_stop_lw</a></td>
  </tr>
  <tr>
   <td align=left>6</td>
   <td align=left>18</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_tbit_stop_hw">iol_uart_tx_tbit_stop_hw</a></td>
  </tr>
  <tr>
   <td align=left>7</td>
   <td align=left>1c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_low_water">iol_uart_tx_low_water</a></td>
  </tr>
  <tr>
   <td align=left>8</td>
   <td align=left>20</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_len">iol_uart_tx_len</a></td>
  </tr>
  <tr>
   <td align=left>9</td>
   <td align=left>24</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_radr">iol_uart_tx_radr</a></td>
  </tr>
  <tr>
   <td align=left>a</td>
   <td align=left>28</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_cfg">iol_uart_rx_cfg</a></td>
  </tr>
  <tr>
   <td align=left>b</td>
   <td align=left>2c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_timeout">iol_uart_rx_timeout</a></td>
  </tr>
  <tr>
   <td align=left>c</td>
   <td align=left>30</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_tbit_lw">iol_uart_rx_tbit_lw</a></td>
  </tr>
  <tr>
   <td align=left>d</td>
   <td align=left>34</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_tbit_hw">iol_uart_rx_tbit_hw</a></td>
  </tr>
  <tr>
   <td align=left>e</td>
   <td align=left>38</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_tbit_sub">iol_uart_rx_tbit_sub</a></td>
  </tr>
  <tr>
   <td align=left>f</td>
   <td align=left>3c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_startbit_ifil_thres">iol_uart_rx_startbit_ifil_thres</a></td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_startbit_detect_cfg">iol_uart_rx_startbit_detect_cfg</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_sample_offset_lw">iol_uart_rx_sample_offset_lw</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_sample_offset_hw">iol_uart_rx_sample_offset_hw</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_sample_len_lw">iol_uart_rx_sample_len_lw</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_sample_len_hw">iol_uart_rx_sample_len_hw</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_high_water">iol_uart_rx_high_water</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_len">iol_uart_rx_len</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_len_saved">iol_uart_rx_len_saved</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_buffer">iol_uart_rx_buffer</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_xor">iol_uart_rx_xor</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_response_timer">iol_uart_response_timer</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_dma_ac_high">iol_uart_dma_ac_high</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_dma_ac_low">iol_uart_dma_ac_low</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_dma_ctrl">iol_uart_dma_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>1e</td>
   <td align=left>78</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_adr_next">iol_uart_tx_adr_next</a></td>
  </tr>
  <tr>
   <td align=left>1f</td>
   <td align=left>7c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_tx_adr_now">iol_uart_tx_adr_now</a></td>
  </tr>
  <tr>
   <td align=left>20</td>
   <td align=left>80</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_adr_next">iol_uart_rx_adr_next</a></td>
  </tr>
  <tr>
   <td align=left>21</td>
   <td align=left>84</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_rx_adr_now">iol_uart_rx_adr_now</a></td>
  </tr>
  <tr>
   <td align=left>22</td>
   <td align=left>88</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_iol_crc_compression">iol_uart_iol_crc_compression</a></td>
  </tr>
  <tr>
   <td align=left>23</td>
   <td align=left>8c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_irq_raw">iol_uart_irq_raw</a></td>
  </tr>
  <tr>
   <td align=left>24</td>
   <td align=left>90</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_irq_mask_set">iol_uart_irq_mask_set</a></td>
  </tr>
  <tr>
   <td align=left>25</td>
   <td align=left>94</td>
   <td align=left>R/W</td>
   <td align=left><a href="#iol_uart_a_iol_uart_irq_mask_reset">iol_uart_irq_mask_reset</a></td>
  </tr>
  <tr>
   <td align=left>26</td>
   <td align=left>98</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_irq_masked">iol_uart_irq_masked</a></td>
  </tr>
  <tr>
   <td align=left>27</td>
   <td align=left>9c</td>
   <td align=left>R</td>
   <td align=left><a href="#iol_uart_a_iol_uart_irq_no">iol_uart_irq_no</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">28-3f</td>
   <td align=left bgcolor="#808080">a0-fc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="iol_uart_a_iol_uart_tx_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a00<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b00<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c00<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d00<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>back2back<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: Allow back2back descriptor transmission. This only has an effect if sync_en = 0.<br>Note: This will change behavior of the tx_completed_evt: It will be asserted earlier, i.e.<br>it will be set when the transmission of the stopbit of the last UART frame starts. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;5</td>
   <td>&quot;00&quot;<br></td>
   <td>start_cond<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Transmit start condition </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> transmission starts immediately when a new tx descriptor becomes available. </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> A new tx descriptor is loaded immediately, but transmission starts with the sync_tx pulse.<br>When no transmission is ready IRQ_RAW.tx_sync_err_evt is asserted. </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> A new tx descriptor is loaded immediately, but transmission starts when the response_timer_evt is asserted. </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> reserved </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;3</td>
   <td>&quot;00&quot;<br></td>
   <td>parity<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> transmitted parity 00: no, 01: even, 10: odd </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_en_inv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: tx_en is inverted at the output </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_inv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: tx is inverted at the output </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: transmitter is stopped, aborts current transmission and descriptor immediately. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_en_shift"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_en_shift</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a04<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b04<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c04<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d04<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;2</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>1&nbsp;-&nbsp;0</td>
   <td>&quot;00&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0..3, see TX_EN </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_en_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_en_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a08<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b08<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c08<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d08<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;8</td>
   <td>&quot;00000000&quot;<br></td>
   <td>post<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: tx_en is deasserted 0..1 sys_clk cycles after the last stop bit of a tx descriptor<br>1..MAX: tx_en is kept asserted for post*2^TX_EN_SHIFT clock cycles </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>pre<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: tx_en is asserted 0..1 sys_clk cycles before the first start bit of a tx descriptor<br>1..MAX<br>when tx_en is not asserted when the first start bit of a tx descriptor is ready to sent: tx_en is is asserted for pre*2^TX_EN_SHIFT clock cycles before the transmission of the first start bit<br>when tx_en is asserted when the first start bit of a tx descriptor is ready to sent: the first start bit is transmitted immediately. This allows for back 2 back transmission of UART frames from subsequent tx descriptors. (Note: This case should not occur when TX_CFG.sync_en is set). </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_tbit"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_tbit</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a0c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b0c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c0c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d0c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 24..MAX<br>T(startbit to parity) = (TX_TBIT - TX_TBIT_SUB(tx bit)) * T(uart_fe_clk) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_tbit_sub"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_tbit_sub</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a10<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b10<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c10<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d10<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;10</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>parity<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>d7<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d6<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d5<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>d4<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>d3<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d2<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>d1<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>d0<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>start<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> T(startbit) = TX_TBIT * T(uart_fe_clk) </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> T(startbit) = (TX_TBIT -1) * T(uart_fe_clk) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_tbit_stop_lw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_tbit_stop_lw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a14<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b14<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c14<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d14<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> T(stopbit) = TX_TBIT_STOP </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_tbit_stop_hw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_tbit_stop_hw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a18<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b18<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c18<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d18<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_low_water"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_low_water</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> TX Status </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a1c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b1c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c1c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d1c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ.tx_low_water is asserted if TX_LEN <= TX_LOW_WATER.tx_len<br>This register can be changed during reception of a frame to generate multiple interrupts per descriptor. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_len"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_len</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a20<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b20<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c20<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d20<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;11</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>10&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> UART transmit bytes remaining to be read by DMA<br>byte TX_LEN+1 has been read by DMA (and can e.g. be overwritten by SW) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_radr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_radr</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a24<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b24<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c24<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d24<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> next address to be read<br>TX_RADR-1 has been read (and can e.g. be overwritten by SW) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_cfg</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a28<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b28<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c28<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d28<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11&nbsp;-&nbsp;9</td>
   <td>&quot;000&quot;<br></td>
   <td>half_duplex_last_tbit<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Length of last RX_TBIT when local echo canceling is on. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> RX_TBIT / 1 </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> RX_TBIT * 7 / 8 </td>
      </tr>
      <tr>
       <td valign=top> 2: </td>
       <td valign=top> RX_TBIT * 3 / 4 </td>
      </tr>
      <tr>
       <td valign=top> 3: </td>
       <td valign=top> RX_TBIT / 2 </td>
      </tr>
      <tr>
       <td valign=top> 4: </td>
       <td valign=top> RX_TBIT / 4 </td>
      </tr>
      <tr>
       <td valign=top> 5: </td>
       <td valign=top> RX_TBIT / 8 </td>
      </tr>
      <tr>
       <td valign=top> 6..7: </td>
       <td valign=top> reserved </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8&nbsp;-&nbsp;6</td>
   <td>&quot;000&quot;<br></td>
   <td>half_duplex<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Half duplex configuration </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> full duplex operation, receive active permanently </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> half duplex operation, no local echo canceling </td>
      </tr>
      <tr>
       <td valign=top> 2..MAX:<br><br><br> </td>
       <td valign=top> half duplex operation with local echo canceling<br>rx input is masked during transmit, starting with the first start bit and extending (concurrently) for (half_duplex-1) RX_TBIT cycles after the last stop bit of a tx descriptor.<br>The length of the last cycle can be configured with the half_duplex_last_tbit bitfield. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_src<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RX source selection </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> rx input </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> loop back from tx side </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;3</td>
   <td>&quot;00&quot;<br></td>
   <td>parity<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Parity configuration </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 00: </td>
       <td valign=top> no parity </td>
      </tr>
      <tr>
       <td valign=top> 01: </td>
       <td valign=top> even parity </td>
      </tr>
      <tr>
       <td valign=top> 10: </td>
       <td valign=top> odd parity </td>
      </tr>
      <tr>
       <td valign=top> 11: </td>
       <td valign=top> reserved </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_en_inv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RX enable output polarity<br>1: rx_en is inverted at the output </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_inv<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RX input signal polarity<br>1: rx is inverted at the input </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Receiver enable<br>0: receiver is stopped, current transmission and descriptor are aborted immediately. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_timeout"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_timeout</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a2c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b2c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c2c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d2c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>&quot;0000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Inter character receive timeout (rx frame to rx frame) in RX_TBIT. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no timeout </td>
      </tr>
      <tr>
       <td valign=top> 1..MAX:<br> </td>
       <td valign=top> The timeout is started at the end of the stop bit of every received byte and stopped when the startbit edge of the next byte is detected. When the timeout occurs IRQ_RAW.rx_timeout_evt is asserted. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_tbit_lw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_tbit_lw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a30<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b30<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c30<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d30<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> T(rx bit) = (RX_TBIT - RX_TBIT_SUB(rx bit)) * T(uart_fe_clk) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_tbit_hw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_tbit_hw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a34<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b34<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c34<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d34<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_tbit_sub"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_tbit_sub</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a38<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b38<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c38<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d38<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;11</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>stop<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>parity<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>d7<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>d6<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>d5<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>d4<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>d3<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>d2<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>d1<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>d0<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>start<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> T(startbit) = RX_TBIT * T(uart_fe_clk) </td>
      </tr>
      <tr>
       <td valign=top> 1: </td>
       <td valign=top> T(startbit) = (RX_TBIT -1) * T(uart_fe_clk) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_startbit_ifil_thres"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_startbit_ifil_thres</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a3c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b3c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c3c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d3c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> threshold of integral filter for the start bit detection. Causes a delay by the same amount of cycles. But be corrected in the RX_SAMPLE_OFFSET </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_startbit_detect_cfg"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_startbit_detect_cfg</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Startbit detection configuration<br>Note: These options are mostly useful when not using the integral filter for the startbit detection, i.e. rx_startbit_ifil_thres is set to zero. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a40<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b40<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c40<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d40<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>allow_stopbit_preempt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: Allow preemption of stop bit post-sampling phase by a new&nbsp;&nbsp;start bit edge.<br>Note: To enable this feature, stopbit_post_thres must be set to > 0. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>stopbit_post_thres<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Sample count threshold to configure when detection of a new startbit edge within the post sample phase of the stopbit is allowed.<br>Note: Setting 0 disables this feature, i.e. a new startbit will not be detected within the post sample phase. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_sample_offset_lw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_sample_offset_lw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a44<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b44<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c44<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d44<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> the sampling window starts RX_SAMPLE_OFFSET clock cycles after the bit boundary (i.e. after the start bit) and extends for RX_SAMPLE_LEN clock cycles </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_sample_offset_hw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_sample_offset_hw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a48<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b48<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c48<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d48<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_sample_len_lw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_sample_len_lw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a4c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b4c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c4c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d4c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_sample_len_hw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_sample_len_hw</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a50<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b50<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c50<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d50<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_high_water"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_high_water</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00007800<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a54<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b54<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c54<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d54<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;15</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>14&nbsp;-&nbsp;11</td>
   <td>&quot;1111&quot;<br></td>
   <td>bits<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>bytes<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ.rx_high_water is asserted if<br>(RX_LEN == RX_HIGH_WATER.bytes AND RX_BUFFER.bits >= RX_HIGH_WATER.bits) OR<br>(RX_LEN < RX_HIGH_WATER.bytes)<br>This register can be changed during reception of a frame to generate multiple interrupts per descriptor.<br>Note: When setting bytes = 0 and bits = 0xf the IRQ will never be triggered, hence it is the default setting. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_len"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_len</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a58<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b58<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c58<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d58<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;11</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>10&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> UART bytes remaining to be written by DMA.<br>UART byte (RxDmaDescriptor.Len - RX_LEN.val) has been written by DMA and can be read by SW. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_len_saved"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_len_saved</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a5c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b5c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c5c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d5c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;11</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>10&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RX_LEN when RX_BUFFER or RX_XOR was read </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_buffer"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_buffer</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a60<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b60<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c60<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d60<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;12</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>11&nbsp;-&nbsp;8</td>
   <td>bits<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> number of received bits in data<br>0: data = 0, no bit valid (i.e. still receiving (RxDmaDescriptor.Len - RX_LEN.val) parity&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;or stop bit _or_ start bit or d0 of (RxDmaDescriptor.Len - RX_LEN.val + 1))<br>1: d0 in data[0] is valid<br>....<br>8: d0 in data[7] is valid<br>Updated at the same cycle as RX_LEN </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7&nbsp;-&nbsp;0</td>
   <td>data<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> data (and parity) of UART frame (RxDmaDescriptor.Len - RX_LEN.val + 1) currently received (omitting the start bit)<br>Updated at the same cycle as RX_LEN </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_xor"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_xor</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a64<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b64<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c64<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d64<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;8</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>7&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> XOR of the received bytes of the current descriptor until (including) (RxDmaDescriptor.Len - RX_LEN.val)<br>Updated at the same cycle as RX_LEN </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_response_timer"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_response_timer</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a68<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b68<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c68<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d68<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;7</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>start<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Response timer manual start.<br>Writing a '1' will manually (re)start the response timer. It will only have an effect if no character reception is in progress.<br>This bit will be reset automatically by hardware and is always '0' on read. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>cfg<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Response timer configuration. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0:<br> </td>
       <td valign=top> Response timer is started at the end of the stop bit of the last TX descriptor byte when no new TX descriptor is available (IOL master). It is stopped when a startbit edge is detected by the receive logic. </td>
      </tr>
      <tr>
       <td valign=top> 1:<br><br> </td>
       <td valign=top> Response timer is started at the end of the stop bit of the last RX descriptor byte when no new RX descriptor is available (IOL slave). It is stopped/aborted when a startbit edge is detected by the receive logic (usually not a use case in IOL slave mode). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4&nbsp;-&nbsp;0</td>
   <td>&quot;00000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Response timer value in RX_TBIT. </td>
      </tr>
     </table>

     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 0: </td>
       <td valign=top> no timeout </td>
      </tr>
      <tr>
       <td valign=top> 1..MAX: </td>
       <td valign=top> The timer is started and stopped according to 'cfg' bit. When the timeout occurs IRQ_RAW.response_timer_evt is asserted. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_dma_ac_high"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_dma_ac_high</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x0000fff0<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a6c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b6c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c6c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d6c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0xfff<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DMA access control higher address </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_dma_ac_low"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_dma_ac_low</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a70<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b70<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c70<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d70<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;4</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> DMA access control lower addressDMA writes are only executed when CFG_AC_LOW & 0x0 <= address <= CFG_AC_HIGH & 0x0.<br>Writes outside this range will be discarded and assert IRQ_RAW.ac_err_evt. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_dma_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_dma_ctrl</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a74<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b74<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c74<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d74<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_adr_next_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: clear RX_ADR_NEXT (buffer flag set to empty) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_adr_now_skip<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: advance to RX_ADR_NEXT after the currently received byte </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_adr_next_clr<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: clear TX_ADR_NEXT (buffer flag set to empty) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_adr_now_skip<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> 1: advance to TX_ADR_NEXT after the currently transmitted byte </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_adr_next"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_adr_next</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a78<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b78<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c78<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d78<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_tx_adr_now"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_tx_adr_now</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a7c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b7c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c7c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d7c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;1</td>
   <td>val<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_adr_next"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_adr_next</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a80<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b80<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c80<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d80<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_rx_adr_now"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_rx_adr_now</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a84<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b84<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c84<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d84<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15&nbsp;-&nbsp;1</td>
   <td>val<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_iol_crc_compression"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_iol_crc_compression</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a88<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b88<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c88<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d88<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7&nbsp;-&nbsp;0</td>
   <td>&quot;00000000&quot;<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> HW accelerator for CRC compression.<br>Writing a byte to this register will set this register to its compressed CRC equivalent. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_irq_raw"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_irq_raw</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Raw IRQs:<br>Read access shows status of unmasked IRQs.<br>IRQs are set automatically and reset by writing to this register:<br>Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source).<br>Write access with '0' does not influence this bit. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a8c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b8c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c8c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d8c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>-<br></td>
   <td>rx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>-<br></td>
   <td>rx_high_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see RX_LEN_HIGH_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>-<br></td>
   <td>tx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>-<br></td>
   <td>tx_low_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see TX_LEN_LOW_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: rx data write DMA too slow, receive data not written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_overflow_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: data byte received and no descriptor available </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_timeout_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Inter character receive timeout occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_stop_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: stop bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_parity_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: parity error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_start_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: start bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: complete rx descriptor has been written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>response_timer_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Response timer event occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_sync_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: sync_tx occurred and no frame was ready for transmit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: tx data read DMA too slow, wrong data transmitted </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: last byte of descriptor has been transmitted </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_irq_mask_set"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_irq_mask_set</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ enable mask:<br>The IRQ mask enables interrupt requests for corresponding interrupt sources. As its bits might be changed by different software tasks, the IRQ mask register is not writable directly, but by set and reset masks:<br>Write access with '1' sets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask.<br>Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_uart_irq_raw </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a90<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b90<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c90<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d90<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_high_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see RX_LEN_HIGH_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_low_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see TX_LEN_LOW_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: rx data write DMA too slow, receive data not written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_overflow_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: data byte received and no descriptor available </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_timeout_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Inter character receive timeout occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_stop_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: stop bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_parity_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: parity error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_start_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: start bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: complete rx descriptor has been written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>response_timer_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Response timer event occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_sync_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: sync_tx occurred and no frame was ready for transmit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: tx data read DMA too slow, wrong data transmitted </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: last byte of descriptor has been transmitted </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_irq_mask_reset"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_irq_mask_reset</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> IRQ disable mask:<br>This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources:<br>Write access with '1' resets interrupt mask bit.<br>Write access with '0' does not influence this bit.<br>Read access shows actual interrupt mask. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a94<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b94<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c94<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d94<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;16</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_high_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see RX_LEN_HIGH_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_low_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see TX_LEN_LOW_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: rx data write DMA too slow, receive data not written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_overflow_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: data byte received and no descriptor available </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_timeout_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Inter character receive timeout occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_stop_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: stop bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_parity_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: parity error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_start_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: start bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>rx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: complete rx descriptor has been written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>response_timer_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Response timer event occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_sync_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: sync_tx occurred and no frame was ready for transmit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: tx data read DMA too slow, wrong data transmitted </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>tx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: last byte of descriptor has been transmitted </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_irq_masked"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_irq_masked</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Masked IRQs:<br>Shows status of masked IRQs (as connected to IRQ controller). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a98<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b98<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c98<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d98<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;16</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>15</td>
   <td>rx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>14</td>
   <td>rx_high_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see RX_LEN_HIGH_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>13</td>
   <td>tx_adr_next_empty<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>12</td>
   <td>tx_low_water<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> STATUS: see TX_LEN_LOW_WATER </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>11</td>
   <td>ac_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: access control error: write outside of allowed addresses </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>10</td>
   <td>rx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: rx data write DMA too slow, receive data not written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>9</td>
   <td>rx_overflow_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: data byte received and no descriptor available </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>8</td>
   <td>rx_timeout_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Inter character receive timeout occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>7</td>
   <td>rx_stop_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: stop bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>6</td>
   <td>rx_parity_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: parity error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>5</td>
   <td>rx_start_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: start bit error occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>4</td>
   <td>rx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: complete rx descriptor has been written </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>3</td>
   <td>response_timer_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: Response timer event occurred </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>2</td>
   <td>tx_sync_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: sync_tx occurred and no frame was ready for transmit </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>1</td>
   <td>tx_dma_err_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: tx data read DMA too slow, wrong data transmitted </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>tx_completed_evt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EVENT : 1: last byte of descriptor has been transmitted </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="iol_uart_a_iol_uart_irq_no"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>iol_uart_irq_no</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Lowest active interrupt:<br>Shows the highest prior active IRQ (= lowest IRQ number).<br>When no IRQ is pending the number of the highest IRQ plus one is returned. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#iol_uart_a">Address</a>@iol_uart_a&nbsp;:&nbsp;0x00000a9c<br>
   <a href="#iol_uart_b">Address</a>@iol_uart_b&nbsp;:&nbsp;0x00000b9c<br>
   <a href="#iol_uart_c">Address</a>@iol_uart_c&nbsp;:&nbsp;0x00000c9c<br>
   <a href="#iol_uart_d">Address</a>@iol_uart_d&nbsp;:&nbsp;0x00000d9c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;5</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>4&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Number of the pending IRQ </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: debug </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_dbg_ctrl">debug_dbg_ctrl</a></td>
  </tr>
  <tr>
   <td align=left>1</td>
   <td align=left>4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_dbg_hit">debug_dbg_hit</a></td>
  </tr>
  <tr>
   <td align=left>2</td>
   <td align=left>8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_dbg_ie">debug_dbg_ie</a></td>
  </tr>
  <tr>
   <td align=left>3</td>
   <td align=left>c</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_cause">debug_dbg_cause</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">4-f</td>
   <td align=left bgcolor="#808080">10-3c</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>10</td>
   <td align=left>40</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl0">debug_dbg_bpctrl0</a></td>
  </tr>
  <tr>
   <td align=left>11</td>
   <td align=left>44</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata0">debug_dbg_bpdata0</a></td>
  </tr>
  <tr>
   <td align=left>12</td>
   <td align=left>48</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl1">debug_dbg_bpctrl1</a></td>
  </tr>
  <tr>
   <td align=left>13</td>
   <td align=left>4c</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata1">debug_dbg_bpdata1</a></td>
  </tr>
  <tr>
   <td align=left>14</td>
   <td align=left>50</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl2">debug_dbg_bpctrl2</a></td>
  </tr>
  <tr>
   <td align=left>15</td>
   <td align=left>54</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata2">debug_dbg_bpdata2</a></td>
  </tr>
  <tr>
   <td align=left>16</td>
   <td align=left>58</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl3">debug_dbg_bpctrl3</a></td>
  </tr>
  <tr>
   <td align=left>17</td>
   <td align=left>5c</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata3">debug_dbg_bpdata3</a></td>
  </tr>
  <tr>
   <td align=left>18</td>
   <td align=left>60</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl4">debug_dbg_bpctrl4</a></td>
  </tr>
  <tr>
   <td align=left>19</td>
   <td align=left>64</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata4">debug_dbg_bpdata4</a></td>
  </tr>
  <tr>
   <td align=left>1a</td>
   <td align=left>68</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl5">debug_dbg_bpctrl5</a></td>
  </tr>
  <tr>
   <td align=left>1b</td>
   <td align=left>6c</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata5">debug_dbg_bpdata5</a></td>
  </tr>
  <tr>
   <td align=left>1c</td>
   <td align=left>70</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl6">debug_dbg_bpctrl6</a></td>
  </tr>
  <tr>
   <td align=left>1d</td>
   <td align=left>74</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata6">debug_dbg_bpdata6</a></td>
  </tr>
  <tr>
   <td align=left>1e</td>
   <td align=left>78</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpctrl7">debug_dbg_bpctrl7</a></td>
  </tr>
  <tr>
   <td align=left>1f</td>
   <td align=left>7c</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_dbg_bpdata7">debug_dbg_bpdata7</a></td>
  </tr>
  <tr>
   <td align=left>20</td>
   <td align=left>80</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr0">debug_gpr0</a></td>
  </tr>
  <tr>
   <td align=left>21</td>
   <td align=left>84</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr1">debug_gpr1</a></td>
  </tr>
  <tr>
   <td align=left>22</td>
   <td align=left>88</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr2">debug_gpr2</a></td>
  </tr>
  <tr>
   <td align=left>23</td>
   <td align=left>8c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr3">debug_gpr3</a></td>
  </tr>
  <tr>
   <td align=left>24</td>
   <td align=left>90</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr4">debug_gpr4</a></td>
  </tr>
  <tr>
   <td align=left>25</td>
   <td align=left>94</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr5">debug_gpr5</a></td>
  </tr>
  <tr>
   <td align=left>26</td>
   <td align=left>98</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr6">debug_gpr6</a></td>
  </tr>
  <tr>
   <td align=left>27</td>
   <td align=left>9c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr7">debug_gpr7</a></td>
  </tr>
  <tr>
   <td align=left>28</td>
   <td align=left>a0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr8">debug_gpr8</a></td>
  </tr>
  <tr>
   <td align=left>29</td>
   <td align=left>a4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr9">debug_gpr9</a></td>
  </tr>
  <tr>
   <td align=left>2a</td>
   <td align=left>a8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr10">debug_gpr10</a></td>
  </tr>
  <tr>
   <td align=left>2b</td>
   <td align=left>ac</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr11">debug_gpr11</a></td>
  </tr>
  <tr>
   <td align=left>2c</td>
   <td align=left>b0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr12">debug_gpr12</a></td>
  </tr>
  <tr>
   <td align=left>2d</td>
   <td align=left>b4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr13">debug_gpr13</a></td>
  </tr>
  <tr>
   <td align=left>2e</td>
   <td align=left>b8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr14">debug_gpr14</a></td>
  </tr>
  <tr>
   <td align=left>2f</td>
   <td align=left>bc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr15">debug_gpr15</a></td>
  </tr>
  <tr>
   <td align=left>30</td>
   <td align=left>c0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr16">debug_gpr16</a></td>
  </tr>
  <tr>
   <td align=left>31</td>
   <td align=left>c4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr17">debug_gpr17</a></td>
  </tr>
  <tr>
   <td align=left>32</td>
   <td align=left>c8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr18">debug_gpr18</a></td>
  </tr>
  <tr>
   <td align=left>33</td>
   <td align=left>cc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr19">debug_gpr19</a></td>
  </tr>
  <tr>
   <td align=left>34</td>
   <td align=left>d0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr20">debug_gpr20</a></td>
  </tr>
  <tr>
   <td align=left>35</td>
   <td align=left>d4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr21">debug_gpr21</a></td>
  </tr>
  <tr>
   <td align=left>36</td>
   <td align=left>d8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr22">debug_gpr22</a></td>
  </tr>
  <tr>
   <td align=left>37</td>
   <td align=left>dc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr23">debug_gpr23</a></td>
  </tr>
  <tr>
   <td align=left>38</td>
   <td align=left>e0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr24">debug_gpr24</a></td>
  </tr>
  <tr>
   <td align=left>39</td>
   <td align=left>e4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr25">debug_gpr25</a></td>
  </tr>
  <tr>
   <td align=left>3a</td>
   <td align=left>e8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr26">debug_gpr26</a></td>
  </tr>
  <tr>
   <td align=left>3b</td>
   <td align=left>ec</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr27">debug_gpr27</a></td>
  </tr>
  <tr>
   <td align=left>3c</td>
   <td align=left>f0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr28">debug_gpr28</a></td>
  </tr>
  <tr>
   <td align=left>3d</td>
   <td align=left>f4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr29">debug_gpr29</a></td>
  </tr>
  <tr>
   <td align=left>3e</td>
   <td align=left>f8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr30">debug_gpr30</a></td>
  </tr>
  <tr>
   <td align=left>3f</td>
   <td align=left>fc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_gpr31">debug_gpr31</a></td>
  </tr>
  <tr>
   <td align=left>40</td>
   <td align=left>100</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr0">debug_fpr0</a></td>
  </tr>
  <tr>
   <td align=left>41</td>
   <td align=left>104</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr1">debug_fpr1</a></td>
  </tr>
  <tr>
   <td align=left>42</td>
   <td align=left>108</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr2">debug_fpr2</a></td>
  </tr>
  <tr>
   <td align=left>43</td>
   <td align=left>10c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr3">debug_fpr3</a></td>
  </tr>
  <tr>
   <td align=left>44</td>
   <td align=left>110</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr4">debug_fpr4</a></td>
  </tr>
  <tr>
   <td align=left>45</td>
   <td align=left>114</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr5">debug_fpr5</a></td>
  </tr>
  <tr>
   <td align=left>46</td>
   <td align=left>118</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr6">debug_fpr6</a></td>
  </tr>
  <tr>
   <td align=left>47</td>
   <td align=left>11c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr7">debug_fpr7</a></td>
  </tr>
  <tr>
   <td align=left>48</td>
   <td align=left>120</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr8">debug_fpr8</a></td>
  </tr>
  <tr>
   <td align=left>49</td>
   <td align=left>124</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr9">debug_fpr9</a></td>
  </tr>
  <tr>
   <td align=left>4a</td>
   <td align=left>128</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr10">debug_fpr10</a></td>
  </tr>
  <tr>
   <td align=left>4b</td>
   <td align=left>12c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr11">debug_fpr11</a></td>
  </tr>
  <tr>
   <td align=left>4c</td>
   <td align=left>130</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr12">debug_fpr12</a></td>
  </tr>
  <tr>
   <td align=left>4d</td>
   <td align=left>134</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr13">debug_fpr13</a></td>
  </tr>
  <tr>
   <td align=left>4e</td>
   <td align=left>138</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr14">debug_fpr14</a></td>
  </tr>
  <tr>
   <td align=left>4f</td>
   <td align=left>13c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr15">debug_fpr15</a></td>
  </tr>
  <tr>
   <td align=left>50</td>
   <td align=left>140</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr16">debug_fpr16</a></td>
  </tr>
  <tr>
   <td align=left>51</td>
   <td align=left>144</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr17">debug_fpr17</a></td>
  </tr>
  <tr>
   <td align=left>52</td>
   <td align=left>148</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr18">debug_fpr18</a></td>
  </tr>
  <tr>
   <td align=left>53</td>
   <td align=left>14c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr19">debug_fpr19</a></td>
  </tr>
  <tr>
   <td align=left>54</td>
   <td align=left>150</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr20">debug_fpr20</a></td>
  </tr>
  <tr>
   <td align=left>55</td>
   <td align=left>154</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr21">debug_fpr21</a></td>
  </tr>
  <tr>
   <td align=left>56</td>
   <td align=left>158</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr22">debug_fpr22</a></td>
  </tr>
  <tr>
   <td align=left>57</td>
   <td align=left>15c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr23">debug_fpr23</a></td>
  </tr>
  <tr>
   <td align=left>58</td>
   <td align=left>160</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr24">debug_fpr24</a></td>
  </tr>
  <tr>
   <td align=left>59</td>
   <td align=left>164</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr25">debug_fpr25</a></td>
  </tr>
  <tr>
   <td align=left>5a</td>
   <td align=left>168</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr26">debug_fpr26</a></td>
  </tr>
  <tr>
   <td align=left>5b</td>
   <td align=left>16c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr27">debug_fpr27</a></td>
  </tr>
  <tr>
   <td align=left>5c</td>
   <td align=left>170</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr28">debug_fpr28</a></td>
  </tr>
  <tr>
   <td align=left>5d</td>
   <td align=left>174</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr29">debug_fpr29</a></td>
  </tr>
  <tr>
   <td align=left>5e</td>
   <td align=left>178</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr30">debug_fpr30</a></td>
  </tr>
  <tr>
   <td align=left>5f</td>
   <td align=left>17c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr31">debug_fpr31</a></td>
  </tr>
  <tr>
   <td align=left>60</td>
   <td align=left>180</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr32">debug_fpr32</a></td>
  </tr>
  <tr>
   <td align=left>61</td>
   <td align=left>184</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr33">debug_fpr33</a></td>
  </tr>
  <tr>
   <td align=left>62</td>
   <td align=left>188</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr34">debug_fpr34</a></td>
  </tr>
  <tr>
   <td align=left>63</td>
   <td align=left>18c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr35">debug_fpr35</a></td>
  </tr>
  <tr>
   <td align=left>64</td>
   <td align=left>190</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr36">debug_fpr36</a></td>
  </tr>
  <tr>
   <td align=left>65</td>
   <td align=left>194</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr37">debug_fpr37</a></td>
  </tr>
  <tr>
   <td align=left>66</td>
   <td align=left>198</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr38">debug_fpr38</a></td>
  </tr>
  <tr>
   <td align=left>67</td>
   <td align=left>19c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr39">debug_fpr39</a></td>
  </tr>
  <tr>
   <td align=left>68</td>
   <td align=left>1a0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr40">debug_fpr40</a></td>
  </tr>
  <tr>
   <td align=left>69</td>
   <td align=left>1a4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr41">debug_fpr41</a></td>
  </tr>
  <tr>
   <td align=left>6a</td>
   <td align=left>1a8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr42">debug_fpr42</a></td>
  </tr>
  <tr>
   <td align=left>6b</td>
   <td align=left>1ac</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr43">debug_fpr43</a></td>
  </tr>
  <tr>
   <td align=left>6c</td>
   <td align=left>1b0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr44">debug_fpr44</a></td>
  </tr>
  <tr>
   <td align=left>6d</td>
   <td align=left>1b4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr45">debug_fpr45</a></td>
  </tr>
  <tr>
   <td align=left>6e</td>
   <td align=left>1b8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr46">debug_fpr46</a></td>
  </tr>
  <tr>
   <td align=left>6f</td>
   <td align=left>1bc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr47">debug_fpr47</a></td>
  </tr>
  <tr>
   <td align=left>70</td>
   <td align=left>1c0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr48">debug_fpr48</a></td>
  </tr>
  <tr>
   <td align=left>71</td>
   <td align=left>1c4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr49">debug_fpr49</a></td>
  </tr>
  <tr>
   <td align=left>72</td>
   <td align=left>1c8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr50">debug_fpr50</a></td>
  </tr>
  <tr>
   <td align=left>73</td>
   <td align=left>1cc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr51">debug_fpr51</a></td>
  </tr>
  <tr>
   <td align=left>74</td>
   <td align=left>1d0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr52">debug_fpr52</a></td>
  </tr>
  <tr>
   <td align=left>75</td>
   <td align=left>1d4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr53">debug_fpr53</a></td>
  </tr>
  <tr>
   <td align=left>76</td>
   <td align=left>1d8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr54">debug_fpr54</a></td>
  </tr>
  <tr>
   <td align=left>77</td>
   <td align=left>1dc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr55">debug_fpr55</a></td>
  </tr>
  <tr>
   <td align=left>78</td>
   <td align=left>1e0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr56">debug_fpr56</a></td>
  </tr>
  <tr>
   <td align=left>79</td>
   <td align=left>1e4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr57">debug_fpr57</a></td>
  </tr>
  <tr>
   <td align=left>7a</td>
   <td align=left>1e8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr58">debug_fpr58</a></td>
  </tr>
  <tr>
   <td align=left>7b</td>
   <td align=left>1ec</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr59">debug_fpr59</a></td>
  </tr>
  <tr>
   <td align=left>7c</td>
   <td align=left>1f0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr60">debug_fpr60</a></td>
  </tr>
  <tr>
   <td align=left>7d</td>
   <td align=left>1f4</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr61">debug_fpr61</a></td>
  </tr>
  <tr>
   <td align=left>7e</td>
   <td align=left>1f8</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr62">debug_fpr62</a></td>
  </tr>
  <tr>
   <td align=left>7f</td>
   <td align=left>1fc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_fpr63">debug_fpr63</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">80-9e</td>
   <td align=left bgcolor="#808080">200-278</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>9f</td>
   <td align=left>27c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_performance_counter_counter_register">debug_performance_counter_counter_register</a></td>
  </tr>
  <tr>
   <td align=left>a0</td>
   <td align=left>280</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_lpstart0">debug_lpstart0</a></td>
  </tr>
  <tr>
   <td align=left>a1</td>
   <td align=left>284</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_lpend0">debug_lpend0</a></td>
  </tr>
  <tr>
   <td align=left>a2</td>
   <td align=left>288</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_lpcount0">debug_lpcount0</a></td>
  </tr>
  <tr>
   <td align=left>a3</td>
   <td align=left>28c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_lpstart1">debug_lpstart1</a></td>
  </tr>
  <tr>
   <td align=left>a4</td>
   <td align=left>290</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_lpend1">debug_lpend1</a></td>
  </tr>
  <tr>
   <td align=left>a5</td>
   <td align=left>294</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_lpcount1">debug_lpcount1</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">a6-bf</td>
   <td align=left bgcolor="#808080">298-2fc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>c0</td>
   <td align=left>300</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_next_pc">debug_next_pc</a></td>
  </tr>
  <tr>
   <td align=left>c1</td>
   <td align=left>304</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_previous_pc">debug_previous_pc</a></td>
  </tr>
  <tr>
   <td align=left>c2</td>
   <td align=left>308</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_mstatus">debug_mstatus</a></td>
  </tr>
  <tr>
   <td align=left>c3</td>
   <td align=left>30c</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_mtvec">debug_mtvec</a></td>
  </tr>
  <tr>
   <td align=left>c4</td>
   <td align=left>310</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_mepc">debug_mepc</a></td>
  </tr>
  <tr>
   <td align=left>c5</td>
   <td align=left>314</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_mcause">debug_mcause</a></td>
  </tr>
  <tr>
   <td align=left>c6</td>
   <td align=left>318</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_pcer">debug_pcer</a></td>
  </tr>
  <tr>
   <td align=left>c7</td>
   <td align=left>31c</td>
   <td align=left>R/W</td>
   <td align=left><a href="#debug_debug_pcmr">debug_pcmr</a></td>
  </tr>
  <tr>
   <td align=left>c8</td>
   <td align=left>320</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_privlv">debug_privlv</a></td>
  </tr>
  <tr>
   <td align=left>c9</td>
   <td align=left>324</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_uhartip">debug_uhartip</a></td>
  </tr>
  <tr>
   <td align=left>ca</td>
   <td align=left>328</td>
   <td align=left>R</td>
   <td align=left><a href="#debug_debug_mhartip">debug_mhartip</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">cb-3ff</td>
   <td align=left bgcolor="#808080">32c-ffc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="debug_debug_dbg_ctrl"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_ctrl</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Control DBG_CTRL </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001000<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;17</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>16</td>
   <td>&quot;0&quot;<br></td>
   <td>HALT<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Single-step enable </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>SSTE<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> SWhen 1 written, core enters debug mode, when 0 written, core exits debug mode. When read, 1 means core is in debug mode </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_hit"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_hit</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hit DBG_HIT </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001004<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;17</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>16</td>
   <td>&quot;0&quot;<br></td>
   <td>HALT<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Set when the core is in a sleeping state and waits for an event </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>15&nbsp;-&nbsp;1</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>SSTH<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Single-step hit, sticky bit that must be cleared by external debugger </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_ie"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_ie</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Interrupt Enable DBG_IE </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001008<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;12</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>ECALL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Environment call from M-Mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>SAF<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Store Access Fault (together with LAF) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>SAM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Store Address Misaligned (never traps) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>LAF<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Load Access Fault (together with SAF) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>LAM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Load Address Misaligned (never traps) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>BP<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> EBREAK instruction causes trap </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2</td>
   <td>&quot;0&quot;<br></td>
   <td>ILL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Illegal Instruction </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>IAF<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Instruction Access Fault (not implemented) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>IAM<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Instruction Address Misaligned (never traps) </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_cause"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_cause</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Cause DBG_CAUSE </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000100c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31</td>
   <td>IRQ<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Interrupt caused us to enter debug mode </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>30&nbsp;-&nbsp;5</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>4&nbsp;-&nbsp;0</td>
   <td>CAUSE<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Exception/interrupt number </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 0 Control (DBG_BPCTRL0) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001040<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 0 DATA (DBG_BPDATA0) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001044<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 1 Control (DBG_BPCTRL1) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001048<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 1 DATA (DBG_BPDATA1) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000104c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 2 Control (DBG_BPCTRL2) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001050<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 2 DATA (DBG_BPDATA2) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001054<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl3</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 3 Control (DBG_BPCTRL3) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001058<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata3</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 3 DATA (DBG_BPDATA3) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000105c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl4"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl4</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 4 Control (DBG_BPCTRL4) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001060<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata4"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata4</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 4 DATA (DBG_BPDATA4) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001064<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl5"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl5</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 5 Control (DBG_BPCTRL5) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001068<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata5"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata5</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 5 DATA (DBG_BPDATA5) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000106c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl6"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl6</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 6 Control (DBG_BPCTRL6) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001070<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata6"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata6</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 6 DATA (DBG_BPDATA6) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001074<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpctrl7"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpctrl7</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 7 Control (DBG_BPCTRL7) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001078<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>IMPL<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_dbg_bpdata7"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_dbg_bpdata7</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Debug Hardware Breakpoint 7 DATA (DBG_BPDATA7) </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000107c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;1</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> RI5CY does not implement hardware breakpoints. Always read as 0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x0 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001080<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x0 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x1 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001084<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x1 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x2 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001088<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x2 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr3</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x3 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000108c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x3 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr4"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr4</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x4 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001090<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x4 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr5"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr5</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x5 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001094<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x5 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr6"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr6</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x6 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001098<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x6 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr7"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr7</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x7 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000109c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x7 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr8"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr8</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x8 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x8 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr9"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr9</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x9 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010a4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x9 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr10"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr10</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x10 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x10 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr11"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr11</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x11 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010ac<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x11 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr12"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr12</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x12 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010b0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x12 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr13"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr13</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x13 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010b4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x13 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr14"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr14</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x14 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010b8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x14 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr15"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr15</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x15 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010bc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x15 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr16"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr16</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x16 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010c0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x16 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr17"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr17</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x17 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010c4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x17 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr18"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr18</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x18 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010c8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x18 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr19"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr19</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x19 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010cc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x19 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr20"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr20</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x20 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010d0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x20 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr21"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr21</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x21 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010d4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x21 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr22"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr22</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x22 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010d8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x22 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr23"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr23</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x23 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010dc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x23 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr24"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr24</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x24 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010e0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x24 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr25"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr25</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x25 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010e4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x25 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr26"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr26</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x26 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010e8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x26 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr27"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr27</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x27 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010ec<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x27 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr28"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr28</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x28 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010f0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x28 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr29"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr29</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x29 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010f4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x29 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr30"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr30</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x30 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010f8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x30 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_gpr31"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_gpr31</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x31 from register file </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000010fc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register x31 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f0 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001100<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f0 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f1 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001104<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f1 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr2"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr2</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f2 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001108<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f2 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr3"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr3</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f3 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000110c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f3 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr4"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr4</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f4 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001110<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f4 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr5"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr5</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f5 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001114<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f5 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr6"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr6</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f6 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001118<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f6 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr7"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr7</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f7 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000111c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f7 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr8"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr8</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f8 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001120<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f8 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr9"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr9</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f9 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001124<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f9 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr10"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr10</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f10 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001128<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f10 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr11"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr11</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f11 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000112c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f11 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr12"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr12</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f12 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001130<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f12 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr13"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr13</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f13 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001134<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f13 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr14"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr14</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f14 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001138<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f14 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr15"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr15</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f15 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000113c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f15 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr16"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr16</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f16 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001140<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f16 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr17"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr17</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f17 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001144<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f17 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr18"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr18</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f18 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001148<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f18 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr19"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr19</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f19 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000114c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f19 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr20"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr20</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f20 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001150<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f20 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr21"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr21</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f21 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001154<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f21 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr22"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr22</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f22 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001158<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f22 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr23"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr23</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f23 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000115c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f23 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr24"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr24</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f24 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001160<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f24 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr25"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr25</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f25 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001164<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f25 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr26"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr26</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f26 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001168<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f26 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr27"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr27</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f27 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000116c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f27 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr28"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr28</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f28 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001170<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f28 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr29"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr29</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f29 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001174<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f29 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr30"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr30</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f30 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001178<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f30 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr31"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr31</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f31 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000117c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f31 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr32"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr32</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f32 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001180<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f32 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr33"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr33</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f33 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001184<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f33 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr34"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr34</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f34 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001188<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f34 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr35"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr35</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f35 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000118c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f35 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr36"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr36</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f36 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001190<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f36 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr37"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr37</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f37 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001194<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f37 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr38"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr38</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f38 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001198<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f38 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr39"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr39</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f39 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000119c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f39 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr40"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr40</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f40 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011a0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f40 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr41"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr41</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f41 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011a4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f41 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr42"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr42</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f42 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011a8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f42 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr43"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr43</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f43 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011ac<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f43 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr44"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr44</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f44 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011b0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f44 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr45"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr45</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f45 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011b4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f45 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr46"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr46</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f46 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011b8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f46 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr47"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr47</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f47 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011bc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f47 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr48"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr48</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f48 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011c0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f48 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr49"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr49</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f49 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011c4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f49 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr50"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr50</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f50 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011c8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f50 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr51"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr51</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f51 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011cc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f51 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr52"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr52</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f52 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011d0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f52 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr53"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr53</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f53 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011d4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f53 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr54"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr54</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f54 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011d8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f54 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr55"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr55</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f55 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011dc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f55 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr56"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr56</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f56 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011e0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f56 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr57"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr57</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f57 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011e4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f57 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr58"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr58</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f58 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011e8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f58 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr59"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr59</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f59 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011ec<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f59 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr60"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr60</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f60 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011f0<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f60 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr61"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr61</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f61 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011f4<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f61 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr62"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr62</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f62 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011f8<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f62 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_fpr63"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_fpr63</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f63 from register file<br>reserved. Not used in the this core. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x000011fc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register f63 reserved </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_performance_counter_counter_register"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_performance_counter_counter_register</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> PCCR31 ALL<br>Special Register, a write to this register will set all counters to the supplied value </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000127c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> register pccr31 </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_lpstart0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_lpstart0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001280<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Loop 0 Start </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_lpend0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_lpend0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001284<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Loop 0 End </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_lpcount0"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_lpcount0</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001288<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Loop 0 Counter </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_lpstart1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_lpstart1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000128c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Loop 1 Start </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_lpend1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_lpend1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001290<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Loop 1 End </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_lpcount1"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_lpcount1</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001294<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Loop 1 Counter </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_next_pc"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_next_pc</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> next PC </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001300<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> next PC </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_previous_pc"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_previous_pc</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> previous PC </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001304<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> previous PC </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_mstatus"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_mstatus</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> mstatus </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001308<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;13</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>12&nbsp;-&nbsp;11</td>
   <td>&quot;00&quot;<br></td>
   <td>bpp<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Statically 2?b11 and cannot be altered (read-only). </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>10&nbsp;-&nbsp;8</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>mpie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Previous Interrupt Enable: When an exception is encountered, MPIE will be set to IE. When the mret instruction is executed, the value of MPIE will be stored to IE. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>6&nbsp;-&nbsp;4</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>3</td>
   <td>&quot;0&quot;<br></td>
   <td>mie<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Interrupt Enable: If you want to enable interrupt handling in your exception handler, set the Interrupt Enable to 1'b1 inside your handler code. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>2&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_mtvec"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_mtvec</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> mtvec </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000130c<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Machine Trap-Vector Base Address </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_mepc"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_mepc</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> mepc </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001310<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0x0<br></td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Machine Exception Program Counter </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_mcause"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_mcause</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> mcause </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001314<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31</td>
   <td>interrupt<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> This bit is set when the exception was triggered by an interrupt. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td colspan=2>30&nbsp;-&nbsp;5</td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td colspan=2>4&nbsp;-&nbsp;0</td>
   <td>exeption_code<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Exception Code </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_pcer"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_pcer</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pcer </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001318<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;17</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>16</td>
   <td>&quot;0&quot;<br></td>
   <td>tcdm_cont<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;? unused in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>15</td>
   <td>&quot;0&quot;<br></td>
   <td>st_ext_cyc<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;? unused in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>14</td>
   <td>&quot;0&quot;<br></td>
   <td>ld_ext_cyc<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;? unused in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>13</td>
   <td>&quot;0&quot;<br></td>
   <td>st_ext<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;? unused in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>12</td>
   <td>&quot;0&quot;<br></td>
   <td>ld_ext<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> &nbsp;? unused in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>11</td>
   <td>&quot;0&quot;<br></td>
   <td>delay_slot<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>10</td>
   <td>&quot;0&quot;<br></td>
   <td>branch<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>9</td>
   <td>&quot;0&quot;<br></td>
   <td>jump<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>8</td>
   <td>&quot;0&quot;<br></td>
   <td>st<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>7</td>
   <td>&quot;0&quot;<br></td>
   <td>ld<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>6</td>
   <td>&quot;0&quot;<br></td>
   <td>wbranch_cyc<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>5</td>
   <td>&quot;0&quot;<br></td>
   <td>wbranch<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>4</td>
   <td>&quot;0&quot;<br></td>
   <td>imiss<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>3&nbsp;-&nbsp;2</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>instr<br></td>
   <td><br></td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>cycles<br></td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="debug_debug_pcmr"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_pcmr</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> pcmr </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x0000131c<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;2</td>
   <td>0<br></td>
   <td>-<br></td>
   <td>&nbsp;reserved</td>
  </tr>
  <tr>
   <td>1</td>
   <td>&quot;0&quot;<br></td>
   <td>global_en<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Global Enable: Activate/deactivate all performance counters. If this bit is 0, all performance counters are disabled. After reset, this bit is set. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td>0</td>
   <td>&quot;0&quot;<br></td>
   <td>saturation<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> If this bit is set, saturating arithmetic is used in the performance counter counters. After reset, this bit is set. </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_privlv"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_privlv</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> privlv<br>reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001320<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Privilege Level </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_uhartip"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_uhartip</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> uhartip<br>reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001324<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Thread ID </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="debug_debug_mhartip"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>debug_mhartip</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> mhartip<br>reserved in zeroriscy </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#debug">Address</a>&nbsp;:&nbsp;0x00001328<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;0</td>
   <td>val<br></td>
   <td>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Hardware Thread ID </td>
      </tr>
     </table>
</td>
  </tr>
 </table><br><br>
 <a name="rom"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: rom </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R</td>
   <td align=left><a href="#rom_rom_base">rom_base</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1-3fe</td>
   <td align=left bgcolor="#808080">4-ff8</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>3ff</td>
   <td align=left>ffc</td>
   <td align=left>R</td>
   <td align=left><a href="#rom_rom_end">rom_end</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">400-7ff</td>
   <td align=left bgcolor="#808080">1000-1ffc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="rom_rom_base"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>rom_base</b></font><br><font size="-2">(NETX_MEM_BOOT_ROM_BASE)</font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> internal ROM start address<br>Area size: 4kB </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#rom">Address</a>&nbsp;:&nbsp;0x00002000<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;0</td>
   <td>rom_base</td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="rom_rom_end"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>rom_end</b></font><br><font size="-2">(NETX_MEM_BOOT_ROM_END)</font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center colspan=2>R<br></td>
   <td align=left colspan=2>
   <a href="#rom">Address</a>&nbsp;:&nbsp;0x00002ffc<br>
   </td>
  </tr>
   <th colspan=2 bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td colspan=2>31&nbsp;-&nbsp;0</td>
   <td>rom_end</td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="dram"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: dram </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#dram_dram_base">dram_base</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1-bfe</td>
   <td align=left bgcolor="#808080">4-2ff8</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>bff</td>
   <td align=left>2ffc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#dram_dram_end">dram_end</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">c00-fff</td>
   <td align=left bgcolor="#808080">3000-3ffc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="dram_dram_base"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>dram_base</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Area size: 12kB<br>Data Memory<br>Note: For simulation the last 12 bytes of the NETIOL DRAM are reserved for TB-reg and sim_mesage access.<br>Read accesses in this memory area: 0WS, byte accessable<br>Write accesses in this memory area: 0WS, byte accessable </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#dram">Address</a>&nbsp;:&nbsp;0x00004000<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>dram_base</td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="dram_dram_end"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>dram_end</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Note: For simulation the last 12 bytes of the NETIOL DRAM are reserved for TB-reg and sim_mesage access. </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#dram">Address</a>&nbsp;:&nbsp;0x00006ffc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>dram_end</td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="pram"></a>
 <hr width="100%" size="1">
 <h2> Base Address Area: pram </h2>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=4><b>Address mapping</b></td>
  </tr>
  <tr>
   <th bgcolor="#e0ffff" align=center>DWord Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Byte Offset (hex)</th>
   <th bgcolor="#e0ffff" align=center>Mode</th>
   <th bgcolor="#e0ffff" align=left>Register</th>
  </tr>
  <tr>
   <td align=left>0</td>
   <td align=left>0</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pram_pram_base">pram_base</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1-17fe</td>
   <td align=left bgcolor="#808080">4-5ff8</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
  <tr>
   <td align=left>17ff</td>
   <td align=left>5ffc</td>
   <td align=left>R/W</td>
   <td align=left><a href="#pram_pram_end">pram_end</a></td>
  </tr>
  <tr>
   <td align=left bgcolor="#808080">1800-1fff</td>
   <td align=left bgcolor="#808080">6000-7ffc</td>
   <td align=left bgcolor="#808080">-</td>
   <td align=left bgcolor="#808080">&nbsp;reserved</td>
  </tr>
 </table><br>
 <a name="pram_pram_base"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pram_base</b></font></td>
   <td align=left>
     <table border="0" cellspacing="1">
      <tr>
       <td valign=top> Area size: 24kB<br>Instruction Memory<br>Read accesses in this memory area: 0WS, byte accessable<br>Write accesses in this memory area: 0WS, byte accessable </td>
      </tr>
     </table>
</td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pram">Address</a>&nbsp;:&nbsp;0x00008000<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>pram_base</td>
   <td><br></td>
  </tr>
 </table><br><br>
 <a name="pram_pram_end"></a>
 <table border cellpadding=2>
  <tr>
   <td align=center colspan=3><font size="+2"><b>pram_end</b></font></td>
   <td align=left><br></td>
  </tr>
  <tr>
   <td align=center>R/W<br></td>
   <td align=left>0x00000000<br></td>
   <td align=left colspan=2>
   <a href="#pram">Address</a>&nbsp;:&nbsp;0x0000dffc<br>
   </td>
  </tr>
   <th bgcolor="#ccffcc">Bits</th>
   <th bgcolor="#ccffcc">Reset value</th>
   <th bgcolor="#ccffcc">Name</th>
   <th bgcolor="#ccffcc">Description</th>
  <tr>
   <td>31&nbsp;-&nbsp;0</td>
   <td>0<br></td>
   <td>pram_end</td>
   <td><br></td>
  </tr>
 </table><br><br>
</BODY>
</HTML>
