Running: xsim.dir/Pipelining_WriteBackStage_SIM_behav/xsimk.exe -simmode gui -wdb Pipelining_WriteBackStage_SIM_behav.wdb -simrunnum 0 -socket 53077
Design successfully loaded
Design Loading Memory Usage: 7680 KB (Peak: 7680 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 8132 KB (Peak: 8132 KB)
Simulation CPU Usage: 15 ms
