
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `vsd_mini_fpga.ys' --

1. Executing Verilog-2005 frontend: /home/skanda/picoEdgeSoC/femtorv32_quark.v
Parsing Verilog input from `/home/skanda/picoEdgeSoC/femtorv32_quark.v' to AST representation.
Storing AST representation for module `$abstract\FemtoRV32'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v
Parsing Verilog input from `/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v' to AST representation.
Storing AST representation for module `$abstract\vsd_mini_fpga'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\vsd_mini_fpga'.
Generating RTLIL representation for module `\vsd_mini_fpga'.

4.3.1. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Parameter \RESET_ADDR = 0
Parameter \ADDR_WIDTH = 6'100000

4.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\FemtoRV32'.
Parameter \RESET_ADDR = 0
Parameter \ADDR_WIDTH = 6'100000
Generating RTLIL representation for module `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32'.

4.3.3. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32

4.3.4. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32
Removing unused module `$abstract\vsd_mini_fpga'.
Removing unused module `$abstract\FemtoRV32'.
Removed 2 unused modules.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$851'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$850'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1218$564'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1210$563'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1202$562'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1194$561'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1186$560'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557'.
Cleaned up 8 empty switches.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977 in module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
Marked 2 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$864 in module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638 in module vsd_mini_fpga.
Marked 4 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612 in module vsd_mini_fpga.
Marked 7 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414 in module vsd_mini_fpga.
Removed a total of 0 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 236 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:538$848'.
  Set init value: \main_timer0_zero_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:535$847'.
  Set init value: \main_timer0_zero_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:534$846'.
  Set init value: \main_timer0_zero_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:529$845'.
  Set init value: \main_timer0_value_status = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:528$844'.
  Set init value: \main_timer0_value_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:527$843'.
  Set init value: \main_timer0_value = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:526$842'.
  Set init value: \main_timer0_update_value_storage = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:525$841'.
  Set init value: \main_timer0_update_value_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:522$840'.
  Set init value: \main_timer0_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:521$839'.
  Set init value: \main_timer0_reload_storage = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:520$838'.
  Set init value: \main_timer0_reload_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:517$837'.
  Set init value: \main_timer0_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:516$836'.
  Set init value: \main_timer0_pending_r = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515$835'.
  Set init value: \main_timer0_load_storage = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:514$834'.
  Set init value: \main_timer0_load_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:512$833'.
  Set init value: \main_timer0_enable_storage = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:511$832'.
  Set init value: \main_timer0_enable_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:510$831'.
  Set init value: \main_timer0_en_storage = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:509$830'.
  Set init value: \main_timer0_en_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:508$829'.
  Set init value: \main_storage = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:507$828'.
  Set init value: \main_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:494$827'.
  Set init value: \main_minimalsoc_txfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:491$826'.
  Set init value: \main_minimalsoc_txempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:490$825'.
  Set init value: \main_minimalsoc_tx_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488$824'.
  Set init value: \main_minimalsoc_tx_tick = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:485$823'.
  Set init value: \main_minimalsoc_tx_sink_ready = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$822'.
  Set init value: \main_minimalsoc_tx_phase = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:480$821'.
  Set init value: \main_minimalsoc_tx_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:476$820'.
  Set init value: \main_minimalsoc_tx_fifo_wrport_adr = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$816'.
  Set init value: \main_minimalsoc_tx_fifo_readable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453$815'.
  Set init value: \main_minimalsoc_tx_fifo_produce = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:451$814'.
  Set init value: \main_minimalsoc_tx_fifo_level0 = 5'00000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:443$813'.
  Set init value: \main_minimalsoc_tx_fifo_consume = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:442$812'.
  Set init value: \main_minimalsoc_tx_enable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:441$811'.
  Set init value: \main_minimalsoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:440$810'.
  Set init value: \main_minimalsoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:439$809'.
  Set init value: \main_minimalsoc_tx_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:438$808'.
  Set init value: \main_minimalsoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:437$807'.
  Set init value: \main_minimalsoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436$806'.
  Set init value: \main_minimalsoc_tx_count = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:435$805'.
  Set init value: \main_minimalsoc_tx_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430$804'.
  Set init value: \main_minimalsoc_status_status = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:429$803'.
  Set init value: \main_minimalsoc_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:428$802'.
  Set init value: \main_minimalsoc_soc_rst = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:427$801'.
  Set init value: \main_minimalsoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:426$800'.
  Set init value: \main_minimalsoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425$799'.
  Set init value: \main_minimalsoc_scratch_storage = 305419896
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:424$798'.
  Set init value: \main_minimalsoc_scratch_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:423$797'.
  Set init value: \main_minimalsoc_rxtx_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:421$796'.
  Set init value: \main_minimalsoc_rxtx_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:417$795'.
  Set init value: \main_minimalsoc_rxfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:414$794'.
  Set init value: \main_minimalsoc_rxempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413$793'.
  Set init value: \main_minimalsoc_rx_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:411$792'.
  Set init value: \main_minimalsoc_rx_tick = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:409$791'.
  Set init value: \main_minimalsoc_rx_source_valid = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:407$790'.
  Set init value: \main_minimalsoc_rx_source_payload_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:404$787'.
  Set init value: \main_minimalsoc_rx_rx_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$786'.
  Set init value: \main_minimalsoc_rx_phase = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401$785'.
  Set init value: \main_minimalsoc_rx_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$784'.
  Set init value: \main_minimalsoc_rx_fifo_wrport_adr = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:379$782'.
  Set init value: \main_minimalsoc_rx_fifo_readable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:374$781'.
  Set init value: \main_minimalsoc_rx_fifo_produce = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372$780'.
  Set init value: \main_minimalsoc_rx_fifo_level0 = 5'00000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364$779'.
  Set init value: \main_minimalsoc_rx_fifo_consume = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:363$778'.
  Set init value: \main_minimalsoc_rx_enable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362$777'.
  Set init value: \main_minimalsoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:361$776'.
  Set init value: \main_minimalsoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$775'.
  Set init value: \main_minimalsoc_rx_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$774'.
  Set init value: \main_minimalsoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:358$773'.
  Set init value: \main_minimalsoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:357$772'.
  Set init value: \main_minimalsoc_rx_count = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:356$771'.
  Set init value: \main_minimalsoc_rx_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:352$770'.
  Set init value: \main_minimalsoc_reset_storage = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:351$769'.
  Set init value: \main_minimalsoc_reset_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:349$768'.
  Set init value: \main_minimalsoc_ram_we = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:336$766'.
  Set init value: \main_minimalsoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:332$764'.
  Set init value: \main_minimalsoc_pending_status = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$763'.
  Set init value: \main_minimalsoc_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$762'.
  Set init value: \main_minimalsoc_pending_r = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$760'.
  Set init value: \main_minimalsoc_minimalsoc_ram_bus_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:313$758'.
  Set init value: \main_minimalsoc_mbus_wbusy = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311$757'.
  Set init value: \main_minimalsoc_mbus_rdata1 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:310$756'.
  Set init value: \main_minimalsoc_mbus_rdata0 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:309$755'.
  Set init value: \main_minimalsoc_mbus_rbusy = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:307$754'.
  Set init value: \main_minimalsoc_latch = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:305$753'.
  Set init value: \main_minimalsoc_idbus_we_next_value_ce3 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:304$752'.
  Set init value: \main_minimalsoc_idbus_we_next_value3 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303$751'.
  Set init value: \main_minimalsoc_idbus_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:302$750'.
  Set init value: \main_minimalsoc_idbus_stb = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:301$749'.
  Set init value: \main_minimalsoc_idbus_sel_next_value_ce2 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:300$748'.
  Set init value: \main_minimalsoc_idbus_sel_next_value2 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:299$747'.
  Set init value: \main_minimalsoc_idbus_sel = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$746'.
  Set init value: \main_minimalsoc_idbus_dat_w_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:296$745'.
  Set init value: \main_minimalsoc_idbus_dat_w_next_value1 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:295$744'.
  Set init value: \main_minimalsoc_idbus_dat_w = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:293$743'.
  Set init value: \main_minimalsoc_idbus_cyc = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:290$740'.
  Set init value: \main_minimalsoc_idbus_adr_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289$739'.
  Set init value: \main_minimalsoc_idbus_adr_next_value0 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288$738'.
  Set init value: \main_minimalsoc_idbus_adr = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:286$737'.
  Set init value: \main_minimalsoc_enable_storage = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:285$736'.
  Set init value: \main_minimalsoc_enable_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:281$735'.
  Set init value: \main_minimalsoc_bus_errors_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:280$734'.
  Set init value: \main_minimalsoc_bus_errors = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267$733'.
  Set init value: \builder_wishbone2csr_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:266$732'.
  Set init value: \builder_wishbone2csr_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263$731'.
  Set init value: \builder_slave_sel_r = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:262$730'.
  Set init value: \builder_slave_sel = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:256$729'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:251$728'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:250$727'.
  Set init value: \builder_rs232phytx_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$726'.
  Set init value: \builder_rs232phytx_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248$725'.
  Set init value: \builder_rs232phyrx_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:247$724'.
  Set init value: \builder_rs232phyrx_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245$723'.
  Set init value: \builder_regs1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244$722'.
  Set init value: \builder_regs0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239$721'.
  Set init value: \builder_interface3_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:234$720'.
  Set init value: \builder_interface2_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:232$719'.
  Set init value: \builder_interface1_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:231$718'.
  Set init value: \builder_interface1_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:230$717'.
  Set init value: \builder_interface1_dat_w = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225$716'.
  Set init value: \builder_interface1_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:223$715'.
  Set init value: \builder_interface1_adr = 14'00000000000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:217$713'.
  Set init value: \builder_interface0_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:210$712'.
  Set init value: \builder_interface0_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:207$711'.
  Set init value: \builder_interface0_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:205$710'.
  Set init value: \builder_femtorv_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:204$709'.
  Set init value: \builder_femtorv_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:203$708'.
  Set init value: \builder_error = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:199$707'.
  Set init value: \builder_csrbank3_value_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:197$706'.
  Set init value: \builder_csrbank3_value_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$705'.
  Set init value: \builder_csrbank3_update_value0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:193$704'.
  Set init value: \builder_csrbank3_update_value0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:190$703'.
  Set init value: \builder_csrbank3_reload0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:188$702'.
  Set init value: \builder_csrbank3_reload0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:186$701'.
  Set init value: \builder_csrbank3_load0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$700'.
  Set init value: \builder_csrbank3_load0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$699'.
  Set init value: \builder_csrbank3_ev_status_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$698'.
  Set init value: \builder_csrbank3_ev_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$697'.
  Set init value: \builder_csrbank3_ev_pending_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:176$696'.
  Set init value: \builder_csrbank3_ev_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$695'.
  Set init value: \builder_csrbank3_ev_enable0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172$694'.
  Set init value: \builder_csrbank3_ev_enable0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:170$693'.
  Set init value: \builder_csrbank3_en0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$692'.
  Set init value: \builder_csrbank3_en0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$691'.
  Set init value: \builder_csrbank2_txfull_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:164$690'.
  Set init value: \builder_csrbank2_txfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$689'.
  Set init value: \builder_csrbank2_txempty_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$688'.
  Set init value: \builder_csrbank2_txempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:157$687'.
  Set init value: \builder_csrbank2_rxfull_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:155$686'.
  Set init value: \builder_csrbank2_rxfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$685'.
  Set init value: \builder_csrbank2_rxempty_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:151$684'.
  Set init value: \builder_csrbank2_rxempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:149$683'.
  Set init value: \builder_csrbank2_ev_status_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$682'.
  Set init value: \builder_csrbank2_ev_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:145$681'.
  Set init value: \builder_csrbank2_ev_pending_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143$680'.
  Set init value: \builder_csrbank2_ev_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:141$679'.
  Set init value: \builder_csrbank2_ev_enable0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139$678'.
  Set init value: \builder_csrbank2_ev_enable0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:136$677'.
  Set init value: \builder_csrbank1_out0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:134$676'.
  Set init value: \builder_csrbank1_out0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:131$675'.
  Set init value: \builder_csrbank0_scratch0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:129$674'.
  Set init value: \builder_csrbank0_scratch0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:127$673'.
  Set init value: \builder_csrbank0_reset0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:125$672'.
  Set init value: \builder_csrbank0_reset0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:123$671'.
  Set init value: \builder_csrbank0_bus_errors_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:121$670'.
  Set init value: \builder_csrbank0_bus_errors_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119$669'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118$668'.
  Set init value: \builder_array_muxed7 = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:117$667'.
  Set init value: \builder_array_muxed6 = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:116$666'.
  Set init value: \builder_array_muxed5 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$665'.
  Set init value: \builder_array_muxed4 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114$664'.
  Set init value: \builder_array_muxed3 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:113$663'.
  Set init value: \builder_array_muxed2 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$662'.
  Set init value: \builder_array_muxed1 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111$661'.
  Set init value: \builder_array_muxed0 = 30'000000000000000000000000000000

4.4.5. Executing PROC_ARST pass (detect async resets in processes).

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~119 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$990'.
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
     1/5: $0\state[3:0]
     2/5: $0\instr[29:0]
     3/5: $0\PC[31:0]
     4/5: $0\rs2[31:0]
     5/5: $0\rs1[31:0]
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$904'.
     1/2: $0\aluShamt[4:0]
     2/2: $0\aluReg[31:0]
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$864'.
     1/6: $2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$874
     2/6: $2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_DATA[31:0]$873
     3/6: $2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_ADDR[4:0]$872
     4/6: $1$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$870
     5/6: $1$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_DATA[31:0]$869
     6/6: $1$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_ADDR[4:0]$868
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:540$849'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:538$848'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:535$847'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:534$846'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:529$845'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:528$844'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:527$843'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:526$842'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:525$841'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:522$840'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:521$839'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:520$838'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:517$837'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:516$836'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515$835'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:514$834'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:512$833'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:511$832'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:510$831'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:509$830'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:508$829'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:507$828'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:494$827'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:491$826'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:490$825'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488$824'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:485$823'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$822'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:480$821'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:476$820'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:461$819'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460$818'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:459$817'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$816'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453$815'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:451$814'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:443$813'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:442$812'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:441$811'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:440$810'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:439$809'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:438$808'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:437$807'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436$806'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:435$805'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430$804'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:429$803'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:428$802'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:427$801'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:426$800'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425$799'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:424$798'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:423$797'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:421$796'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:417$795'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:414$794'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413$793'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:411$792'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:409$791'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:407$790'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:406$789'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405$788'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:404$787'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$786'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401$785'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$784'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:380$783'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:379$782'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:374$781'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372$780'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364$779'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:363$778'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362$777'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:361$776'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$775'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$774'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:358$773'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:357$772'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:356$771'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:352$770'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:351$769'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:349$768'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$767'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:336$766'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335$765'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:332$764'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$763'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$762'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$761'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$760'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:317$759'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:313$758'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311$757'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:310$756'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:309$755'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:307$754'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:305$753'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:304$752'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303$751'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:302$750'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:301$749'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:300$748'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:299$747'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$746'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:296$745'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:295$744'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:293$743'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:292$742'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:291$741'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:290$740'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289$739'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288$738'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:286$737'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:285$736'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:281$735'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:280$734'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267$733'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:266$732'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263$731'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:262$730'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:256$729'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:251$728'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:250$727'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$726'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248$725'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:247$724'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245$723'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244$722'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239$721'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:234$720'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:232$719'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:231$718'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:230$717'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225$716'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:223$715'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:219$714'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:217$713'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:210$712'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:207$711'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:205$710'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:204$709'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:203$708'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:199$707'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:197$706'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$705'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:193$704'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:190$703'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:188$702'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:186$701'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$700'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$699'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$698'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$697'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:176$696'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$695'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172$694'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:170$693'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$692'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$691'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:164$690'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$689'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$688'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:157$687'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:155$686'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$685'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:151$684'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:149$683'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$682'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:145$681'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143$680'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:141$679'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139$678'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:136$677'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:134$676'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:131$675'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:129$674'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:127$673'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:125$672'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:123$671'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:121$670'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119$669'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118$668'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:117$667'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:116$666'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$665'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114$664'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:113$663'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$662'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111$661'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1651$656'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648'.
     1/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$654
     2/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_DATA[9:0]$653
     3/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_ADDR[3:0]$652
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1630$646'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638'.
     1/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$644
     2/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_DATA[9:0]$643
     3/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_ADDR[3:0]$642
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
     1/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$636
     2/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_DATA[31:0]$635
     3/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_ADDR[10:0]$634
     4/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$633
     5/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_DATA[31:0]$632
     6/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_ADDR[10:0]$631
     7/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$630
     8/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_DATA[31:0]$629
     9/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_ADDR[10:0]$628
    10/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$627
    11/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_DATA[31:0]$626
    12/12: $1$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_ADDR[10:0]$625
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1588$610'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
     1/74: $0\main_minimalsoc_rx_tick[0:0]
     2/74: $0\main_minimalsoc_rx_phase[31:0]
     3/74: $0\main_minimalsoc_tx_phase[31:0]
     4/74: $0\main_timer0_enable_re[0:0]
     5/74: $0\main_timer0_pending_re[0:0]
     6/74: $0\main_timer0_status_re[0:0]
     7/74: $0\main_timer0_value_re[0:0]
     8/74: $0\main_timer0_update_value_re[0:0]
     9/74: $0\main_timer0_en_re[0:0]
    10/74: $0\main_timer0_reload_re[0:0]
    11/74: $0\main_timer0_load_re[0:0]
    12/74: $0\builder_interface3_bank_bus_dat_r[31:0]
    13/74: $0\main_minimalsoc_rxfull_re[0:0]
    14/74: $0\main_minimalsoc_txempty_re[0:0]
    15/74: $0\main_minimalsoc_enable_re[0:0]
    16/74: $0\main_minimalsoc_pending_re[0:0]
    17/74: $0\main_minimalsoc_status_re[0:0]
    18/74: $0\main_minimalsoc_rxempty_re[0:0]
    19/74: $0\main_minimalsoc_txfull_re[0:0]
    20/74: $0\builder_interface2_bank_bus_dat_r[31:0]
    21/74: $0\main_re[0:0]
    22/74: $0\builder_interface1_bank_bus_dat_r[31:0]
    23/74: $0\main_minimalsoc_bus_errors_re[0:0]
    24/74: $0\main_minimalsoc_scratch_re[0:0]
    25/74: $0\main_minimalsoc_reset_re[0:0]
    26/74: $0\builder_interface0_bank_bus_dat_r[31:0]
    27/74: $0\builder_wishbone2csr_state[0:0]
    28/74: $0\main_timer0_zero_trigger_d[0:0]
    29/74: $0\main_minimalsoc_rx_trigger_d[0:0]
    30/74: $0\main_minimalsoc_tx_trigger_d[0:0]
    31/74: $0\builder_rs232phyrx_state[0:0]
    32/74: $0\main_minimalsoc_tx_tick[0:0]
    33/74: $0\main_minimalsoc_rx_rx_d[0:0]
    34/74: $0\builder_rs232phytx_state[0:0]
    35/74: $0\main_timer0_value[31:0]
    36/74: $0\main_minimalsoc_ram_bus_ram_bus_ack[0:0]
    37/74: $0\main_minimalsoc_minimalsoc_ram_bus_ack[0:0]
    38/74: $0\builder_femtorv_state[0:0]
    39/74: $0\builder_slave_sel_r[2:0]
    40/74: $0\main_timer0_zero_pending[0:0]
    41/74: $0\main_timer0_value_status[31:0]
    42/74: $0\main_timer0_update_value_storage[0:0]
    43/74: $0\main_timer0_reload_storage[31:0]
    44/74: $0\main_timer0_pending_r[0:0]
    45/74: $0\main_timer0_load_storage[31:0]
    46/74: $0\main_timer0_enable_storage[0:0]
    47/74: $0\main_timer0_en_storage[0:0]
    48/74: $0\main_storage[2:0]
    49/74: $0\main_minimalsoc_tx_pending[0:0]
    50/74: $0\main_minimalsoc_tx_fifo_readable[0:0]
    51/74: $0\main_minimalsoc_tx_fifo_produce[3:0]
    52/74: $0\main_minimalsoc_tx_fifo_level0[4:0]
    53/74: $0\main_minimalsoc_tx_fifo_consume[3:0]
    54/74: $0\main_minimalsoc_tx_data[7:0]
    55/74: $0\main_minimalsoc_tx_count[3:0]
    56/74: $0\main_minimalsoc_scratch_storage[31:0]
    57/74: $0\main_minimalsoc_rx_pending[0:0]
    58/74: $0\main_minimalsoc_rx_fifo_readable[0:0]
    59/74: $0\main_minimalsoc_rx_fifo_produce[3:0]
    60/74: $0\main_minimalsoc_rx_fifo_level0[4:0]
    61/74: $0\main_minimalsoc_rx_fifo_consume[3:0]
    62/74: $0\main_minimalsoc_rx_data[7:0]
    63/74: $0\main_minimalsoc_rx_count[3:0]
    64/74: $0\main_minimalsoc_reset_storage[1:0]
    65/74: $0\main_minimalsoc_pending_r[1:0]
    66/74: $0\main_minimalsoc_mbus_rdata1[31:0]
    67/74: $0\main_minimalsoc_idbus_we[0:0]
    68/74: $0\main_minimalsoc_idbus_sel[3:0]
    69/74: $0\main_minimalsoc_idbus_dat_w[31:0]
    70/74: $0\main_minimalsoc_idbus_adr[31:0]
    71/74: $0\main_minimalsoc_enable_storage[1:0]
    72/74: $0\main_minimalsoc_bus_errors[31:0]
    73/74: $0\builder_count[19:0]
    74/74: $0\serial_tx[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1218$564'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1210$563'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1202$562'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1194$561'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1186$560'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$551'.
     1/2: $0\builder_csrbank3_ev_enable0_we[0:0]
     2/2: $0\builder_csrbank3_ev_enable0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1109$548'.
     1/2: $0\builder_csrbank3_ev_pending_we[0:0]
     2/2: $0\builder_csrbank3_ev_pending_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1100$545'.
     1/2: $0\builder_csrbank3_ev_status_we[0:0]
     2/2: $0\builder_csrbank3_ev_status_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1091$542'.
     1/2: $0\builder_csrbank3_value_we[0:0]
     2/2: $0\builder_csrbank3_value_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$539'.
     1/2: $0\builder_csrbank3_update_value0_we[0:0]
     2/2: $0\builder_csrbank3_update_value0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1073$536'.
     1/2: $0\builder_csrbank3_en0_we[0:0]
     2/2: $0\builder_csrbank3_en0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1064$533'.
     1/2: $0\builder_csrbank3_reload0_we[0:0]
     2/2: $0\builder_csrbank3_reload0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1055$530'.
     1/2: $0\builder_csrbank3_load0_we[0:0]
     2/2: $0\builder_csrbank3_load0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1039$528'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$527'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1020$524'.
     1/2: $0\builder_csrbank2_rxfull_we[0:0]
     2/2: $0\builder_csrbank2_rxfull_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1011$521'.
     1/2: $0\builder_csrbank2_txempty_we[0:0]
     2/2: $0\builder_csrbank2_txempty_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1002$518'.
     1/2: $0\builder_csrbank2_ev_enable0_we[0:0]
     2/2: $0\builder_csrbank2_ev_enable0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:993$515'.
     1/2: $0\builder_csrbank2_ev_pending_we[0:0]
     2/2: $0\builder_csrbank2_ev_pending_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:984$512'.
     1/2: $0\builder_csrbank2_ev_status_we[0:0]
     2/2: $0\builder_csrbank2_ev_status_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:975$509'.
     1/2: $0\builder_csrbank2_rxempty_we[0:0]
     2/2: $0\builder_csrbank2_rxempty_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
     1/2: $0\builder_csrbank2_txfull_we[0:0]
     2/2: $0\builder_csrbank2_txfull_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:957$503'.
     1/2: $0\main_minimalsoc_rxtx_we[0:0]
     2/2: $0\main_minimalsoc_rxtx_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:946$499'.
     1/2: $0\builder_csrbank1_out0_we[0:0]
     2/2: $0\builder_csrbank1_out0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:933$497'.
     1/1: $0\main_minimalsoc_soc_rst[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:925$494'.
     1/2: $0\builder_csrbank0_bus_errors_we[0:0]
     2/2: $0\builder_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:916$491'.
     1/2: $0\builder_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csrbank0_scratch0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:907$488'.
     1/2: $0\builder_csrbank0_reset0_we[0:0]
     2/2: $0\builder_csrbank0_reset0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
     1/7: $0\builder_wishbone2csr_next_state[0:0]
     2/7: $0\builder_interface1_we[0:0]
     3/7: $0\builder_interface1_re[0:0]
     4/7: $0\builder_interface1_dat_w[31:0]
     5/7: $0\builder_interface1_adr[13:0]
     6/7: $0\builder_interface0_dat_r[31:0]
     7/7: $0\builder_interface0_ack[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:871$477'.
     1/1: $0\main_timer0_zero_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469'.
     1/1: $0\main_minimalsoc_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458'.
     1/1: $0\main_minimalsoc_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:798$449'.
     1/1: $0\main_minimalsoc_rx_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:790$447'.
     1/1: $0\main_minimalsoc_tx_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
     1/8: $0\builder_rs232phyrx_next_state[0:0]
     2/8: $0\main_minimalsoc_rx_source_valid[0:0]
     3/8: $0\main_minimalsoc_rx_source_payload_data[7:0]
     4/8: $0\main_minimalsoc_rx_enable[0:0]
     5/8: $0\main_minimalsoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\main_minimalsoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\main_minimalsoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\main_minimalsoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
     1/9: $0\builder_rs232phytx_next_state[0:0]
     2/9: $0\main_minimalsoc_tx_sink_ready[0:0]
     3/9: $0\main_minimalsoc_tx_enable[0:0]
     4/9: $0\main_minimalsoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\main_minimalsoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\main_minimalsoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\main_minimalsoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\main_minimalsoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\main_minimalsoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:672$418'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
     1/14: $0\builder_femtorv_next_state[0:0]
     2/14: $0\main_minimalsoc_mbus_wbusy[0:0]
     3/14: $0\main_minimalsoc_mbus_rbusy[0:0]
     4/14: $0\main_minimalsoc_latch[0:0]
     5/14: $0\main_minimalsoc_idbus_we_next_value_ce3[0:0]
     6/14: $0\main_minimalsoc_idbus_we_next_value3[0:0]
     7/14: $0\main_minimalsoc_idbus_stb[0:0]
     8/14: $0\main_minimalsoc_idbus_sel_next_value_ce2[0:0]
     9/14: $0\main_minimalsoc_idbus_sel_next_value2[3:0]
    10/14: $0\main_minimalsoc_idbus_dat_w_next_value_ce1[0:0]
    11/14: $0\main_minimalsoc_idbus_dat_w_next_value1[31:0]
    12/14: $0\main_minimalsoc_idbus_cyc[0:0]
    13/14: $0\main_minimalsoc_idbus_adr_next_value_ce0[0:0]
    14/14: $0\main_minimalsoc_idbus_adr_next_value0[31:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413'.
     1/1: $0\main_minimalsoc_mbus_rdata0[31:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:573$392'.

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\vsd_mini_fpga.\sys_rst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:540$849'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_sink_last' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:461$819'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_sink_first' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460$818'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_replace' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:459$817'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_source_last' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:406$789'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_source_first' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405$788'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_replace' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:380$783'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_ram_bus_ram_bus_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$767'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_ram_adr_burst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335$765'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_minimalsoc_ram_bus_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$761'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_minimalsoc_adr_burst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:317$759'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_cti' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:292$742'.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_bte' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:291$741'.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface0_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:219$714'.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed7' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1218$564'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed7 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1218$564`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed7 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1218$564`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed6' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1210$563'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed6 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1210$563`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed6 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1210$563`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed6 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1210$563`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed5' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1202$562'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed5` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1202$562`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed4' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1194$561'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed4` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1194$561`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed3' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1186$560'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed3` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1186$560`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_ev_enable0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$551'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_ev_enable0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$551`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_ev_enable0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$551'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_ev_enable0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$551`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_ev_pending_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1109$548'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_ev_pending_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1109$548`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_ev_pending_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1109$548'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_ev_pending_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1109$548`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_ev_status_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1100$545'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_ev_status_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1100$545`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_ev_status_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1100$545'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_ev_status_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1100$545`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_value_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1091$542'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_value_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1091$542`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_value_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1091$542'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_value_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1091$542`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_update_value0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$539'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_update_value0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$539`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_update_value0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$539'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_update_value0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$539`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_en0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1073$536'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_en0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1073$536`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_en0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1073$536'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_en0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1073$536`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_reload0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1064$533'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_reload0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1064$533`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_reload0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1064$533'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_reload0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1064$533`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_load0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1055$530'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_load0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1055$530`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank3_load0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1055$530'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank3_load0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1055$530`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_pending_status' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1039$528'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_pending_status [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1039$528`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_pending_status [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1039$528`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_status_status' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$527'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_status_status [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$527`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_status_status [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$527`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_rxfull_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1020$524'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_rxfull_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1020$524`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_rxfull_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1020$524'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_rxfull_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1020$524`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_txempty_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1011$521'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_txempty_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1011$521`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_txempty_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1011$521'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_txempty_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1011$521`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_ev_enable0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1002$518'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_ev_enable0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1002$518`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_ev_enable0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1002$518'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_ev_enable0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1002$518`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_ev_pending_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:993$515'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_ev_pending_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:993$515`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_ev_pending_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:993$515'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_ev_pending_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:993$515`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_ev_status_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:984$512'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_ev_status_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:984$512`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_ev_status_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:984$512'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_ev_status_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:984$512`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_rxempty_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:975$509'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_rxempty_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:975$509`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_rxempty_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:975$509'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_rxempty_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:975$509`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_txfull_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_txfull_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank2_txfull_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank2_txfull_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rxtx_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:957$503'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rxtx_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:957$503`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rxtx_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:957$503'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rxtx_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:957$503`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_out0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:946$499'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_out0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:946$499`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_out0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:946$499'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_out0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:946$499`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_soc_rst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:933$497'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_soc_rst` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:933$497`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:925$494'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:925$494`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:925$494'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:925$494`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_scratch0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:916$491'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_scratch0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:916$491`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_scratch0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:916$491'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_scratch0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:916$491`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_reset0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:907$488'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_reset0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:907$488`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_reset0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:907$488'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_reset0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:907$488`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface0_ack' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_ack` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface0_dat_r' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_dat_w' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
No latch inferred for signal `\vsd_mini_fpga.\builder_wishbone2csr_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_wishbone2csr_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480`.
No latch inferred for signal `\vsd_mini_fpga.\main_timer0_zero_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:871$477'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_timer0_zero_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:871$477`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_wrport_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_wrport_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_wrport_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_wrport_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_wrport_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_wrport_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_wrport_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_wrport_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_wrport_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_wrport_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:798$449'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:798$449`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:790$447'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:790$447`.
No latch inferred for signal `\vsd_mini_fpga.\builder_rs232phyrx_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_rs232phyrx_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_count_rs232phyrx_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_count_rs232phyrx_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_count_rs232phyrx_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_count_rs232phyrx_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_count_rs232phyrx_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_count_rs232phyrx_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_count_rs232phyrx_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_data_rs232phyrx_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_enable' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_enable` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_payload_data [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_rx_source_valid' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_rx_source_valid` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434`.
No latch inferred for signal `\vsd_mini_fpga.\builder_rs232phytx_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_rs232phytx_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_serial_tx_rs232phytx_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_serial_tx_rs232phytx_next_value1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_serial_tx_rs232phytx_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_serial_tx_rs232phytx_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_count_rs232phytx_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_count_rs232phytx_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_count_rs232phytx_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_count_rs232phytx_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_count_rs232phytx_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_count_rs232phytx_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_count_rs232phytx_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value2 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value_ce2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_data_rs232phytx_next_value_ce2` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_enable' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_enable` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_tx_sink_ready' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_tx_sink_ready` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_ram_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:672$418'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_ram_we [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:672$418`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_ram_we [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:672$418`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_ram_we [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:672$418`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_ram_we [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:672$418`.
No latch inferred for signal `\vsd_mini_fpga.\builder_femtorv_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_femtorv_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value0 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_cyc' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_cyc` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value1 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel_next_value2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel_next_value2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel_next_value2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel_next_value2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel_next_value2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel_next_value_ce2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel_next_value_ce2` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_stb' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_stb` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_we_next_value3' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_we_next_value3` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_we_next_value_ce3' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_idbus_we_next_value_ce3` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_latch' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_latch` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_mbus_rbusy' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rbusy` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_mbus_wbusy' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_wbusy` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414`.
No latch inferred for signal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata0 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413`.
No latch inferred for signal `\vsd_mini_fpga.\builder_error' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_error` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
No latch inferred for signal `\vsd_mini_fpga.\builder_shared_ack' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_ack` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
No latch inferred for signal `\vsd_mini_fpga.\builder_shared_dat_r' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404`.
No latch inferred for signal `\vsd_mini_fpga.\builder_slave_sel' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:573$392'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_slave_sel [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:573$392`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_slave_sel [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:573$392`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_slave_sel [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:573$392`.

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\cycles' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$990'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\rs1' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\rs2' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
  created $dff cell `$procdff$1698' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\PC' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
  created $dff cell `$procdff$1699' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\instr' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
  created $dff cell `$procdff$1700' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\state' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\aluReg' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$904'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\aluShamt' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$904'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_ADDR' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$864'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_DATA' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$864'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$864'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_1_dat1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1651$656'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_1_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_dat1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1630$646'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_ram_adr0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rom_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1588$610'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\serial_tx' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_femtorv_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_interface0_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_interface1_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_interface2_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_interface3_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_regs0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_regs1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_rs232phyrx_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_rs232phytx_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_slave_sel_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_wishbone2csr_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_bus_errors' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_bus_errors_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_enable_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_enable_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_adr' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_dat_w' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_sel' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_idbus_we' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_mbus_rdata1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_minimalsoc_ram_bus_ack' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_pending_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_pending_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_ram_bus_ram_bus_ack' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_reset_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_reset_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_data' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_consume' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_level0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_produce' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_fifo_readable' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_phase' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_rx_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_tick' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rx_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rxempty_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_rxfull_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_scratch_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_scratch_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_status_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_data' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_consume' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_level0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_produce' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_fifo_readable' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_phase' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_tick' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_tx_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_txempty_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_minimalsoc_txfull_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_en_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_en_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_enable_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_enable_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_load_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_load_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_pending_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_pending_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_reload_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_reload_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_status_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_update_value_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_update_value_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_value' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_value_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_value_status' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_zero_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_timer0_zero_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
  created $dff cell `$procdff$1806' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$990'.
Found and cleaned up 4 empty switches in `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$977'.
Found and cleaned up 3 empty switches in `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$904'.
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$904'.
Found and cleaned up 2 empty switches in `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$864'.
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$864'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:540$849'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:538$848'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:535$847'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:534$846'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:529$845'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:528$844'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:527$843'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:526$842'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:525$841'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:522$840'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:521$839'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:520$838'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:517$837'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:516$836'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515$835'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:514$834'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:512$833'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:511$832'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:510$831'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:509$830'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:508$829'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:507$828'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:494$827'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:491$826'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:490$825'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488$824'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:485$823'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$822'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:480$821'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:476$820'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:461$819'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460$818'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:459$817'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$816'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453$815'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:451$814'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:443$813'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:442$812'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:441$811'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:440$810'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:439$809'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:438$808'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:437$807'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436$806'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:435$805'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430$804'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:429$803'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:428$802'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:427$801'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:426$800'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425$799'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:424$798'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:423$797'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:421$796'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:417$795'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:414$794'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413$793'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:411$792'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:409$791'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:407$790'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:406$789'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405$788'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:404$787'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$786'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401$785'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$784'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:380$783'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:379$782'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:374$781'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372$780'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364$779'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:363$778'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362$777'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:361$776'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$775'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$774'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:358$773'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:357$772'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:356$771'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:352$770'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:351$769'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:349$768'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$767'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:336$766'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335$765'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:332$764'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$763'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$762'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$761'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$760'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:317$759'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:313$758'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311$757'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:310$756'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:309$755'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:307$754'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:305$753'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:304$752'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303$751'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:302$750'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:301$749'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:300$748'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:299$747'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$746'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:296$745'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:295$744'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:293$743'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:292$742'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:291$741'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:290$740'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289$739'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288$738'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:286$737'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:285$736'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:281$735'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:280$734'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267$733'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:266$732'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263$731'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:262$730'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:256$729'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:251$728'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:250$727'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$726'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248$725'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:247$724'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245$723'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244$722'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239$721'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:234$720'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:232$719'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:231$718'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:230$717'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225$716'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:223$715'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:219$714'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:217$713'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:210$712'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:207$711'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:205$710'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:204$709'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:203$708'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:199$707'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:197$706'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$705'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:193$704'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:190$703'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:188$702'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:186$701'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$700'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$699'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$698'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$697'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:176$696'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$695'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172$694'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:170$693'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$692'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$691'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:164$690'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$689'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$688'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:157$687'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:155$686'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$685'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:151$684'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:149$683'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$682'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:145$681'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143$680'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:141$679'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139$678'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:136$677'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:134$676'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:131$675'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:129$674'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:127$673'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:125$672'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:123$671'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:121$670'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119$669'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118$668'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:117$667'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:116$666'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$665'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114$664'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:113$663'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$662'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111$661'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1651$656'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1651$656'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1646$648'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1630$646'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1630$646'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1625$638'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1603$612'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1588$610'.
Found and cleaned up 61 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$565'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1218$564'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1210$563'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1202$562'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1194$561'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1186$560'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1178$559'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1170$558'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$557'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$551'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$551'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1109$548'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1109$548'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1100$545'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1100$545'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1091$542'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1091$542'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$539'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$539'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1073$536'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1073$536'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1064$533'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1064$533'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1055$530'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1055$530'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1039$528'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$527'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1020$524'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1020$524'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1011$521'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1011$521'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1002$518'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1002$518'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:993$515'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:993$515'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:984$512'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:984$512'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:975$509'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:975$509'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:957$503'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:957$503'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:946$499'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:946$499'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:933$497'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:933$497'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:925$494'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:925$494'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:916$491'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:916$491'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:907$488'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:907$488'.
Found and cleaned up 2 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:879$480'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:871$477'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:871$477'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:851$469'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:821$458'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:798$449'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:798$449'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:790$447'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:790$447'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:724$434'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:682$431'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:672$418'.
Found and cleaned up 3 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:626$414'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:619$413'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:605$404'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:573$392'.
Cleaned up 119 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
<suppressed ~21 debug messages>
Optimizing module vsd_mini_fpga.
<suppressed ~114 debug messages>

4.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
<suppressed ~1 debug messages>

4.6. Executing TRIBUF pass.

4.7. Executing DEMINOUT pass (demote inout ports to input or output).

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~6 debug messages>

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 105 unused cells and 1065 unused wires.
<suppressed ~147 debug messages>

4.10. Executing CHECK pass (checking for obvious problems).
Checking module vsd_mini_fpga...
Found and reported 0 problems.

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

4.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\FemtoRV32.$procmux$993: \FemtoRV32.state -> { 3'100 \FemtoRV32.state [0] }
      Replacing known input bits on port B of cell $flatten\FemtoRV32.$procmux$998: \FemtoRV32.state -> { 3'001 \FemtoRV32.state [0] }
      Replacing known input bits on port A of cell $procmux$1489: \builder_wishbone2csr_state -> 1'0
      Replacing known input bits on port A of cell $procmux$1535: \builder_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1533: \builder_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1530: \builder_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$1581: \builder_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1579: \builder_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1576: \builder_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$1635: \builder_femtorv_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1632: \builder_femtorv_state -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\FemtoRV32.$procmux$1057.
    dead port 2/2 on $mux $flatten\FemtoRV32.$procmux$1063.
    dead port 2/2 on $mux $flatten\FemtoRV32.$procmux$1069.
    dead port 1/2 on $mux $procmux$1671.
    dead port 1/2 on $mux $procmux$1677.
    dead port 1/2 on $mux $procmux$1686.
Removed 6 multiplexer ports.
<suppressed ~141 debug messages>

4.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$procmux$1055:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\FemtoRV32.$procmux$1055_Y
      New ports: A=1'0, B=1'1, Y=$flatten\FemtoRV32.$procmux$1055_Y [0]
      New connections: $flatten\FemtoRV32.$procmux$1055_Y [31:1] = { $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] $flatten\FemtoRV32.$procmux$1055_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1083:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0]
      New connections: $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [9:1] = { $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1648$386_EN[9:0]$651 [0] }
    Consolidated identical input bits for $mux cell $procmux$1094:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0]
      New connections: $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [9:1] = { $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$385_EN[9:0]$641 [0] }
    Consolidated identical input bits for $mux cell $procmux$1103:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24]
      New connections: { $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [31:25] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [23:0] } = { $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$384_EN[31:0]$624 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1112:
      Old ports: A=0, B=16711680, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16]
      New connections: { $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [31:17] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [15:0] } = { 8'00000000 $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1121:
      Old ports: A=0, B=65280, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8]
      New connections: { $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [31:9] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [7:0] } = { 16'0000000000000000 $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1130:
      Old ports: A=0, B=255, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0]
      New connections: $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [31:1] = { 24'000000000000000000000000 $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0] $0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615 [0] }
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$procmux$1072:
      Old ports: A=0, B=$flatten\FemtoRV32.$2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$874, Y=$flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867
      New ports: A=1'0, B=$flatten\FemtoRV32.$procmux$1055_Y [0], Y=$flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0]
      New connections: $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [31:1] = { $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$852_EN[31:0]$867 [0] }
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 8 changes.

4.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.11.6. Executing OPT_DFF pass (perform DFF optimizations).

4.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 75 unused wires.
<suppressed ~31 debug messages>

4.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~1 debug messages>

4.11.9. Rerunning OPT passes. (Maybe there is more to do..)

4.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

4.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.11.13. Executing OPT_DFF pass (perform DFF optimizations).

4.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.11.16. Rerunning OPT passes. (Maybe there is more to do..)

4.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

4.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.11.20. Executing OPT_DFF pass (perform DFF optimizations).

4.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.11.23. Finished OPT passes. (There is nothing left to do.)

4.12. Executing FSM pass (extract and optimize FSM).

4.12.1. Executing FSM_DETECT pass (finding FSMs in design).

4.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1805 ($dff) from module vsd_mini_fpga (D = $procmux$1254_Y, Q = \main_timer0_zero_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1815 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_timer0_zero_pending).
Adding EN signal on $procdff$1804 ($dff) from module vsd_mini_fpga (D = \main_timer0_value, Q = \main_timer0_value_status).
Adding EN signal on $procdff$1801 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [0], Q = \main_timer0_update_value_storage).
Adding EN signal on $procdff$1798 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w, Q = \main_timer0_reload_storage).
Adding EN signal on $procdff$1795 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [0], Q = \main_timer0_pending_r).
Adding EN signal on $procdff$1794 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w, Q = \main_timer0_load_storage).
Adding EN signal on $procdff$1792 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [0], Q = \main_timer0_enable_storage).
Adding EN signal on $procdff$1790 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [0], Q = \main_timer0_en_storage).
Adding EN signal on $procdff$1788 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [2:0], Q = \main_storage).
Adding SRST signal on $procdff$1783 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273$578_Y [32], Q = \main_minimalsoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$1782 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273$578_Y [31:0], Q = \main_minimalsoc_tx_phase, rval = 41231686).
Adding SRST signal on $procdff$1781 ($dff) from module vsd_mini_fpga (D = $procmux$1292_Y, Q = \main_minimalsoc_tx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1827 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_minimalsoc_tx_pending).
Adding SRST signal on $procdff$1780 ($dff) from module vsd_mini_fpga (D = $procmux$1298_Y, Q = \main_minimalsoc_tx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1829 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_minimalsoc_tx_fifo_readable).
Adding EN signal on $procdff$1779 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319$587_Y, Q = \main_minimalsoc_tx_fifo_produce).
Adding EN signal on $procdff$1778 ($dff) from module vsd_mini_fpga (D = $0\main_minimalsoc_tx_fifo_level0[4:0], Q = \main_minimalsoc_tx_fifo_level0).
Adding EN signal on $procdff$1777 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322$588_Y, Q = \main_minimalsoc_tx_fifo_consume).
Adding EN signal on $procdff$1776 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_tx_data_rs232phytx_next_value2, Q = \main_minimalsoc_tx_data).
Adding EN signal on $procdff$1775 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_tx_count_rs232phytx_next_value0, Q = \main_minimalsoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$1841 ($dffe) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699$432_Y, Q = \main_minimalsoc_tx_count, rval = 4'0000).
Adding EN signal on $procdff$1773 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w, Q = \main_minimalsoc_scratch_storage).
Adding SRST signal on $procdff$1768 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288$579_Y [32], Q = \main_minimalsoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$1766 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288$579_Y [31:0], Q = \main_minimalsoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$1765 ($dff) from module vsd_mini_fpga (D = $procmux$1330_Y, Q = \main_minimalsoc_rx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1848 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_minimalsoc_rx_pending).
Adding SRST signal on $procdff$1764 ($dff) from module vsd_mini_fpga (D = $procmux$1336_Y, Q = \main_minimalsoc_rx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1850 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_minimalsoc_rx_fifo_readable).
Adding EN signal on $procdff$1763 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341$598_Y, Q = \main_minimalsoc_rx_fifo_produce).
Adding EN signal on $procdff$1762 ($dff) from module vsd_mini_fpga (D = $0\main_minimalsoc_rx_fifo_level0[4:0], Q = \main_minimalsoc_rx_fifo_level0).
Adding EN signal on $procdff$1761 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344$599_Y, Q = \main_minimalsoc_rx_fifo_consume).
Adding EN signal on $procdff$1760 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_rx_data_rs232phyrx_next_value1, Q = \main_minimalsoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$1861 ($dffe) from module vsd_mini_fpga (D = { \builder_regs1 \main_minimalsoc_rx_data [7:1] }, Q = \main_minimalsoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$1759 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_rx_count_rs232phyrx_next_value0, Q = \main_minimalsoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$1865 ($dffe) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738$435_Y, Q = \main_minimalsoc_rx_count, rval = 4'0000).
Adding EN signal on $procdff$1758 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [1:0], Q = \main_minimalsoc_reset_storage).
Adding EN signal on $procdff$1754 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [1:0], Q = \main_minimalsoc_pending_r).
Adding EN signal on $procdff$1751 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_idbus_we_next_value3, Q = \main_minimalsoc_idbus_we).
Adding SRST signal on $auto$ff.cc:266:slice$1871 ($dffe) from module vsd_mini_fpga (D = $ne$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:662$415_Y, Q = \main_minimalsoc_idbus_we, rval = 1'0).
Adding EN signal on $procdff$1750 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_idbus_sel_next_value2, Q = \main_minimalsoc_idbus_sel).
Adding EN signal on $procdff$1749 ($dff) from module vsd_mini_fpga (D = { \main_minimalsoc_idbus_dat_w_next_value1 [31:8] \FemtoRV32.rs2 [7:0] }, Q = \main_minimalsoc_idbus_dat_w).
Adding EN signal on $procdff$1748 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_idbus_adr_next_value0, Q = \main_minimalsoc_idbus_adr).
Adding EN signal on $procdff$1747 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [1:0], Q = \main_minimalsoc_enable_storage).
Adding EN signal on $procdff$1744 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$569_Y, Q = \main_minimalsoc_bus_errors).
Adding SRST signal on $procdff$1743 ($dff) from module vsd_mini_fpga (D = $procmux$1489_Y, Q = \builder_wishbone2csr_state, rval = 1'0).
Adding SRST signal on $procdff$1737 ($dff) from module vsd_mini_fpga (D = $procmux$1162_Y, Q = \builder_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$1736 ($dff) from module vsd_mini_fpga (D = $procmux$1187_Y, Q = \builder_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$1735 ($dff) from module vsd_mini_fpga (D = $procmux$1200_Y [31:3], Q = \builder_interface1_bank_bus_dat_r [31:3], rval = 29'00000000000000000000000000000).
Adding SRST signal on $procdff$1735 ($dff) from module vsd_mini_fpga (D = \main_storage, Q = \builder_interface1_bank_bus_dat_r [2:0], rval = 3'000).
Adding SRST signal on $procdff$1734 ($dff) from module vsd_mini_fpga (D = $procmux$1210_Y, Q = \builder_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$1732 ($dff) from module vsd_mini_fpga (D = $procmux$1397_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$1892 ($sdff) from module vsd_mini_fpga (D = $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237$567_Y, Q = \builder_count).
Adding EN signal on $procdff$1731 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$1712 ($dff) from module vsd_mini_fpga (D = $memrd$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1632$647_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$1707 ($dff) from module vsd_mini_fpga (D = $memrd$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1653$657_DATA, Q = \storage_1_dat1).
Adding EN signal on $flatten\FemtoRV32.$procdff$1703 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$0\aluShamt[4:0], Q = \FemtoRV32.aluShamt).
Adding EN signal on $flatten\FemtoRV32.$procdff$1702 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$0\aluReg[31:0], Q = \FemtoRV32.aluReg).
Adding SRST signal on $flatten\FemtoRV32.$procdff$1701 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$995_Y, Q = \FemtoRV32.state, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$1911 ($sdff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$995_Y [0], Q = \FemtoRV32.state [0]).
Adding EN signal on $flatten\FemtoRV32.$procdff$1700 ($dff) from module vsd_mini_fpga (D = \FemtoRV32.mem_rdata [31:2], Q = \FemtoRV32.instr).
Adding SRST signal on $flatten\FemtoRV32.$procdff$1699 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$1016_Y, Q = \FemtoRV32.PC, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1927 ($sdff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:355$983_Y, Q = \FemtoRV32.PC).
Adding EN signal on $flatten\FemtoRV32.$procdff$1698 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$memrd$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:348$981_DATA, Q = \FemtoRV32.rs2).
Adding EN signal on $flatten\FemtoRV32.$procdff$1697 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$memrd$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:347$980_DATA, Q = \FemtoRV32.rs1).

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 70 unused cells and 70 unused wires.
<suppressed ~76 debug messages>

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~4 debug messages>

4.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

4.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.13.16. Rerunning OPT passes. (Maybe there is more to do..)

4.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

4.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.13.20. Executing OPT_DFF pass (perform DFF optimizations).

4.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.13.23. Finished OPT passes. (There is nothing left to do.)

4.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 address bits (of 32) from memory init port vsd_mini_fpga.$meminit$\rom$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$660 (rom).
Removed top 1 bits (of 3) from port B of cell vsd_mini_fpga.$auto$opt_dff.cc:195:make_patterns_logic$1899 ($ne).
Removed top 1 bits (of 4) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$procmux$998 ($mux).
Removed top 31 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$991 ($add).
Removed top 28 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:358$984 ($mux).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1163_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1164_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1165_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1166_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1167_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1168_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1169_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell vsd_mini_fpga.$procmux$1187 ($pmux).
Removed cell vsd_mini_fpga.$procmux$1200 ($mux).
Removed top 2 bits (of 10) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$1896 ($dffe).
Removed top 2 bits (of 10) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$1895 ($dffe).
Removed cell vsd_mini_fpga.$auto$ff.cc:266:slice$1887 ($sdff).
Removed top 24 bits (of 32) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$1886 ($sdff).
Removed top 2 bits (of 4) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:286$958 ($mux).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:248$945 ($eq).
Removed top 27 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:213$928 ($mux).
Removed top 1 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$925 ($mux).
Removed top 29 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$924 ($add).
Removed top 31 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$906 ($sub).
Removed top 27 bits (of 32) from port Y of cell vsd_mini_fpga.$flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$906 ($sub).
Removed top 31 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:146$890 ($mux).
Removed top 31 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:145$888 ($mux).
Removed top 32 bits (of 33) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$881 ($add).
Removed top 1 bits (of 33) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$880 ($add).
Removed top 2 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:88$861 ($eq).
Removed top 1 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:87$860 ($eq).
Removed top 1 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:83$857 ($eq).
Removed top 1 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:82$856 ($eq).
Removed top 2 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:81$855 ($eq).
Removed top 7 bits (of 8) from port A of cell vsd_mini_fpga.$flatten\FemtoRV32.$shl$/home/skanda/picoEdgeSoC/femtorv32_quark.v:68$853 ($shl).
Removed top 24 bits (of 32) from port B of cell vsd_mini_fpga.$or$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1161$555 ($or).
Removed top 1 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$926 ($mux).
Removed top 24 bits (of 32) from wire vsd_mini_fpga.$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1605$381_EN[31:0]$615.
Removed top 16 bits (of 32) from wire vsd_mini_fpga.$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1607$382_EN[31:0]$618.
Removed top 8 bits (of 32) from wire vsd_mini_fpga.$0$memwr$\main_ram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1609$383_EN[31:0]$621.
Removed top 1 bits (of 4) from wire vsd_mini_fpga.$flatten\FemtoRV32.$procmux$998_Y.
Removed top 27 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$906_Y.
Removed top 31 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:145$888_Y.
Removed top 31 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:146$890_Y.
Removed top 2 bits (of 4) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:286$958_Y.
Removed top 28 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:358$984_Y.
Removed top 24 bits (of 32) from wire vsd_mini_fpga.$procmux$1187_Y.

4.15. Executing PEEPOPT pass (run peephole optimizers).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 23 unused wires.
<suppressed ~13 debug messages>

4.17. Executing SHARE pass (SAT-based resource sharing).

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\FemtoRV32.registerFile'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\FemtoRV32.registerFile'[1] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\main_ram'[0] in module `\vsd_mini_fpga': no output FF found.
Checking read port `\rom'[0] in module `\vsd_mini_fpga': merging output FF to cell.
Checking read port `\storage'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\main_ram'[0] in module `\vsd_mini_fpga': merged address FF to cell.

4.22. Executing WREDUCE pass (reducing word size of cells).

4.23. Executing TECHMAP pass (map to technology primitives).

4.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

4.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.24. Executing OPT_EXPR pass (perform const folding).

4.25. Executing WREDUCE pass (reducing word size of cells).

4.26. Executing ICE40_DSP pass (map multipliers).

4.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module vsd_mini_fpga:
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$569 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273$578 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288$579 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319$587 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322$588 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326$593 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341$598 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344$599 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348$604 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699$432 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738$435 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:128$878 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$880 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$881 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$924 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$927 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:212$929 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$991 ($add).
  creating $macc model for $flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$906 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237$567 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330$594 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352$605 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359$607 ($sub).
  merging $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$880 into $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$881.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352$605.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330$594.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237$567.
  creating $alu model for $macc $flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$906.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$991.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:212$929.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$927.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$924.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$881.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359$607.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:128$878.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738$435.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699$432.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348$604.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344$599.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341$598.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326$593.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322$588.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319$587.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288$579.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273$578.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$569.
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$569: $auto$alumacc.cc:495:replace_alu$2073
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273$578: $auto$alumacc.cc:495:replace_alu$2076
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288$579: $auto$alumacc.cc:495:replace_alu$2079
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319$587: $auto$alumacc.cc:495:replace_alu$2082
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322$588: $auto$alumacc.cc:495:replace_alu$2085
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326$593: $auto$alumacc.cc:495:replace_alu$2088
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341$598: $auto$alumacc.cc:495:replace_alu$2091
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344$599: $auto$alumacc.cc:495:replace_alu$2094
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348$604: $auto$alumacc.cc:495:replace_alu$2097
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699$432: $auto$alumacc.cc:495:replace_alu$2100
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738$435: $auto$alumacc.cc:495:replace_alu$2103
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:128$878: $auto$alumacc.cc:495:replace_alu$2106
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359$607: $auto$alumacc.cc:495:replace_alu$2109
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$881: $auto$alumacc.cc:495:replace_alu$2112
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$924: $auto$alumacc.cc:495:replace_alu$2115
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$927: $auto$alumacc.cc:495:replace_alu$2118
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:212$929: $auto$alumacc.cc:495:replace_alu$2121
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$991: $auto$alumacc.cc:495:replace_alu$2124
  creating $alu cell for $flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$906: $auto$alumacc.cc:495:replace_alu$2127
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237$567: $auto$alumacc.cc:495:replace_alu$2130
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330$594: $auto$alumacc.cc:495:replace_alu$2133
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352$605: $auto$alumacc.cc:495:replace_alu$2136
  created 22 $alu and 0 $macc cells.

4.28. Executing OPT pass (performing simple optimizations).

4.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

4.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

4.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.28.6. Executing OPT_DFF pass (perform DFF optimizations).

4.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 7 unused cells and 124 unused wires.
<suppressed ~9 debug messages>

4.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.28.9. Rerunning OPT passes. (Maybe there is more to do..)

4.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

4.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.28.13. Executing OPT_DFF pass (perform DFF optimizations).

4.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.28.16. Finished OPT passes. (There is nothing left to do.)

4.29. Executing MEMORY pass.

4.29.1. Executing OPT_MEM pass (optimize memories).
vsd_mini_fpga.rom: removing const-0 lane 7
vsd_mini_fpga.rom: removing const-0 lane 15
vsd_mini_fpga.rom: removing const-0 lane 23
vsd_mini_fpga.rom: removing const-0 lane 31
Performed a total of 97 transformations.

4.29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory vsd_mini_fpga.FemtoRV32.registerFile by address:
Consolidating write ports of memory vsd_mini_fpga.main_ram by address:
  Merging ports 0, 1 (address \main_minimalsoc_idbus_adr [12:2]).
  Merging ports 0, 2 (address \main_minimalsoc_idbus_adr [12:2]).
  Merging ports 0, 3 (address \main_minimalsoc_idbus_adr [12:2]).

4.29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.31. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory vsd_mini_fpga.FemtoRV32.registerFile via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.main_ram via $__ICE40_RAM4K_
using FF mapping for memory vsd_mini_fpga.rom
mapping memory vsd_mini_fpga.storage via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.storage_1 via $__ICE40_RAM4K_
<suppressed ~328 debug messages>

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$14f3ae77ff1994b59f02d085858f48b2e81447f9\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~70 debug messages>

4.33. Executing ICE40_BRAMINIT pass.

4.34. Executing OPT pass (performing simple optimizations).

4.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~208 debug messages>

4.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$2156 ($dffe) from module vsd_mini_fpga.
Adding EN signal on $auto$ff.cc:266:slice$1928 ($sdffe) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:355$983_Y [1:0], Q = \FemtoRV32.PC [1:0]).
Setting constant 0-bit at position 0 on $auto$opt_mem.cc:128:execute$2139 ($dff) from module vsd_mini_fpga.

4.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 376 unused wires.
<suppressed ~1 debug messages>

4.34.5. Rerunning OPT passes. (Removed registers in this run.)

4.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~14 debug messages>

4.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1623:emulate_read_first$2208 ($dff) from module vsd_mini_fpga (D = \main_minimalsoc_rx_data, Q = $auto$mem.cc:1619:emulate_read_first$2205 [7:0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1847 ($sdff) from module vsd_mini_fpga (D = \main_minimalsoc_rx_phase [0], Q = \main_minimalsoc_rx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$2348 ($sdffe) from module vsd_mini_fpga (conecting SRST instead).
Adding EN signal on $auto$ff.cc:266:slice$1826 ($sdff) from module vsd_mini_fpga (D = \main_minimalsoc_tx_phase [0], Q = \main_minimalsoc_tx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$2352 ($sdffe) from module vsd_mini_fpga (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2352 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2348 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2347 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2347 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 8 on $auto$mem.cc:1623:emulate_read_first$2189 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1623:emulate_read_first$2189 ($dff) from module vsd_mini_fpga.

4.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 5 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

4.34.10. Rerunning OPT passes. (Removed registers in this run.)

4.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~16 debug messages>

4.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.34.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$2193 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$2193 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$2212 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$2212 ($dffe) from module vsd_mini_fpga.

4.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.34.15. Rerunning OPT passes. (Removed registers in this run.)

4.34.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.34.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.34.18. Executing OPT_DFF pass (perform DFF optimizations).

4.34.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.34.20. Finished fast OPT passes.

4.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \rom in module \vsd_mini_fpga:
  created 71 $dff cells and 0 static cells of width 28.
Extracted data FF from read port 0 of vsd_mini_fpga.rom: $\rom$rdreg[0]
  read interface: 1 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.

4.36. Executing OPT pass (performing simple optimizations).

4.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~110 debug messages>

4.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

4.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][9]$2575:
      Old ports: A=28'0110000010000010001101000101, B=28'0110000011000001000000110000, Y=$memory\rom$rdmux[0][5][4]$b$2466
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][4]$b$2466 [4] $memory\rom$rdmux[0][5][4]$b$2466 [0] }
      New connections: { $memory\rom$rdmux[0][5][4]$b$2466 [27:5] $memory\rom$rdmux[0][5][4]$b$2466 [3:1] } = { 9'011000001 $memory\rom$rdmux[0][5][4]$b$2466 [4] 4'0000 $memory\rom$rdmux[0][5][4]$b$2466 [0] $memory\rom$rdmux[0][5][4]$b$2466 [4] 2'00 $memory\rom$rdmux[0][5][4]$b$2466 [0] $memory\rom$rdmux[0][5][4]$b$2466 [0] 1'0 $memory\rom$rdmux[0][5][4]$b$2466 [0] $memory\rom$rdmux[0][5][4]$b$2466 [4] 1'0 $memory\rom$rdmux[0][5][4]$b$2466 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][8]$2572:
      Old ports: A=28'0110100011000001000000110000, B=28'0100000011000001100000100000, Y=$memory\rom$rdmux[0][5][4]$a$2465
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][4]$a$2465 [11] $memory\rom$rdmux[0][5][4]$a$2465 [4] }
      New connections: { $memory\rom$rdmux[0][5][4]$a$2465 [27:12] $memory\rom$rdmux[0][5][4]$a$2465 [10:5] $memory\rom$rdmux[0][5][4]$a$2465 [3:0] } = { 2'01 $memory\rom$rdmux[0][5][4]$a$2465 [4] 1'0 $memory\rom$rdmux[0][5][4]$a$2465 [4] 21'000110000010000010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][7]$2569:
      Old ports: A=28'0001010000110101100100111000, B=28'0110010010000001100110110010, Y=$memory\rom$rdmux[0][5][3]$b$2463
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][3]$b$2463 [3] $memory\rom$rdmux[0][5][3]$b$2463 [1] }
      New connections: { $memory\rom$rdmux[0][5][3]$b$2463 [27:4] $memory\rom$rdmux[0][5][3]$b$2463 [2] $memory\rom$rdmux[0][5][3]$b$2463 [0] } = { 1'0 $memory\rom$rdmux[0][5][3]$b$2463 [1] $memory\rom$rdmux[0][5][3]$b$2463 [1] $memory\rom$rdmux[0][5][3]$b$2463 [3] 4'0100 $memory\rom$rdmux[0][5][3]$b$2463 [1] 1'0 $memory\rom$rdmux[0][5][3]$b$2463 [3] $memory\rom$rdmux[0][5][3]$b$2463 [3] 1'0 $memory\rom$rdmux[0][5][3]$b$2463 [3] 6'011001 $memory\rom$rdmux[0][5][3]$b$2463 [1] 5'01100 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][6]$2566:
      Old ports: A=28'0110100011000001000000110111, B=28'0100000011000001100000100000, Y=$memory\rom$rdmux[0][5][3]$a$2462
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][3]$a$2462 [11] $memory\rom$rdmux[0][5][3]$a$2462 [0] }
      New connections: { $memory\rom$rdmux[0][5][3]$a$2462 [27:12] $memory\rom$rdmux[0][5][3]$a$2462 [10:1] } = { 2'01 $memory\rom$rdmux[0][5][3]$a$2462 [0] 1'0 $memory\rom$rdmux[0][5][3]$a$2462 [0] 17'00011000001000001 $memory\rom$rdmux[0][5][3]$a$2462 [0] 1'0 $memory\rom$rdmux[0][5][3]$a$2462 [0] $memory\rom$rdmux[0][5][3]$a$2462 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][5]$2563:
      Old ports: A=28'0100000011000101100010100000, B=28'0110011010000001100000110000, Y=$memory\rom$rdmux[0][5][2]$b$2460
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][2]$b$2460 [7] $memory\rom$rdmux[0][5][2]$b$2460 [4] }
      New connections: { $memory\rom$rdmux[0][5][2]$b$2460 [27:8] $memory\rom$rdmux[0][5][2]$b$2460 [6:5] $memory\rom$rdmux[0][5][2]$b$2460 [3:0] } = { 2'01 $memory\rom$rdmux[0][5][2]$b$2460 [4] 2'00 $memory\rom$rdmux[0][5][2]$b$2460 [4] $memory\rom$rdmux[0][5][2]$b$2460 [4] 2'01 $memory\rom$rdmux[0][5][2]$b$2460 [7] 3'000 $memory\rom$rdmux[0][5][2]$b$2460 [7] 12'011000010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][4]$2560:
      Old ports: A=28'0110010010000001100000110000, B=28'0110110011001001000000110011, Y=$memory\rom$rdmux[0][5][2]$a$2459
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][2]$a$2459 [11] $memory\rom$rdmux[0][5][2]$a$2459 [0] }
      New connections: { $memory\rom$rdmux[0][5][2]$a$2459 [27:12] $memory\rom$rdmux[0][5][2]$a$2459 [10:1] } = { 4'0110 $memory\rom$rdmux[0][5][2]$a$2459 [0] 4'1001 $memory\rom$rdmux[0][5][2]$a$2459 [0] 2'00 $memory\rom$rdmux[0][5][2]$a$2459 [0] 12'001000001100 $memory\rom$rdmux[0][5][2]$a$2459 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][3]$2557:
      Old ports: A=28'0110100011001001000000110011, B=28'0100000011000101110000100000, Y=$memory\rom$rdmux[0][5][1]$b$2457
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][1]$b$2457 [10] $memory\rom$rdmux[0][5][1]$b$2457 [0] }
      New connections: { $memory\rom$rdmux[0][5][1]$b$2457 [27:11] $memory\rom$rdmux[0][5][1]$b$2457 [9:1] } = { 2'01 $memory\rom$rdmux[0][5][1]$b$2457 [0] 1'0 $memory\rom$rdmux[0][5][1]$b$2457 [0] 7'0001100 $memory\rom$rdmux[0][5][1]$b$2457 [0] $memory\rom$rdmux[0][5][1]$b$2457 [10] 2'01 $memory\rom$rdmux[0][5][1]$b$2457 [10] 5'00001 $memory\rom$rdmux[0][5][1]$b$2457 [0] 2'00 $memory\rom$rdmux[0][5][1]$b$2457 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][2]$2554:
      Old ports: A=28'0100000011000101100000100000, B=28'0110010010000010001101000110, Y=$memory\rom$rdmux[0][5][1]$a$2456
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][1]$a$2456 [5] $memory\rom$rdmux[0][5][1]$a$2456 [1] }
      New connections: { $memory\rom$rdmux[0][5][1]$a$2456 [27:6] $memory\rom$rdmux[0][5][1]$a$2456 [4:2] $memory\rom$rdmux[0][5][1]$a$2456 [0] } = { 2'01 $memory\rom$rdmux[0][5][1]$a$2456 [1] 2'00 $memory\rom$rdmux[0][5][1]$a$2456 [1] 3'001 $memory\rom$rdmux[0][5][1]$a$2456 [5] 3'000 $memory\rom$rdmux[0][5][1]$a$2456 [5] $memory\rom$rdmux[0][5][1]$a$2456 [1] $memory\rom$rdmux[0][5][1]$a$2456 [5] $memory\rom$rdmux[0][5][1]$a$2456 [5] 1'0 $memory\rom$rdmux[0][5][1]$a$2456 [1] $memory\rom$rdmux[0][5][1]$a$2456 [1] 1'0 $memory\rom$rdmux[0][5][1]$a$2456 [1] 2'00 $memory\rom$rdmux[0][5][1]$a$2456 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][1]$2551:
      Old ports: A=28'0110001000101000011010110000, B=28'0110001011000001000000110011, Y=$memory\rom$rdmux[0][5][0]$b$2454
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][0]$b$2454 [7] $memory\rom$rdmux[0][5][0]$b$2454 [0] }
      New connections: { $memory\rom$rdmux[0][5][0]$b$2454 [27:8] $memory\rom$rdmux[0][5][0]$b$2454 [6:1] } = { 8'01100010 $memory\rom$rdmux[0][5][0]$b$2454 [0] $memory\rom$rdmux[0][5][0]$b$2454 [0] $memory\rom$rdmux[0][5][0]$b$2454 [7] 1'0 $memory\rom$rdmux[0][5][0]$b$2454 [7] 2'00 $memory\rom$rdmux[0][5][0]$b$2454 [0] 1'0 $memory\rom$rdmux[0][5][0]$b$2454 [7] $memory\rom$rdmux[0][5][0]$b$2454 [7] 6'001100 $memory\rom$rdmux[0][5][0]$b$2454 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][0]$2548:
      Old ports: A=28'0110000011000001100001000000, B=28'0110000011000001100000110000, Y=$memory\rom$rdmux[0][5][0]$a$2453
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][0]$a$2453 [6] $memory\rom$rdmux[0][5][0]$a$2453 [4] }
      New connections: { $memory\rom$rdmux[0][5][0]$a$2453 [27:7] $memory\rom$rdmux[0][5][0]$a$2453 [5] $memory\rom$rdmux[0][5][0]$a$2453 [3:0] } = { 21'011000001100000110000 $memory\rom$rdmux[0][5][0]$a$2453 [4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][13]$2587:
      Old ports: A=28'0001101011000001100000100000, B=28'0100000100011001101100001010, Y=$memory\rom$rdmux[0][5][6]$b$2472
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][6]$b$2472 [5] $memory\rom$rdmux[0][5][6]$b$2472 [1] }
      New connections: { $memory\rom$rdmux[0][5][6]$b$2472 [27:6] $memory\rom$rdmux[0][5][6]$b$2472 [4:2] $memory\rom$rdmux[0][5][6]$b$2472 [0] } = { 1'0 $memory\rom$rdmux[0][5][6]$b$2472 [1] 1'0 $memory\rom$rdmux[0][5][6]$b$2472 [5] $memory\rom$rdmux[0][5][6]$b$2472 [5] 1'0 $memory\rom$rdmux[0][5][6]$b$2472 [5] $memory\rom$rdmux[0][5][6]$b$2472 [1] $memory\rom$rdmux[0][5][6]$b$2472 [5] $memory\rom$rdmux[0][5][6]$b$2472 [5] 1'0 $memory\rom$rdmux[0][5][6]$b$2472 [1] $memory\rom$rdmux[0][5][6]$b$2472 [1] 5'00110 $memory\rom$rdmux[0][5][6]$b$2472 [1] $memory\rom$rdmux[0][5][6]$b$2472 [1] 3'000 $memory\rom$rdmux[0][5][6]$b$2472 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][16]$2596:
      Old ports: A=28'1000110100011001000000110001, B=28'0100000011011110000100100000, Y=$memory\rom$rdmux[0][5][8]$a$2477
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][8]$a$2477 [8] $memory\rom$rdmux[0][5][8]$a$2477 [0] }
      New connections: { $memory\rom$rdmux[0][5][8]$a$2477 [27:9] $memory\rom$rdmux[0][5][8]$a$2477 [7:1] } = { $memory\rom$rdmux[0][5][8]$a$2477 [0] $memory\rom$rdmux[0][5][8]$a$2477 [8] 2'00 $memory\rom$rdmux[0][5][8]$a$2477 [0] $memory\rom$rdmux[0][5][8]$a$2477 [0] 1'0 $memory\rom$rdmux[0][5][8]$a$2477 [0] $memory\rom$rdmux[0][5][8]$a$2477 [8] $memory\rom$rdmux[0][5][8]$a$2477 [8] 3'011 $memory\rom$rdmux[0][5][8]$a$2477 [8] $memory\rom$rdmux[0][5][8]$a$2477 [8] $memory\rom$rdmux[0][5][8]$a$2477 [0] 6'000001 $memory\rom$rdmux[0][5][8]$a$2477 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][23]$2617:
      Old ports: A=28'0100000011011010001000100000, B=28'0110000010000001101111000101, Y=$memory\rom$rdmux[0][5][11]$b$2487
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][11]$b$2487 [5] $memory\rom$rdmux[0][5][11]$b$2487 [0] }
      New connections: { $memory\rom$rdmux[0][5][11]$b$2487 [27:6] $memory\rom$rdmux[0][5][11]$b$2487 [4:1] } = { 2'01 $memory\rom$rdmux[0][5][11]$b$2487 [0] 6'000001 $memory\rom$rdmux[0][5][11]$b$2487 [5] 1'0 $memory\rom$rdmux[0][5][11]$b$2487 [5] $memory\rom$rdmux[0][5][11]$b$2487 [5] 1'0 $memory\rom$rdmux[0][5][11]$b$2487 [5] $memory\rom$rdmux[0][5][11]$b$2487 [0] $memory\rom$rdmux[0][5][11]$b$2487 [0] 2'01 $memory\rom$rdmux[0][5][11]$b$2487 [0] $memory\rom$rdmux[0][5][11]$b$2487 [0] $memory\rom$rdmux[0][5][11]$b$2487 [0] 2'00 $memory\rom$rdmux[0][5][11]$b$2487 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][20]$2608:
      Old ports: A=28'0100000011011101110000100000, B=28'0110001010000001101111000110, Y=$memory\rom$rdmux[0][5][10]$a$2483
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][10]$a$2483 [5] $memory\rom$rdmux[0][5][10]$a$2483 [1] }
      New connections: { $memory\rom$rdmux[0][5][10]$a$2483 [27:6] $memory\rom$rdmux[0][5][10]$a$2483 [4:2] $memory\rom$rdmux[0][5][10]$a$2483 [0] } = { 2'01 $memory\rom$rdmux[0][5][10]$a$2483 [1] 3'000 $memory\rom$rdmux[0][5][10]$a$2483 [1] 2'01 $memory\rom$rdmux[0][5][10]$a$2483 [5] 1'0 $memory\rom$rdmux[0][5][10]$a$2483 [5] $memory\rom$rdmux[0][5][10]$a$2483 [5] $memory\rom$rdmux[0][5][10]$a$2483 [5] 3'011 $memory\rom$rdmux[0][5][10]$a$2483 [5] $memory\rom$rdmux[0][5][10]$a$2483 [1] $memory\rom$rdmux[0][5][10]$a$2483 [1] $memory\rom$rdmux[0][5][10]$a$2483 [1] $memory\rom$rdmux[0][5][10]$a$2483 [1] 2'00 $memory\rom$rdmux[0][5][10]$a$2483 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][17]$2599:
      Old ports: A=28'0110000010000001101111000001, B=28'0110000011000001000000110111, Y=$memory\rom$rdmux[0][5][8]$b$2478
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][8]$b$2478 [6] $memory\rom$rdmux[0][5][8]$b$2478 [1] }
      New connections: { $memory\rom$rdmux[0][5][8]$b$2478 [27:7] $memory\rom$rdmux[0][5][8]$b$2478 [5:2] $memory\rom$rdmux[0][5][8]$b$2478 [0] } = { 9'011000001 $memory\rom$rdmux[0][5][8]$b$2478 [1] 6'000001 $memory\rom$rdmux[0][5][8]$b$2478 [6] 1'0 $memory\rom$rdmux[0][5][8]$b$2478 [6] $memory\rom$rdmux[0][5][8]$b$2478 [6] $memory\rom$rdmux[0][5][8]$b$2478 [6] $memory\rom$rdmux[0][5][8]$b$2478 [1] $memory\rom$rdmux[0][5][8]$b$2478 [1] 1'0 $memory\rom$rdmux[0][5][8]$b$2478 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][35]$2653:
      Old ports: A=28'0000000000000000000000001010, B=28'x, Y=$memory\rom$rdmux[0][5][17]$b$2505
      New ports: A=2'10, B=2'x, Y=$memory\rom$rdmux[0][5][17]$b$2505 [1:0]
      New connections: $memory\rom$rdmux[0][5][17]$b$2505 [27:2] = { $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [1:0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][31]$2641:
      Old ports: A=28'0100000011011101100010100000, B=28'0001010000110101100000110000, Y=$memory\rom$rdmux[0][5][15]$b$2499
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][15]$b$2499 [7] $memory\rom$rdmux[0][5][15]$b$2499 [4] }
      New connections: { $memory\rom$rdmux[0][5][15]$b$2499 [27:8] $memory\rom$rdmux[0][5][15]$b$2499 [6:5] $memory\rom$rdmux[0][5][15]$b$2499 [3:0] } = { 1'0 $memory\rom$rdmux[0][5][15]$b$2499 [7] 1'0 $memory\rom$rdmux[0][5][15]$b$2499 [4] 1'0 $memory\rom$rdmux[0][5][15]$b$2499 [4] 2'00 $memory\rom$rdmux[0][5][15]$b$2499 [7] $memory\rom$rdmux[0][5][15]$b$2499 [7] $memory\rom$rdmux[0][5][15]$b$2499 [4] 1'1 $memory\rom$rdmux[0][5][15]$b$2499 [7] 13'1011000010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][28]$2632:
      Old ports: A=28'0100000011000001100000100000, B=28'0110000010000001100000110000, Y=$memory\rom$rdmux[0][5][14]$a$2495
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][14]$a$2495 [18] $memory\rom$rdmux[0][5][14]$a$2495 [4] }
      New connections: { $memory\rom$rdmux[0][5][14]$a$2495 [27:19] $memory\rom$rdmux[0][5][14]$a$2495 [17:5] $memory\rom$rdmux[0][5][14]$a$2495 [3:0] } = { 2'01 $memory\rom$rdmux[0][5][14]$a$2495 [4] 23'00000100000110000010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][15]$2593:
      Old ports: A=28'0100000011001101100010100000, B=28'0110000010000001100010110000, Y=$memory\rom$rdmux[0][5][7]$b$2475
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][7]$b$2475 [14] $memory\rom$rdmux[0][5][7]$b$2475 [4] }
      New connections: { $memory\rom$rdmux[0][5][7]$b$2475 [27:15] $memory\rom$rdmux[0][5][7]$b$2475 [13:5] $memory\rom$rdmux[0][5][7]$b$2475 [3:0] } = { 2'01 $memory\rom$rdmux[0][5][7]$b$2475 [4] 6'000001 $memory\rom$rdmux[0][5][7]$b$2475 [14] 2'00 $memory\rom$rdmux[0][5][7]$b$2475 [14] 13'0110001010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][29]$2635:
      Old ports: A=28'0110111011001001000000110011, B=28'0100000011000110000110100000, Y=$memory\rom$rdmux[0][5][14]$b$2496
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][14]$b$2496 [7] $memory\rom$rdmux[0][5][14]$b$2496 [0] }
      New connections: { $memory\rom$rdmux[0][5][14]$b$2496 [27:8] $memory\rom$rdmux[0][5][14]$b$2496 [6:1] } = { 2'01 $memory\rom$rdmux[0][5][14]$b$2496 [0] 1'0 $memory\rom$rdmux[0][5][14]$b$2496 [0] $memory\rom$rdmux[0][5][14]$b$2496 [0] $memory\rom$rdmux[0][5][14]$b$2496 [0] 5'01100 $memory\rom$rdmux[0][5][14]$b$2496 [0] $memory\rom$rdmux[0][5][14]$b$2496 [7] $memory\rom$rdmux[0][5][14]$b$2496 [7] $memory\rom$rdmux[0][5][14]$b$2496 [0] 3'000 $memory\rom$rdmux[0][5][14]$b$2496 [7] 2'01 $memory\rom$rdmux[0][5][14]$b$2496 [0] 2'00 $memory\rom$rdmux[0][5][14]$b$2496 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][24]$2620:
      Old ports: A=28'0110011011000101000000110000, B=28'0100000011000101100000100000, Y=$memory\rom$rdmux[0][5][12]$a$2489
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][12]$a$2489 [11] $memory\rom$rdmux[0][5][12]$a$2489 [4] }
      New connections: { $memory\rom$rdmux[0][5][12]$a$2489 [27:12] $memory\rom$rdmux[0][5][12]$a$2489 [10:5] $memory\rom$rdmux[0][5][12]$a$2489 [3:0] } = { 2'01 $memory\rom$rdmux[0][5][12]$a$2489 [4] 2'00 $memory\rom$rdmux[0][5][12]$a$2489 [4] $memory\rom$rdmux[0][5][12]$a$2489 [4] 19'0110001010000010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][33]$2647:
      Old ports: A=28'0100000011000001100000100000, B=28'1000110010000010001100110110, Y=$memory\rom$rdmux[0][5][16]$b$2502
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][16]$b$2502 [11] $memory\rom$rdmux[0][5][16]$b$2502 [1] }
      New connections: { $memory\rom$rdmux[0][5][16]$b$2502 [27:12] $memory\rom$rdmux[0][5][16]$b$2502 [10:2] $memory\rom$rdmux[0][5][16]$b$2502 [0] } = { $memory\rom$rdmux[0][5][16]$b$2502 [1] $memory\rom$rdmux[0][5][16]$b$2502 [11] 2'00 $memory\rom$rdmux[0][5][16]$b$2502 [1] $memory\rom$rdmux[0][5][16]$b$2502 [1] 3'001 $memory\rom$rdmux[0][5][16]$b$2502 [11] 4'0000 $memory\rom$rdmux[0][5][16]$b$2502 [1] $memory\rom$rdmux[0][5][16]$b$2502 [11] 1'0 $memory\rom$rdmux[0][5][16]$b$2502 [1] $memory\rom$rdmux[0][5][16]$b$2502 [1] 3'001 $memory\rom$rdmux[0][5][16]$b$2502 [1] 1'0 $memory\rom$rdmux[0][5][16]$b$2502 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][18]$2602:
      Old ports: A=28'0100000011001101100100100000, B=28'0110000010000001101100110010, Y=$memory\rom$rdmux[0][5][9]$a$2480
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][9]$a$2480 [14] $memory\rom$rdmux[0][5][9]$a$2480 [1] }
      New connections: { $memory\rom$rdmux[0][5][9]$a$2480 [27:15] $memory\rom$rdmux[0][5][9]$a$2480 [13:2] $memory\rom$rdmux[0][5][9]$a$2480 [0] } = { 2'01 $memory\rom$rdmux[0][5][9]$a$2480 [1] 6'000001 $memory\rom$rdmux[0][5][9]$a$2480 [14] 2'00 $memory\rom$rdmux[0][5][9]$a$2480 [14] 4'0110 $memory\rom$rdmux[0][5][9]$a$2480 [1] 4'1001 $memory\rom$rdmux[0][5][9]$a$2480 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][22]$2614:
      Old ports: A=28'0110000010000001100011000011, B=28'0110011011011001000000110000, Y=$memory\rom$rdmux[0][5][11]$a$2486
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][11]$a$2486 [4] $memory\rom$rdmux[0][5][11]$a$2486 [0] }
      New connections: { $memory\rom$rdmux[0][5][11]$a$2486 [27:5] $memory\rom$rdmux[0][5][11]$a$2486 [3:1] } = { 5'01100 $memory\rom$rdmux[0][5][11]$a$2486 [4] $memory\rom$rdmux[0][5][11]$a$2486 [4] 2'01 $memory\rom$rdmux[0][5][11]$a$2486 [4] 1'0 $memory\rom$rdmux[0][5][11]$a$2486 [4] $memory\rom$rdmux[0][5][11]$a$2486 [4] 3'001 $memory\rom$rdmux[0][5][11]$a$2486 [0] 3'000 $memory\rom$rdmux[0][5][11]$a$2486 [0] $memory\rom$rdmux[0][5][11]$a$2486 [0] $memory\rom$rdmux[0][5][11]$a$2486 [4] 2'00 $memory\rom$rdmux[0][5][11]$a$2486 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][12]$2584:
      Old ports: A=28'0110000010000010001101000101, B=28'0110000011100001000000110000, Y=$memory\rom$rdmux[0][5][6]$a$2471
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][6]$a$2471 [4] $memory\rom$rdmux[0][5][6]$a$2471 [0] }
      New connections: { $memory\rom$rdmux[0][5][6]$a$2471 [27:5] $memory\rom$rdmux[0][5][6]$a$2471 [3:1] } = { 9'011000001 $memory\rom$rdmux[0][5][6]$a$2471 [4] $memory\rom$rdmux[0][5][6]$a$2471 [4] 3'000 $memory\rom$rdmux[0][5][6]$a$2471 [0] $memory\rom$rdmux[0][5][6]$a$2471 [4] 2'00 $memory\rom$rdmux[0][5][6]$a$2471 [0] $memory\rom$rdmux[0][5][6]$a$2471 [0] 1'0 $memory\rom$rdmux[0][5][6]$a$2471 [0] $memory\rom$rdmux[0][5][6]$a$2471 [4] 1'0 $memory\rom$rdmux[0][5][6]$a$2471 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][19]$2605:
      Old ports: A=28'0110000011000001000000110001, B=28'0110011011100100010100001101, Y=$memory\rom$rdmux[0][5][9]$b$2481
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][9]$b$2481 [4] $memory\rom$rdmux[0][5][9]$b$2481 [2] }
      New connections: { $memory\rom$rdmux[0][5][9]$b$2481 [27:5] $memory\rom$rdmux[0][5][9]$b$2481 [3] $memory\rom$rdmux[0][5][9]$b$2481 [1:0] } = { 5'01100 $memory\rom$rdmux[0][5][9]$b$2481 [2] $memory\rom$rdmux[0][5][9]$b$2481 [2] 3'011 $memory\rom$rdmux[0][5][9]$b$2481 [2] 2'00 $memory\rom$rdmux[0][5][9]$b$2481 [2] 1'0 $memory\rom$rdmux[0][5][9]$b$2481 [4] 1'0 $memory\rom$rdmux[0][5][9]$b$2481 [2] 1'0 $memory\rom$rdmux[0][5][9]$b$2481 [2] 2'00 $memory\rom$rdmux[0][5][9]$b$2481 [4] $memory\rom$rdmux[0][5][9]$b$2481 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][34]$2650:
      Old ports: A=28'1000110011000101000000110000, B=28'0001101100010110001100100000, Y=$memory\rom$rdmux[0][5][17]$a$2504
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][17]$a$2504 [8] $memory\rom$rdmux[0][5][17]$a$2504 [4] }
      New connections: { $memory\rom$rdmux[0][5][17]$a$2504 [27:9] $memory\rom$rdmux[0][5][17]$a$2504 [7:5] $memory\rom$rdmux[0][5][17]$a$2504 [3:0] } = { $memory\rom$rdmux[0][5][17]$a$2504 [4] 2'00 $memory\rom$rdmux[0][5][17]$a$2504 [8] 1'1 $memory\rom$rdmux[0][5][17]$a$2504 [4] $memory\rom$rdmux[0][5][17]$a$2504 [8] $memory\rom$rdmux[0][5][17]$a$2504 [8] $memory\rom$rdmux[0][5][17]$a$2504 [4] $memory\rom$rdmux[0][5][17]$a$2504 [4] 1'0 $memory\rom$rdmux[0][5][17]$a$2504 [8] 2'01 $memory\rom$rdmux[0][5][17]$a$2504 [8] $memory\rom$rdmux[0][5][17]$a$2504 [4] 2'00 $memory\rom$rdmux[0][5][17]$a$2504 [8] 7'0010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][27]$2629:
      Old ports: A=28'0110001010000001100000110000, B=28'0110000011000001000000110011, Y=$memory\rom$rdmux[0][5][13]$b$2493
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][13]$b$2493 [11] $memory\rom$rdmux[0][5][13]$b$2493 [0] }
      New connections: { $memory\rom$rdmux[0][5][13]$b$2493 [27:12] $memory\rom$rdmux[0][5][13]$b$2493 [10:1] } = { 6'011000 $memory\rom$rdmux[0][5][13]$b$2493 [11] 2'01 $memory\rom$rdmux[0][5][13]$b$2493 [0] 15'000001000001100 $memory\rom$rdmux[0][5][13]$b$2493 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][25]$2623:
      Old ports: A=28'0110000010000001100010110000, B=28'0110110000101000011010110001, Y=$memory\rom$rdmux[0][5][12]$b$2490
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][12]$b$2490 [11] $memory\rom$rdmux[0][5][12]$b$2490 [0] }
      New connections: { $memory\rom$rdmux[0][5][12]$b$2490 [27:12] $memory\rom$rdmux[0][5][12]$b$2490 [10:1] } = { 4'0110 $memory\rom$rdmux[0][5][12]$b$2490 [0] $memory\rom$rdmux[0][5][12]$b$2490 [0] 2'00 $memory\rom$rdmux[0][5][12]$b$2490 [11] 1'0 $memory\rom$rdmux[0][5][12]$b$2490 [0] 1'0 $memory\rom$rdmux[0][5][12]$b$2490 [0] 2'00 $memory\rom$rdmux[0][5][12]$b$2490 [11] $memory\rom$rdmux[0][5][12]$b$2490 [0] $memory\rom$rdmux[0][5][12]$b$2490 [0] 8'01011000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][30]$2638:
      Old ports: A=28'0110001010000001100000110000, B=28'0110111011000001000000110011, Y=$memory\rom$rdmux[0][5][15]$a$2498
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][15]$a$2498 [11] $memory\rom$rdmux[0][5][15]$a$2498 [0] }
      New connections: { $memory\rom$rdmux[0][5][15]$a$2498 [27:12] $memory\rom$rdmux[0][5][15]$a$2498 [10:1] } = { 4'0110 $memory\rom$rdmux[0][5][15]$a$2498 [0] $memory\rom$rdmux[0][5][15]$a$2498 [0] 3'101 $memory\rom$rdmux[0][5][15]$a$2498 [0] 15'000001000001100 $memory\rom$rdmux[0][5][15]$a$2498 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][21]$2611:
      Old ports: A=28'0110011011000001000000110001, B=28'0100000011011101100100100000, Y=$memory\rom$rdmux[0][5][10]$b$2484
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][10]$b$2484 [8] $memory\rom$rdmux[0][5][10]$b$2484 [0] }
      New connections: { $memory\rom$rdmux[0][5][10]$b$2484 [27:9] $memory\rom$rdmux[0][5][10]$b$2484 [7:1] } = { 2'01 $memory\rom$rdmux[0][5][10]$b$2484 [0] 2'00 $memory\rom$rdmux[0][5][10]$b$2484 [0] $memory\rom$rdmux[0][5][10]$b$2484 [0] 4'0110 $memory\rom$rdmux[0][5][10]$b$2484 [8] $memory\rom$rdmux[0][5][10]$b$2484 [8] $memory\rom$rdmux[0][5][10]$b$2484 [8] 2'01 $memory\rom$rdmux[0][5][10]$b$2484 [8] 5'00001 $memory\rom$rdmux[0][5][10]$b$2484 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][11]$2581:
      Old ports: A=28'0110100011000001000000110000, B=28'0100000011000001100000100000, Y=$memory\rom$rdmux[0][5][5]$b$2469
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][5]$b$2469 [11] $memory\rom$rdmux[0][5][5]$b$2469 [4] }
      New connections: { $memory\rom$rdmux[0][5][5]$b$2469 [27:12] $memory\rom$rdmux[0][5][5]$b$2469 [10:5] $memory\rom$rdmux[0][5][5]$b$2469 [3:0] } = { 2'01 $memory\rom$rdmux[0][5][5]$b$2469 [4] 1'0 $memory\rom$rdmux[0][5][5]$b$2469 [4] 21'000110000010000010000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][26]$2626:
      Old ports: A=28'0110000011100001000000110111, B=28'0100000011000001100000100000, Y=$memory\rom$rdmux[0][5][13]$a$2492
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][13]$a$2492 [11] $memory\rom$rdmux[0][5][13]$a$2492 [0] }
      New connections: { $memory\rom$rdmux[0][5][13]$a$2492 [27:12] $memory\rom$rdmux[0][5][13]$a$2492 [10:1] } = { 2'01 $memory\rom$rdmux[0][5][13]$a$2492 [0] 7'0000011 $memory\rom$rdmux[0][5][13]$a$2492 [0] 11'00001000001 $memory\rom$rdmux[0][5][13]$a$2492 [0] 1'0 $memory\rom$rdmux[0][5][13]$a$2492 [0] $memory\rom$rdmux[0][5][13]$a$2492 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][32]$2644:
      Old ports: A=28'0110010010000001100110110010, B=28'0110001100010101000000110110, Y=$memory\rom$rdmux[0][5][16]$a$2501
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][16]$a$2501 [7] $memory\rom$rdmux[0][5][16]$a$2501 [2] }
      New connections: { $memory\rom$rdmux[0][5][16]$a$2501 [27:8] $memory\rom$rdmux[0][5][16]$a$2501 [6:3] $memory\rom$rdmux[0][5][16]$a$2501 [1:0] } = { 5'01100 $memory\rom$rdmux[0][5][16]$a$2501 [7] $memory\rom$rdmux[0][5][16]$a$2501 [2] $memory\rom$rdmux[0][5][16]$a$2501 [2] $memory\rom$rdmux[0][5][16]$a$2501 [7] 2'00 $memory\rom$rdmux[0][5][16]$a$2501 [2] 1'0 $memory\rom$rdmux[0][5][16]$a$2501 [2] 2'01 $memory\rom$rdmux[0][5][16]$a$2501 [7] 2'00 $memory\rom$rdmux[0][5][16]$a$2501 [7] 6'011010 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][10]$2578:
      Old ports: A=28'0100000011000101100000100000, B=28'0110010010000001100110110010, Y=$memory\rom$rdmux[0][5][5]$a$2468
      New ports: A=2'10, B=2'01, Y={ $memory\rom$rdmux[0][5][5]$a$2468 [14] $memory\rom$rdmux[0][5][5]$a$2468 [1] }
      New connections: { $memory\rom$rdmux[0][5][5]$a$2468 [27:15] $memory\rom$rdmux[0][5][5]$a$2468 [13:2] $memory\rom$rdmux[0][5][5]$a$2468 [0] } = { 2'01 $memory\rom$rdmux[0][5][5]$a$2468 [1] 2'00 $memory\rom$rdmux[0][5][5]$a$2468 [1] 3'001 $memory\rom$rdmux[0][5][5]$a$2468 [14] 8'00001100 $memory\rom$rdmux[0][5][5]$a$2468 [1] $memory\rom$rdmux[0][5][5]$a$2468 [1] 2'01 $memory\rom$rdmux[0][5][5]$a$2468 [1] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$procmux$993:
      Old ports: A=4'100x, B=4'0001, Y=$flatten\FemtoRV32.$procmux$993_Y
      New ports: A=2'1x, B=2'01, Y={ $flatten\FemtoRV32.$procmux$993_Y [3] $flatten\FemtoRV32.$procmux$993_Y [0] }
      New connections: $flatten\FemtoRV32.$procmux$993_Y [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$925:
      Old ports: A={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [5] \FemtoRV32.instr [28:23] \FemtoRV32.instr [9:6] 1'0 }, B={ \FemtoRV32.instr [28:10] 12'000000000000 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$925_Y [30:0]
      New ports: A={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [5] \FemtoRV32.instr [28:23] \FemtoRV32.instr [9:6] }, B={ \FemtoRV32.instr [28:10] 11'00000000000 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$925_Y [30:1]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$925_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$933:
      Old ports: A=0, B={ \FemtoRV32.instr [29:10] 12'000000000000 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$933_Y
      New ports: A=20'00000000000000000000, B=\FemtoRV32.instr [29:10], Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$933_Y [31:12]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$933_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$957:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$957_Y
      New ports: A=2'01, B=2'10, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$957_Y [3:2]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$957_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [0] }
      New connections: { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [3] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [1] } = { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:358$984:
      Old ports: A=4'0001, B=4'1000, Y=$auto$wreduce.cc:514:run$1951 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:514:run$1951 [3] $auto$wreduce.cc:514:run$1951 [0] }
      New connections: $auto$wreduce.cc:514:run$1951 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][6][14]$2590:
      Old ports: A=28'0110001010000001100001000110, B=28'1000110100011001000001000110, Y=$memory\rom$rdmux[0][5][7]$a$2474
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][5][7]$a$2474 [15] $memory\rom$rdmux[0][5][7]$a$2474 [11] }
      New connections: { $memory\rom$rdmux[0][5][7]$a$2474 [27:16] $memory\rom$rdmux[0][5][7]$a$2474 [14:12] $memory\rom$rdmux[0][5][7]$a$2474 [10:0] } = { $memory\rom$rdmux[0][5][7]$a$2474 [15] $memory\rom$rdmux[0][5][7]$a$2474 [11] $memory\rom$rdmux[0][5][7]$a$2474 [11] 1'0 $memory\rom$rdmux[0][5][7]$a$2474 [15] $memory\rom$rdmux[0][5][7]$a$2474 [15] $memory\rom$rdmux[0][5][7]$a$2474 [11] $memory\rom$rdmux[0][5][7]$a$2474 [15] $memory\rom$rdmux[0][5][7]$a$2474 [11] 2'00 $memory\rom$rdmux[0][5][7]$a$2474 [15] 14'00100001000110 }
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][17]$2503:
      Old ports: A=$memory\rom$rdmux[0][5][17]$a$2504, B=$memory\rom$rdmux[0][5][17]$b$2505, Y=$memory\rom$rdmux[0][4][8]$b$2430
      New ports: A={ $memory\rom$rdmux[0][5][17]$a$2504 [8] 1'1 $memory\rom$rdmux[0][5][17]$a$2504 [4] 2'00 }, B={ $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [0] $memory\rom$rdmux[0][5][17]$b$2505 [1:0] }, Y={ $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [5:4] $memory\rom$rdmux[0][4][8]$b$2430 [1:0] }
      New connections: { $memory\rom$rdmux[0][4][8]$b$2430 [27:9] $memory\rom$rdmux[0][4][8]$b$2430 [7:6] $memory\rom$rdmux[0][4][8]$b$2430 [3:2] } = { $memory\rom$rdmux[0][4][8]$b$2430 [4] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [5:4] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [4] $memory\rom$rdmux[0][4][8]$b$2430 [4] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [5] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [4] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [1:0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][16]$2500:
      Old ports: A=$memory\rom$rdmux[0][5][16]$a$2501, B=$memory\rom$rdmux[0][5][16]$b$2502, Y=$memory\rom$rdmux[0][4][8]$a$2429
      New ports: A={ 1'1 $memory\rom$rdmux[0][5][16]$a$2501 [7] 1'0 $memory\rom$rdmux[0][5][16]$a$2501 [2] 1'1 $memory\rom$rdmux[0][5][16]$a$2501 [7] 1'0 $memory\rom$rdmux[0][5][16]$a$2501 [7] $memory\rom$rdmux[0][5][16]$a$2501 [7] $memory\rom$rdmux[0][5][16]$a$2501 [2] 1'1 }, B={ 2'01 $memory\rom$rdmux[0][5][16]$b$2502 [11] 1'0 $memory\rom$rdmux[0][5][16]$b$2502 [11] $memory\rom$rdmux[0][5][16]$b$2502 [11] $memory\rom$rdmux[0][5][16]$b$2502 [1] $memory\rom$rdmux[0][5][16]$b$2502 [1] 1'0 $memory\rom$rdmux[0][5][16]$b$2502 [1] $memory\rom$rdmux[0][5][16]$b$2502 [1] }, Y={ $memory\rom$rdmux[0][4][8]$a$2429 [25] $memory\rom$rdmux[0][4][8]$a$2429 [19:18] $memory\rom$rdmux[0][4][8]$a$2429 [14] $memory\rom$rdmux[0][4][8]$a$2429 [12:11] $memory\rom$rdmux[0][4][8]$a$2429 [9:7] $memory\rom$rdmux[0][4][8]$a$2429 [2:1] }
      New connections: { $memory\rom$rdmux[0][4][8]$a$2429 [27:26] $memory\rom$rdmux[0][4][8]$a$2429 [24:20] $memory\rom$rdmux[0][4][8]$a$2429 [17:15] $memory\rom$rdmux[0][4][8]$a$2429 [13] $memory\rom$rdmux[0][4][8]$a$2429 [10] $memory\rom$rdmux[0][4][8]$a$2429 [6:3] $memory\rom$rdmux[0][4][8]$a$2429 [0] } = { $memory\rom$rdmux[0][4][8]$a$2429 [9] $memory\rom$rdmux[0][4][8]$a$2429 [12] 1'0 $memory\rom$rdmux[0][4][8]$a$2429 [9:8] $memory\rom$rdmux[0][4][8]$a$2429 [14] $memory\rom$rdmux[0][4][8]$a$2429 [14] 1'0 $memory\rom$rdmux[0][4][8]$a$2429 [14] 1'0 $memory\rom$rdmux[0][4][8]$a$2429 [9] 3'001 $memory\rom$rdmux[0][4][8]$a$2429 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][15]$2497:
      Old ports: A=$memory\rom$rdmux[0][5][15]$a$2498, B=$memory\rom$rdmux[0][5][15]$b$2499, Y=$memory\rom$rdmux[0][4][7]$b$2427
      New ports: A={ $memory\rom$rdmux[0][5][15]$a$2498 [0] 2'11 $memory\rom$rdmux[0][5][15]$a$2498 [0] 2'00 $memory\rom$rdmux[0][5][15]$a$2498 [11] 2'01 $memory\rom$rdmux[0][5][15]$a$2498 [0] }, B={ $memory\rom$rdmux[0][5][15]$b$2499 [4] 1'0 $memory\rom$rdmux[0][5][15]$b$2499 [7] $memory\rom$rdmux[0][5][15]$b$2499 [7] $memory\rom$rdmux[0][5][15]$b$2499 [4] 2'11 $memory\rom$rdmux[0][5][15]$b$2499 [7] $memory\rom$rdmux[0][5][15]$b$2499 [4] 1'0 }, Y={ $memory\rom$rdmux[0][4][7]$b$2427 [22:21] $memory\rom$rdmux[0][4][7]$b$2427 [19:17] $memory\rom$rdmux[0][4][7]$b$2427 [14] $memory\rom$rdmux[0][4][7]$b$2427 [11] $memory\rom$rdmux[0][4][7]$b$2427 [7] $memory\rom$rdmux[0][4][7]$b$2427 [4] $memory\rom$rdmux[0][4][7]$b$2427 [0] }
      New connections: { $memory\rom$rdmux[0][4][7]$b$2427 [27:23] $memory\rom$rdmux[0][4][7]$b$2427 [20] $memory\rom$rdmux[0][4][7]$b$2427 [16:15] $memory\rom$rdmux[0][4][7]$b$2427 [13:12] $memory\rom$rdmux[0][4][7]$b$2427 [10:8] $memory\rom$rdmux[0][4][7]$b$2427 [6:5] $memory\rom$rdmux[0][4][7]$b$2427 [3:1] } = { 1'0 $memory\rom$rdmux[0][4][7]$b$2427 [19] $memory\rom$rdmux[0][4][7]$b$2427 [21] $memory\rom$rdmux[0][4][7]$b$2427 [17] $memory\rom$rdmux[0][4][7]$b$2427 [0] 1'0 $memory\rom$rdmux[0][4][7]$b$2427 [14] $memory\rom$rdmux[0][4][7]$b$2427 [7] 9'010000100 $memory\rom$rdmux[0][4][7]$b$2427 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][14]$2494:
      Old ports: A=$memory\rom$rdmux[0][5][14]$a$2495, B=$memory\rom$rdmux[0][5][14]$b$2496, Y=$memory\rom$rdmux[0][4][7]$a$2426
      New ports: A={ $memory\rom$rdmux[0][5][14]$a$2495 [18] 3'110 $memory\rom$rdmux[0][5][14]$a$2495 [4] 1'0 }, B={ 1'1 $memory\rom$rdmux[0][5][14]$b$2496 [0] 1'0 $memory\rom$rdmux[0][5][14]$b$2496 [7] $memory\rom$rdmux[0][5][14]$b$2496 [0] $memory\rom$rdmux[0][5][14]$b$2496 [0] }, Y={ $memory\rom$rdmux[0][4][7]$a$2426 [18] $memory\rom$rdmux[0][4][7]$a$2426 [12:11] $memory\rom$rdmux[0][4][7]$a$2426 [7] $memory\rom$rdmux[0][4][7]$a$2426 [4] $memory\rom$rdmux[0][4][7]$a$2426 [0] }
      New connections: { $memory\rom$rdmux[0][4][7]$a$2426 [27:19] $memory\rom$rdmux[0][4][7]$a$2426 [17:13] $memory\rom$rdmux[0][4][7]$a$2426 [10:8] $memory\rom$rdmux[0][4][7]$a$2426 [6:5] $memory\rom$rdmux[0][4][7]$a$2426 [3:1] } = { 2'01 $memory\rom$rdmux[0][4][7]$a$2426 [4] 1'0 $memory\rom$rdmux[0][4][7]$a$2426 [0] $memory\rom$rdmux[0][4][7]$a$2426 [0] $memory\rom$rdmux[0][4][7]$a$2426 [0] 4'0100 $memory\rom$rdmux[0][4][7]$a$2426 [0] $memory\rom$rdmux[0][4][7]$a$2426 [7] $memory\rom$rdmux[0][4][7]$a$2426 [7] 2'00 $memory\rom$rdmux[0][4][7]$a$2426 [7] 4'0100 $memory\rom$rdmux[0][4][7]$a$2426 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][13]$2491:
      Old ports: A=$memory\rom$rdmux[0][5][13]$a$2492, B=$memory\rom$rdmux[0][5][13]$b$2493, Y=$memory\rom$rdmux[0][4][6]$b$2424
      New ports: A={ 2'01 $memory\rom$rdmux[0][5][13]$a$2492 [11] $memory\rom$rdmux[0][5][13]$a$2492 [0] $memory\rom$rdmux[0][5][13]$a$2492 [0] $memory\rom$rdmux[0][5][13]$a$2492 [0] }, B={ $memory\rom$rdmux[0][5][13]$b$2493 [11] $memory\rom$rdmux[0][5][13]$b$2493 [0] $memory\rom$rdmux[0][5][13]$b$2493 [11] 2'10 $memory\rom$rdmux[0][5][13]$b$2493 [0] }, Y={ $memory\rom$rdmux[0][4][6]$b$2424 [21] $memory\rom$rdmux[0][4][6]$b$2424 [18] $memory\rom$rdmux[0][4][6]$b$2424 [11] $memory\rom$rdmux[0][4][6]$b$2424 [4] $memory\rom$rdmux[0][4][6]$b$2424 [2] $memory\rom$rdmux[0][4][6]$b$2424 [0] }
      New connections: { $memory\rom$rdmux[0][4][6]$b$2424 [27:22] $memory\rom$rdmux[0][4][6]$b$2424 [20:19] $memory\rom$rdmux[0][4][6]$b$2424 [17:12] $memory\rom$rdmux[0][4][6]$b$2424 [10:5] $memory\rom$rdmux[0][4][6]$b$2424 [3] $memory\rom$rdmux[0][4][6]$b$2424 [1] } = { 2'01 $memory\rom$rdmux[0][4][6]$b$2424 [4] 5'00001 $memory\rom$rdmux[0][4][6]$b$2424 [2] 12'000010000010 $memory\rom$rdmux[0][4][6]$b$2424 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][12]$2488:
      Old ports: A=$memory\rom$rdmux[0][5][12]$a$2489, B=$memory\rom$rdmux[0][5][12]$b$2490, Y=$memory\rom$rdmux[0][4][6]$a$2423
      New ports: A={ $memory\rom$rdmux[0][5][12]$a$2489 [4] $memory\rom$rdmux[0][5][12]$a$2489 [4] 2'11 $memory\rom$rdmux[0][5][12]$a$2489 [11] 1'0 $memory\rom$rdmux[0][5][12]$a$2489 [4] 1'0 }, B={ $memory\rom$rdmux[0][5][12]$b$2490 [0] 2'00 $memory\rom$rdmux[0][5][12]$b$2490 [11] $memory\rom$rdmux[0][5][12]$b$2490 [11] 2'11 $memory\rom$rdmux[0][5][12]$b$2490 [0] }, Y={ $memory\rom$rdmux[0][4][6]$a$2423 [22:21] $memory\rom$rdmux[0][4][6]$a$2423 [14] $memory\rom$rdmux[0][4][6]$a$2423 [12:11] $memory\rom$rdmux[0][4][6]$a$2423 [7] $memory\rom$rdmux[0][4][6]$a$2423 [4] $memory\rom$rdmux[0][4][6]$a$2423 [0] }
      New connections: { $memory\rom$rdmux[0][4][6]$a$2423 [27:23] $memory\rom$rdmux[0][4][6]$a$2423 [20:15] $memory\rom$rdmux[0][4][6]$a$2423 [13] $memory\rom$rdmux[0][4][6]$a$2423 [10:8] $memory\rom$rdmux[0][4][6]$a$2423 [6:5] $memory\rom$rdmux[0][4][6]$a$2423 [3:1] } = { 2'01 $memory\rom$rdmux[0][4][6]$a$2423 [4] 1'0 $memory\rom$rdmux[0][4][6]$a$2423 [0] 1'0 $memory\rom$rdmux[0][4][6]$a$2423 [12] $memory\rom$rdmux[0][4][6]$a$2423 [14] $memory\rom$rdmux[0][4][6]$a$2423 [0] 1'0 $memory\rom$rdmux[0][4][6]$a$2423 [0] 1'0 $memory\rom$rdmux[0][4][6]$a$2423 [0] $memory\rom$rdmux[0][4][6]$a$2423 [0] 6'001000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][11]$2485:
      Old ports: A=$memory\rom$rdmux[0][5][11]$a$2486, B=$memory\rom$rdmux[0][5][11]$b$2487, Y=$memory\rom$rdmux[0][4][5]$b$2421
      New ports: A={ 3'010 $memory\rom$rdmux[0][5][11]$a$2486 [4] $memory\rom$rdmux[0][5][11]$a$2486 [4] 1'0 $memory\rom$rdmux[0][5][11]$a$2486 [0] $memory\rom$rdmux[0][5][11]$a$2486 [0] }, B={ $memory\rom$rdmux[0][5][11]$b$2487 [5] $memory\rom$rdmux[0][5][11]$b$2487 [0] 1'1 $memory\rom$rdmux[0][5][11]$b$2487 [5] 1'0 $memory\rom$rdmux[0][5][11]$b$2487 [0] 1'0 $memory\rom$rdmux[0][5][11]$b$2487 [0] }, Y={ $memory\rom$rdmux[0][4][5]$b$2421 [13:12] $memory\rom$rdmux[0][4][5]$b$2421 [9] $memory\rom$rdmux[0][4][5]$b$2421 [5:4] $memory\rom$rdmux[0][4][5]$b$2421 [2:0] }
      New connections: { $memory\rom$rdmux[0][4][5]$b$2421 [27:14] $memory\rom$rdmux[0][4][5]$b$2421 [11:10] $memory\rom$rdmux[0][4][5]$b$2421 [8:6] $memory\rom$rdmux[0][4][5]$b$2421 [3] } = { 2'01 $memory\rom$rdmux[0][4][5]$b$2421 [12] 2'00 $memory\rom$rdmux[0][4][5]$b$2421 [4] $memory\rom$rdmux[0][4][5]$b$2421 [4] 2'01 $memory\rom$rdmux[0][4][5]$b$2421 [5] 1'0 $memory\rom$rdmux[0][4][5]$b$2421 [5] $memory\rom$rdmux[0][4][5]$b$2421 [5] 1'0 $memory\rom$rdmux[0][4][5]$b$2421 [0] 1'0 $memory\rom$rdmux[0][4][5]$b$2421 [2] $memory\rom$rdmux[0][4][5]$b$2421 [0] $memory\rom$rdmux[0][4][5]$b$2421 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][10]$2482:
      Old ports: A=$memory\rom$rdmux[0][5][10]$a$2483, B=$memory\rom$rdmux[0][5][10]$b$2484, Y=$memory\rom$rdmux[0][4][5]$a$2420
      New ports: A={ $memory\rom$rdmux[0][5][10]$a$2483 [1] $memory\rom$rdmux[0][5][10]$a$2483 [5] 1'1 $memory\rom$rdmux[0][5][10]$a$2483 [5] $memory\rom$rdmux[0][5][10]$a$2483 [1] $memory\rom$rdmux[0][5][10]$a$2483 [5] $memory\rom$rdmux[0][5][10]$a$2483 [1] 1'0 }, B={ $memory\rom$rdmux[0][5][10]$b$2484 [0] $memory\rom$rdmux[0][5][10]$b$2484 [8] $memory\rom$rdmux[0][5][10]$b$2484 [8] 1'0 $memory\rom$rdmux[0][5][10]$b$2484 [8] 2'10 $memory\rom$rdmux[0][5][10]$b$2484 [0] }, Y={ $memory\rom$rdmux[0][4][5]$a$2420 [21] $memory\rom$rdmux[0][4][5]$a$2420 [14] $memory\rom$rdmux[0][4][5]$a$2420 [11:10] $memory\rom$rdmux[0][4][5]$a$2420 [8] $memory\rom$rdmux[0][4][5]$a$2420 [5] $memory\rom$rdmux[0][4][5]$a$2420 [1:0] }
      New connections: { $memory\rom$rdmux[0][4][5]$a$2420 [27:22] $memory\rom$rdmux[0][4][5]$a$2420 [20:15] $memory\rom$rdmux[0][4][5]$a$2420 [13:12] $memory\rom$rdmux[0][4][5]$a$2420 [9] $memory\rom$rdmux[0][4][5]$a$2420 [7:6] $memory\rom$rdmux[0][4][5]$a$2420 [4:2] } = { 2'01 $memory\rom$rdmux[0][4][5]$a$2420 [21] 2'00 $memory\rom$rdmux[0][4][5]$a$2420 [0] 2'01 $memory\rom$rdmux[0][4][5]$a$2420 [5] 1'0 $memory\rom$rdmux[0][4][5]$a$2420 [14] $memory\rom$rdmux[0][4][5]$a$2420 [14] 2'01 $memory\rom$rdmux[0][4][5]$a$2420 [1] $memory\rom$rdmux[0][4][5]$a$2420 [1] $memory\rom$rdmux[0][4][5]$a$2420 [1:0] 1'0 $memory\rom$rdmux[0][4][5]$a$2420 [1] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][9]$2479:
      Old ports: A=$memory\rom$rdmux[0][5][9]$a$2480, B=$memory\rom$rdmux[0][5][9]$b$2481, Y=$memory\rom$rdmux[0][4][4]$b$2418
      New ports: A={ $memory\rom$rdmux[0][5][9]$a$2480 [1] $memory\rom$rdmux[0][5][9]$a$2480 [14] $memory\rom$rdmux[0][5][9]$a$2480 [14] $memory\rom$rdmux[0][5][9]$a$2480 [14] 3'111 $memory\rom$rdmux[0][5][9]$a$2480 [1] 1'0 $memory\rom$rdmux[0][5][9]$a$2480 [1] 1'0 }, B={ 3'110 $memory\rom$rdmux[0][5][9]$b$2481 [2] 1'0 $memory\rom$rdmux[0][5][9]$b$2481 [2] $memory\rom$rdmux[0][5][9]$b$2481 [4] $memory\rom$rdmux[0][5][9]$b$2481 [4] $memory\rom$rdmux[0][5][9]$b$2481 [2] 2'01 }, Y={ $memory\rom$rdmux[0][4][4]$b$2418 [25] $memory\rom$rdmux[0][4][4]$b$2418 [18] $memory\rom$rdmux[0][4][4]$b$2418 [15:14] $memory\rom$rdmux[0][4][4]$b$2418 [11] $memory\rom$rdmux[0][4][4]$b$2418 [8] $memory\rom$rdmux[0][4][4]$b$2418 [5:4] $memory\rom$rdmux[0][4][4]$b$2418 [2:0] }
      New connections: { $memory\rom$rdmux[0][4][4]$b$2418 [27:26] $memory\rom$rdmux[0][4][4]$b$2418 [24:19] $memory\rom$rdmux[0][4][4]$b$2418 [17:16] $memory\rom$rdmux[0][4][4]$b$2418 [13:12] $memory\rom$rdmux[0][4][4]$b$2418 [10:9] $memory\rom$rdmux[0][4][4]$b$2418 [7:6] $memory\rom$rdmux[0][4][4]$b$2418 [3] } = { 4'0100 $memory\rom$rdmux[0][4][4]$b$2418 [2] $memory\rom$rdmux[0][4][4]$b$2418 [2] 2'01 $memory\rom$rdmux[0][4][4]$b$2418 [2] 2'00 $memory\rom$rdmux[0][4][4]$b$2418 [5] $memory\rom$rdmux[0][4][4]$b$2418 [2:1] 2'00 $memory\rom$rdmux[0][4][4]$b$2418 [2] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][8]$2476:
      Old ports: A=$memory\rom$rdmux[0][5][8]$a$2477, B=$memory\rom$rdmux[0][5][8]$b$2478, Y=$memory\rom$rdmux[0][4][4]$a$2417
      New ports: A={ 1'0 $memory\rom$rdmux[0][5][8]$a$2477 [0] $memory\rom$rdmux[0][5][8]$a$2477 [8] $memory\rom$rdmux[0][5][8]$a$2477 [8] 1'1 $memory\rom$rdmux[0][5][8]$a$2477 [8] $memory\rom$rdmux[0][5][8]$a$2477 [8] 2'01 $memory\rom$rdmux[0][5][8]$a$2477 [0] 1'0 $memory\rom$rdmux[0][5][8]$a$2477 [0] }, B={ 3'101 $memory\rom$rdmux[0][5][8]$b$2478 [1] 2'00 $memory\rom$rdmux[0][5][8]$b$2478 [6] $memory\rom$rdmux[0][5][8]$b$2478 [6] $memory\rom$rdmux[0][5][8]$b$2478 [1] $memory\rom$rdmux[0][5][8]$b$2478 [1] $memory\rom$rdmux[0][5][8]$b$2478 [1] 1'1 }, Y={ $memory\rom$rdmux[0][4][4]$a$2417 [25] $memory\rom$rdmux[0][4][4]$a$2417 [20:18] $memory\rom$rdmux[0][4][4]$a$2417 [15] $memory\rom$rdmux[0][4][4]$a$2417 [13] $memory\rom$rdmux[0][4][4]$a$2417 [8] $memory\rom$rdmux[0][4][4]$a$2417 [6:4] $memory\rom$rdmux[0][4][4]$a$2417 [1:0] }
      New connections: { $memory\rom$rdmux[0][4][4]$a$2417 [27:26] $memory\rom$rdmux[0][4][4]$a$2417 [24:21] $memory\rom$rdmux[0][4][4]$a$2417 [17:16] $memory\rom$rdmux[0][4][4]$a$2417 [14] $memory\rom$rdmux[0][4][4]$a$2417 [12:9] $memory\rom$rdmux[0][4][4]$a$2417 [7] $memory\rom$rdmux[0][4][4]$a$2417 [3:2] } = { $memory\rom$rdmux[0][4][4]$a$2417 [20:19] 1'0 $memory\rom$rdmux[0][4][4]$a$2417 [20] $memory\rom$rdmux[0][4][4]$a$2417 [20] 2'00 $memory\rom$rdmux[0][4][4]$a$2417 [15] $memory\rom$rdmux[0][4][4]$a$2417 [13] $memory\rom$rdmux[0][4][4]$a$2417 [0] $memory\rom$rdmux[0][4][4]$a$2417 [6] 1'0 $memory\rom$rdmux[0][4][4]$a$2417 [6] $memory\rom$rdmux[0][4][4]$a$2417 [6] 1'0 $memory\rom$rdmux[0][4][4]$a$2417 [1] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][7]$2473:
      Old ports: A=$memory\rom$rdmux[0][5][7]$a$2474, B=$memory\rom$rdmux[0][5][7]$b$2475, Y=$memory\rom$rdmux[0][4][3]$b$2415
      New ports: A={ $memory\rom$rdmux[0][5][7]$a$2474 [11] $memory\rom$rdmux[0][5][7]$a$2474 [11] $memory\rom$rdmux[0][5][7]$a$2474 [15] $memory\rom$rdmux[0][5][7]$a$2474 [15] 1'0 $memory\rom$rdmux[0][5][7]$a$2474 [11] 3'001 }, B={ $memory\rom$rdmux[0][5][7]$b$2475 [4] 2'00 $memory\rom$rdmux[0][5][7]$b$2475 [14] $memory\rom$rdmux[0][5][7]$b$2475 [14] 2'11 $memory\rom$rdmux[0][5][7]$b$2475 [4] 1'0 }, Y={ $memory\rom$rdmux[0][4][3]$b$2415 [25] $memory\rom$rdmux[0][4][3]$b$2415 [21] $memory\rom$rdmux[0][4][3]$b$2415 [16:14] $memory\rom$rdmux[0][4][3]$b$2415 [11] $memory\rom$rdmux[0][4][3]$b$2415 [5:4] $memory\rom$rdmux[0][4][3]$b$2415 [1] }
      New connections: { $memory\rom$rdmux[0][4][3]$b$2415 [27:26] $memory\rom$rdmux[0][4][3]$b$2415 [24:22] $memory\rom$rdmux[0][4][3]$b$2415 [20:17] $memory\rom$rdmux[0][4][3]$b$2415 [13:12] $memory\rom$rdmux[0][4][3]$b$2415 [10:6] $memory\rom$rdmux[0][4][3]$b$2415 [3:2] $memory\rom$rdmux[0][4][3]$b$2415 [0] } = { $memory\rom$rdmux[0][4][3]$b$2415 [16] $memory\rom$rdmux[0][4][3]$b$2415 [11] 1'0 $memory\rom$rdmux[0][4][3]$b$2415 [16] $memory\rom$rdmux[0][4][3]$b$2415 [16] $memory\rom$rdmux[0][4][3]$b$2415 [16] $memory\rom$rdmux[0][4][3]$b$2415 [11] $memory\rom$rdmux[0][4][3]$b$2415 [14] 6'001000 $memory\rom$rdmux[0][4][3]$b$2415 [5] $memory\rom$rdmux[0][4][3]$b$2415 [1] 1'0 $memory\rom$rdmux[0][4][3]$b$2415 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][6]$2470:
      Old ports: A=$memory\rom$rdmux[0][5][6]$a$2471, B=$memory\rom$rdmux[0][5][6]$b$2472, Y=$memory\rom$rdmux[0][4][3]$a$2414
      New ports: A={ 4'1101 $memory\rom$rdmux[0][5][6]$a$2471 [4] 1'0 $memory\rom$rdmux[0][5][6]$a$2471 [0] $memory\rom$rdmux[0][5][6]$a$2471 [4] $memory\rom$rdmux[0][5][6]$a$2471 [4] 1'0 $memory\rom$rdmux[0][5][6]$a$2471 [0] }, B={ $memory\rom$rdmux[0][5][6]$b$2472 [1] 1'0 $memory\rom$rdmux[0][5][6]$b$2472 [5] $memory\rom$rdmux[0][5][6]$b$2472 [5] 2'11 $memory\rom$rdmux[0][5][6]$b$2472 [1] $memory\rom$rdmux[0][5][6]$b$2472 [5] 1'0 $memory\rom$rdmux[0][5][6]$b$2472 [1] 1'0 }, Y={ $memory\rom$rdmux[0][4][3]$a$2414 [26:25] $memory\rom$rdmux[0][4][3]$a$2414 [21] $memory\rom$rdmux[0][4][3]$a$2414 [19] $memory\rom$rdmux[0][4][3]$a$2414 [12:11] $memory\rom$rdmux[0][4][3]$a$2414 [8] $memory\rom$rdmux[0][4][3]$a$2414 [5:4] $memory\rom$rdmux[0][4][3]$a$2414 [1:0] }
      New connections: { $memory\rom$rdmux[0][4][3]$a$2414 [27] $memory\rom$rdmux[0][4][3]$a$2414 [24:22] $memory\rom$rdmux[0][4][3]$a$2414 [20] $memory\rom$rdmux[0][4][3]$a$2414 [18:13] $memory\rom$rdmux[0][4][3]$a$2414 [10:9] $memory\rom$rdmux[0][4][3]$a$2414 [7:6] $memory\rom$rdmux[0][4][3]$a$2414 [3:2] } = { 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [21] $memory\rom$rdmux[0][4][3]$a$2414 [21] 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [1] $memory\rom$rdmux[0][4][3]$a$2414 [5:4] $memory\rom$rdmux[0][4][3]$a$2414 [1] $memory\rom$rdmux[0][4][3]$a$2414 [1] 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [0] 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [8] 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [0] $memory\rom$rdmux[0][4][3]$a$2414 [1:0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][5]$2467:
      Old ports: A=$memory\rom$rdmux[0][5][5]$a$2468, B=$memory\rom$rdmux[0][5][5]$b$2469, Y=$memory\rom$rdmux[0][4][2]$b$2412
      New ports: A={ 1'0 $memory\rom$rdmux[0][5][5]$a$2468 [14] $memory\rom$rdmux[0][5][5]$a$2468 [14] 1'1 $memory\rom$rdmux[0][5][5]$a$2468 [1] $memory\rom$rdmux[0][5][5]$a$2468 [1] }, B={ $memory\rom$rdmux[0][5][5]$b$2469 [4] 2'10 $memory\rom$rdmux[0][5][5]$b$2469 [11] $memory\rom$rdmux[0][5][5]$b$2469 [4] 1'0 }, Y={ $memory\rom$rdmux[0][4][2]$b$2412 [23] $memory\rom$rdmux[0][4][2]$b$2412 [18] $memory\rom$rdmux[0][4][2]$b$2412 [14] $memory\rom$rdmux[0][4][2]$b$2412 [11] $memory\rom$rdmux[0][4][2]$b$2412 [4] $memory\rom$rdmux[0][4][2]$b$2412 [1] }
      New connections: { $memory\rom$rdmux[0][4][2]$b$2412 [27:24] $memory\rom$rdmux[0][4][2]$b$2412 [22:19] $memory\rom$rdmux[0][4][2]$b$2412 [17:15] $memory\rom$rdmux[0][4][2]$b$2412 [13:12] $memory\rom$rdmux[0][4][2]$b$2412 [10:5] $memory\rom$rdmux[0][4][2]$b$2412 [3:2] $memory\rom$rdmux[0][4][2]$b$2412 [0] } = { 2'01 $memory\rom$rdmux[0][4][2]$b$2412 [4] 1'0 $memory\rom$rdmux[0][4][2]$b$2412 [1] 10'0010000100 $memory\rom$rdmux[0][4][2]$b$2412 [1] $memory\rom$rdmux[0][4][2]$b$2412 [1] 5'01000 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][4]$2464:
      Old ports: A=$memory\rom$rdmux[0][5][4]$a$2465, B=$memory\rom$rdmux[0][5][4]$b$2466, Y=$memory\rom$rdmux[0][4][2]$a$2411
      New ports: A={ $memory\rom$rdmux[0][5][4]$a$2465 [4] $memory\rom$rdmux[0][5][4]$a$2465 [4] $memory\rom$rdmux[0][5][4]$a$2465 [11] 1'1 $memory\rom$rdmux[0][5][4]$a$2465 [4] 1'0 }, B={ 3'100 $memory\rom$rdmux[0][5][4]$b$2466 [4] $memory\rom$rdmux[0][5][4]$b$2466 [4] $memory\rom$rdmux[0][5][4]$b$2466 [0] }, Y={ $memory\rom$rdmux[0][4][2]$a$2411 [25] $memory\rom$rdmux[0][4][2]$a$2411 [23] $memory\rom$rdmux[0][4][2]$a$2411 [11] $memory\rom$rdmux[0][4][2]$a$2411 [5:4] $memory\rom$rdmux[0][4][2]$a$2411 [0] }
      New connections: { $memory\rom$rdmux[0][4][2]$a$2411 [27:26] $memory\rom$rdmux[0][4][2]$a$2411 [24] $memory\rom$rdmux[0][4][2]$a$2411 [22:12] $memory\rom$rdmux[0][4][2]$a$2411 [10:6] $memory\rom$rdmux[0][4][2]$a$2411 [3:1] } = { 7'0100001 $memory\rom$rdmux[0][4][2]$a$2411 [5] 4'0000 $memory\rom$rdmux[0][4][2]$a$2411 [0] $memory\rom$rdmux[0][4][2]$a$2411 [5] 1'0 $memory\rom$rdmux[0][4][2]$a$2411 [0] $memory\rom$rdmux[0][4][2]$a$2411 [0] 1'0 $memory\rom$rdmux[0][4][2]$a$2411 [0] 1'0 $memory\rom$rdmux[0][4][2]$a$2411 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][3]$2461:
      Old ports: A=$memory\rom$rdmux[0][5][3]$a$2462, B=$memory\rom$rdmux[0][5][3]$b$2463, Y=$memory\rom$rdmux[0][4][1]$b$2409
      New ports: A={ 2'11 $memory\rom$rdmux[0][5][3]$a$2462 [11] 2'00 $memory\rom$rdmux[0][5][3]$a$2462 [0] 1'0 $memory\rom$rdmux[0][5][3]$a$2462 [0] $memory\rom$rdmux[0][5][3]$a$2462 [0] }, B={ $memory\rom$rdmux[0][5][3]$b$2463 [1] 3'011 $memory\rom$rdmux[0][5][3]$b$2463 [1] 1'1 $memory\rom$rdmux[0][5][3]$b$2463 [3] $memory\rom$rdmux[0][5][3]$b$2463 [1] 1'0 }, Y={ $memory\rom$rdmux[0][4][1]$b$2409 [19:18] $memory\rom$rdmux[0][4][1]$b$2409 [11] $memory\rom$rdmux[0][4][1]$b$2409 [8:7] $memory\rom$rdmux[0][4][1]$b$2409 [4:3] $memory\rom$rdmux[0][4][1]$b$2409 [1:0] }
      New connections: { $memory\rom$rdmux[0][4][1]$b$2409 [27:20] $memory\rom$rdmux[0][4][1]$b$2409 [17:12] $memory\rom$rdmux[0][4][1]$b$2409 [10:9] $memory\rom$rdmux[0][4][1]$b$2409 [6:5] $memory\rom$rdmux[0][4][1]$b$2409 [2] } = { 1'0 $memory\rom$rdmux[0][4][1]$b$2409 [19] $memory\rom$rdmux[0][4][1]$b$2409 [1] $memory\rom$rdmux[0][4][1]$b$2409 [3] $memory\rom$rdmux[0][4][1]$b$2409 [0] $memory\rom$rdmux[0][4][1]$b$2409 [8] 2'00 $memory\rom$rdmux[0][4][1]$b$2409 [3] $memory\rom$rdmux[0][4][1]$b$2409 [3] 1'0 $memory\rom$rdmux[0][4][1]$b$2409 [3] 6'010001 $memory\rom$rdmux[0][4][1]$b$2409 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][2]$2458:
      Old ports: A=$memory\rom$rdmux[0][5][2]$a$2459, B=$memory\rom$rdmux[0][5][2]$b$2460, Y=$memory\rom$rdmux[0][4][1]$a$2408
      New ports: A={ 1'0 $memory\rom$rdmux[0][5][2]$a$2459 [0] $memory\rom$rdmux[0][5][2]$a$2459 [11] 2'01 $memory\rom$rdmux[0][5][2]$a$2459 [0] }, B={ $memory\rom$rdmux[0][5][2]$b$2460 [4] $memory\rom$rdmux[0][5][2]$b$2460 [7] 1'1 $memory\rom$rdmux[0][5][2]$b$2460 [7] $memory\rom$rdmux[0][5][2]$b$2460 [4] 1'0 }, Y={ $memory\rom$rdmux[0][4][1]$a$2408 [21] $memory\rom$rdmux[0][4][1]$a$2408 [18] $memory\rom$rdmux[0][4][1]$a$2408 [11] $memory\rom$rdmux[0][4][1]$a$2408 [7] $memory\rom$rdmux[0][4][1]$a$2408 [4] $memory\rom$rdmux[0][4][1]$a$2408 [0] }
      New connections: { $memory\rom$rdmux[0][4][1]$a$2408 [27:22] $memory\rom$rdmux[0][4][1]$a$2408 [20:19] $memory\rom$rdmux[0][4][1]$a$2408 [17:12] $memory\rom$rdmux[0][4][1]$a$2408 [10:8] $memory\rom$rdmux[0][4][1]$a$2408 [6:5] $memory\rom$rdmux[0][4][1]$a$2408 [3:1] } = { 2'01 $memory\rom$rdmux[0][4][1]$a$2408 [4] 1'0 $memory\rom$rdmux[0][4][1]$a$2408 [0] $memory\rom$rdmux[0][4][1]$a$2408 [4] 4'0100 $memory\rom$rdmux[0][4][1]$a$2408 [0] $memory\rom$rdmux[0][4][1]$a$2408 [7] 9'010000100 $memory\rom$rdmux[0][4][1]$a$2408 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][1]$2455:
      Old ports: A=$memory\rom$rdmux[0][5][1]$a$2456, B=$memory\rom$rdmux[0][5][1]$b$2457, Y=$memory\rom$rdmux[0][4][0]$b$2406
      New ports: A={ $memory\rom$rdmux[0][5][1]$a$2456 [5] 1'0 $memory\rom$rdmux[0][5][1]$a$2456 [5] $memory\rom$rdmux[0][5][1]$a$2456 [1] $memory\rom$rdmux[0][5][1]$a$2456 [1] 1'0 }, B={ $memory\rom$rdmux[0][5][1]$b$2457 [10] $memory\rom$rdmux[0][5][1]$b$2457 [10] 2'10 $memory\rom$rdmux[0][5][1]$b$2457 [0] $memory\rom$rdmux[0][5][1]$b$2457 [0] }, Y={ $memory\rom$rdmux[0][4][0]$b$2406 [11:10] $memory\rom$rdmux[0][4][0]$b$2406 [5] $memory\rom$rdmux[0][4][0]$b$2406 [2:0] }
      New connections: { $memory\rom$rdmux[0][4][0]$b$2406 [27:12] $memory\rom$rdmux[0][4][0]$b$2406 [9:6] $memory\rom$rdmux[0][4][0]$b$2406 [4:3] } = { 2'01 $memory\rom$rdmux[0][4][0]$b$2406 [1] 1'0 $memory\rom$rdmux[0][4][0]$b$2406 [0] $memory\rom$rdmux[0][4][0]$b$2406 [2] 3'001 $memory\rom$rdmux[0][4][0]$b$2406 [5] 2'00 $memory\rom$rdmux[0][4][0]$b$2406 [0] $memory\rom$rdmux[0][4][0]$b$2406 [11] $memory\rom$rdmux[0][4][0]$b$2406 [2] $memory\rom$rdmux[0][4][0]$b$2406 [5] $memory\rom$rdmux[0][4][0]$b$2406 [2] $memory\rom$rdmux[0][4][0]$b$2406 [2] 1'0 $memory\rom$rdmux[0][4][0]$b$2406 [2] $memory\rom$rdmux[0][4][0]$b$2406 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][0]$2452:
      Old ports: A=$memory\rom$rdmux[0][5][0]$a$2453, B=$memory\rom$rdmux[0][5][0]$b$2454, Y=$memory\rom$rdmux[0][4][0]$a$2405
      New ports: A={ 4'0110 $memory\rom$rdmux[0][5][0]$a$2453 [6] $memory\rom$rdmux[0][5][0]$a$2453 [4] 1'0 }, B={ 1'1 $memory\rom$rdmux[0][5][0]$b$2454 [0] 1'0 $memory\rom$rdmux[0][5][0]$b$2454 [7] 2'01 $memory\rom$rdmux[0][5][0]$b$2454 [0] }, Y={ $memory\rom$rdmux[0][4][0]$a$2405 [21] $memory\rom$rdmux[0][4][0]$a$2405 [12:11] $memory\rom$rdmux[0][4][0]$a$2405 [7:6] $memory\rom$rdmux[0][4][0]$a$2405 [4] $memory\rom$rdmux[0][4][0]$a$2405 [0] }
      New connections: { $memory\rom$rdmux[0][4][0]$a$2405 [27:22] $memory\rom$rdmux[0][4][0]$a$2405 [20:13] $memory\rom$rdmux[0][4][0]$a$2405 [10:8] $memory\rom$rdmux[0][4][0]$a$2405 [5] $memory\rom$rdmux[0][4][0]$a$2405 [3:1] } = { 7'0110000 $memory\rom$rdmux[0][4][0]$a$2405 [12] $memory\rom$rdmux[0][4][0]$a$2405 [12] $memory\rom$rdmux[0][4][0]$a$2405 [7] 1'0 $memory\rom$rdmux[0][4][0]$a$2405 [7] 2'00 $memory\rom$rdmux[0][4][0]$a$2405 [7] $memory\rom$rdmux[0][4][0]$a$2405 [7] 1'0 $memory\rom$rdmux[0][4][0]$a$2405 [4] 2'00 $memory\rom$rdmux[0][4][0]$a$2405 [0] }
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$926:
      Old ports: A=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$925_Y [30:0], B={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [17:10] \FemtoRV32.instr [18] \FemtoRV32.instr [28:19] 1'0 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$926_Y [30:0]
      New ports: A=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$925_Y [30:1], B={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [17:10] \FemtoRV32.instr [18] \FemtoRV32.instr [28:19] }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$926_Y [30:1]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$926_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961:
      Old ports: A=4'1111, B=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961_Y
      New ports: A=2'11, B={ $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$960_Y [0] }, Y={ $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961_Y [0] }
      New connections: { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961_Y [3] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961_Y [1] } = { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$961_Y [0] }
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][8]$2428:
      Old ports: A=$memory\rom$rdmux[0][4][8]$a$2429, B=$memory\rom$rdmux[0][4][8]$b$2430, Y=$memory\rom$rdmux[0][3][4]$a$2393
      New ports: A={ $memory\rom$rdmux[0][4][8]$a$2429 [9] $memory\rom$rdmux[0][4][8]$a$2429 [12] $memory\rom$rdmux[0][4][8]$a$2429 [25] 1'0 $memory\rom$rdmux[0][4][8]$a$2429 [9:8] $memory\rom$rdmux[0][4][8]$a$2429 [19:18] $memory\rom$rdmux[0][4][8]$a$2429 [14] $memory\rom$rdmux[0][4][8]$a$2429 [14] $memory\rom$rdmux[0][4][8]$a$2429 [12:11] $memory\rom$rdmux[0][4][8]$a$2429 [9:7] 1'1 $memory\rom$rdmux[0][4][8]$a$2429 [1] 1'0 $memory\rom$rdmux[0][4][8]$a$2429 [2:1] 1'0 }, B={ $memory\rom$rdmux[0][4][8]$b$2430 [4] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [5:4] $memory\rom$rdmux[0][4][8]$b$2430 [4] $memory\rom$rdmux[0][4][8]$b$2430 [4] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [5:4] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [8] $memory\rom$rdmux[0][4][8]$b$2430 [0] $memory\rom$rdmux[0][4][8]$b$2430 [5:4] $memory\rom$rdmux[0][4][8]$b$2430 [1:0] $memory\rom$rdmux[0][4][8]$b$2430 [1:0] }, Y={ $memory\rom$rdmux[0][3][4]$a$2393 [27:22] $memory\rom$rdmux[0][3][4]$a$2393 [19:18] $memory\rom$rdmux[0][3][4]$a$2393 [16] $memory\rom$rdmux[0][3][4]$a$2393 [14] $memory\rom$rdmux[0][3][4]$a$2393 [12:11] $memory\rom$rdmux[0][3][4]$a$2393 [9:7] $memory\rom$rdmux[0][3][4]$a$2393 [5:0] }
      New connections: { $memory\rom$rdmux[0][3][4]$a$2393 [21:20] $memory\rom$rdmux[0][3][4]$a$2393 [17] $memory\rom$rdmux[0][3][4]$a$2393 [15] $memory\rom$rdmux[0][3][4]$a$2393 [13] $memory\rom$rdmux[0][3][4]$a$2393 [10] $memory\rom$rdmux[0][3][4]$a$2393 [6] } = { $memory\rom$rdmux[0][3][4]$a$2393 [16] $memory\rom$rdmux[0][3][4]$a$2393 [16] $memory\rom$rdmux[0][3][4]$a$2393 [0] $memory\rom$rdmux[0][3][4]$a$2393 [0] $memory\rom$rdmux[0][3][4]$a$2393 [9] $memory\rom$rdmux[0][3][4]$a$2393 [0] $memory\rom$rdmux[0][3][4]$a$2393 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][7]$2425:
      Old ports: A=$memory\rom$rdmux[0][4][7]$a$2426, B=$memory\rom$rdmux[0][4][7]$b$2427, Y=$memory\rom$rdmux[0][3][3]$b$2391
      New ports: A={ $memory\rom$rdmux[0][4][7]$a$2426 [4] $memory\rom$rdmux[0][4][7]$a$2426 [0] $memory\rom$rdmux[0][4][7]$a$2426 [0] 1'1 $memory\rom$rdmux[0][4][7]$a$2426 [18] 2'00 $memory\rom$rdmux[0][4][7]$a$2426 [0] $memory\rom$rdmux[0][4][7]$a$2426 [7] $memory\rom$rdmux[0][4][7]$a$2426 [12:11] $memory\rom$rdmux[0][4][7]$a$2426 [7] $memory\rom$rdmux[0][4][7]$a$2426 [7] $memory\rom$rdmux[0][4][7]$a$2426 [4] $memory\rom$rdmux[0][4][7]$a$2426 [0] }, B={ $memory\rom$rdmux[0][4][7]$b$2427 [21] $memory\rom$rdmux[0][4][7]$b$2427 [22:21] $memory\rom$rdmux[0][4][7]$b$2427 [19:17] $memory\rom$rdmux[0][4][7]$b$2427 [14] $memory\rom$rdmux[0][4][7]$b$2427 [7] $memory\rom$rdmux[0][4][7]$b$2427 [14] 1'1 $memory\rom$rdmux[0][4][7]$b$2427 [11] 1'0 $memory\rom$rdmux[0][4][7]$b$2427 [7] $memory\rom$rdmux[0][4][7]$b$2427 [4] $memory\rom$rdmux[0][4][7]$b$2427 [0] }, Y={ $memory\rom$rdmux[0][3][3]$b$2391 [25] $memory\rom$rdmux[0][3][3]$b$2391 [22:21] $memory\rom$rdmux[0][3][3]$b$2391 [19:14] $memory\rom$rdmux[0][3][3]$b$2391 [12:11] $memory\rom$rdmux[0][3][3]$b$2391 [8:7] $memory\rom$rdmux[0][3][3]$b$2391 [4] $memory\rom$rdmux[0][3][3]$b$2391 [0] }
      New connections: { $memory\rom$rdmux[0][3][3]$b$2391 [27:26] $memory\rom$rdmux[0][3][3]$b$2391 [24:23] $memory\rom$rdmux[0][3][3]$b$2391 [20] $memory\rom$rdmux[0][3][3]$b$2391 [13] $memory\rom$rdmux[0][3][3]$b$2391 [10:9] $memory\rom$rdmux[0][3][3]$b$2391 [6:5] $memory\rom$rdmux[0][3][3]$b$2391 [3:1] } = { 1'0 $memory\rom$rdmux[0][3][3]$b$2391 [19] $memory\rom$rdmux[0][3][3]$b$2391 [17] $memory\rom$rdmux[0][3][3]$b$2391 [0] 1'0 $memory\rom$rdmux[0][3][3]$b$2391 [8] 6'000100 $memory\rom$rdmux[0][3][3]$b$2391 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][6]$2422:
      Old ports: A=$memory\rom$rdmux[0][4][6]$a$2423, B=$memory\rom$rdmux[0][4][6]$b$2424, Y=$memory\rom$rdmux[0][3][3]$a$2390
      New ports: A={ $memory\rom$rdmux[0][4][6]$a$2423 [22:21] $memory\rom$rdmux[0][4][6]$a$2423 [14] $memory\rom$rdmux[0][4][6]$a$2423 [0] $memory\rom$rdmux[0][4][6]$a$2423 [14] $memory\rom$rdmux[0][4][6]$a$2423 [12:11] $memory\rom$rdmux[0][4][6]$a$2423 [0] $memory\rom$rdmux[0][4][6]$a$2423 [7] $memory\rom$rdmux[0][4][6]$a$2423 [4] 2'00 $memory\rom$rdmux[0][4][6]$a$2423 [0] }, B={ 1'0 $memory\rom$rdmux[0][4][6]$b$2424 [21] $memory\rom$rdmux[0][4][6]$b$2424 [18] $memory\rom$rdmux[0][4][6]$b$2424 [2] 2'01 $memory\rom$rdmux[0][4][6]$b$2424 [11] 2'00 $memory\rom$rdmux[0][4][6]$b$2424 [4] $memory\rom$rdmux[0][4][6]$b$2424 [2] $memory\rom$rdmux[0][4][6]$b$2424 [0] $memory\rom$rdmux[0][4][6]$b$2424 [0] }, Y={ $memory\rom$rdmux[0][3][3]$a$2390 [22:21] $memory\rom$rdmux[0][3][3]$a$2390 [18:17] $memory\rom$rdmux[0][3][3]$a$2390 [14] $memory\rom$rdmux[0][3][3]$a$2390 [12:11] $memory\rom$rdmux[0][3][3]$a$2390 [9] $memory\rom$rdmux[0][3][3]$a$2390 [7] $memory\rom$rdmux[0][3][3]$a$2390 [4] $memory\rom$rdmux[0][3][3]$a$2390 [2:0] }
      New connections: { $memory\rom$rdmux[0][3][3]$a$2390 [27:23] $memory\rom$rdmux[0][3][3]$a$2390 [20:19] $memory\rom$rdmux[0][3][3]$a$2390 [16:15] $memory\rom$rdmux[0][3][3]$a$2390 [13] $memory\rom$rdmux[0][3][3]$a$2390 [10] $memory\rom$rdmux[0][3][3]$a$2390 [8] $memory\rom$rdmux[0][3][3]$a$2390 [6:5] $memory\rom$rdmux[0][3][3]$a$2390 [3] } = { 2'01 $memory\rom$rdmux[0][3][3]$a$2390 [4] 1'0 $memory\rom$rdmux[0][3][3]$a$2390 [9] 1'0 $memory\rom$rdmux[0][3][3]$a$2390 [12] 1'0 $memory\rom$rdmux[0][3][3]$a$2390 [9] 1'0 $memory\rom$rdmux[0][3][3]$a$2390 [9] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][5]$2419:
      Old ports: A=$memory\rom$rdmux[0][4][5]$a$2420, B=$memory\rom$rdmux[0][4][5]$b$2421, Y=$memory\rom$rdmux[0][3][2]$b$2388
      New ports: A={ $memory\rom$rdmux[0][4][5]$a$2420 [21] $memory\rom$rdmux[0][4][5]$a$2420 [21] $memory\rom$rdmux[0][4][5]$a$2420 [14] $memory\rom$rdmux[0][4][5]$a$2420 [14] 2'01 $memory\rom$rdmux[0][4][5]$a$2420 [11:10] $memory\rom$rdmux[0][4][5]$a$2420 [1] $memory\rom$rdmux[0][4][5]$a$2420 [8] $memory\rom$rdmux[0][4][5]$a$2420 [1] $memory\rom$rdmux[0][4][5]$a$2420 [5] $memory\rom$rdmux[0][4][5]$a$2420 [0] $memory\rom$rdmux[0][4][5]$a$2420 [1] $memory\rom$rdmux[0][4][5]$a$2420 [1:0] }, B={ $memory\rom$rdmux[0][4][5]$b$2421 [12] $memory\rom$rdmux[0][4][5]$b$2421 [4] $memory\rom$rdmux[0][4][5]$b$2421 [5] 1'0 $memory\rom$rdmux[0][4][5]$b$2421 [13:12] $memory\rom$rdmux[0][4][5]$b$2421 [0] 1'0 $memory\rom$rdmux[0][4][5]$b$2421 [9] $memory\rom$rdmux[0][4][5]$b$2421 [2] $memory\rom$rdmux[0][4][5]$b$2421 [0] $memory\rom$rdmux[0][4][5]$b$2421 [5:4] $memory\rom$rdmux[0][4][5]$b$2421 [2:0] }, Y={ $memory\rom$rdmux[0][3][2]$b$2388 [25] $memory\rom$rdmux[0][3][2]$b$2388 [21] $memory\rom$rdmux[0][3][2]$b$2388 [15:8] $memory\rom$rdmux[0][3][2]$b$2388 [6:4] $memory\rom$rdmux[0][3][2]$b$2388 [2:0] }
      New connections: { $memory\rom$rdmux[0][3][2]$b$2388 [27:26] $memory\rom$rdmux[0][3][2]$b$2388 [24:22] $memory\rom$rdmux[0][3][2]$b$2388 [20:16] $memory\rom$rdmux[0][3][2]$b$2388 [7] $memory\rom$rdmux[0][3][2]$b$2388 [3] } = { 4'0100 $memory\rom$rdmux[0][3][2]$b$2388 [4] 2'01 $memory\rom$rdmux[0][3][2]$b$2388 [5] 1'0 $memory\rom$rdmux[0][3][2]$b$2388 [15] $memory\rom$rdmux[0][3][2]$b$2388 [6] 1'0 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][4]$2416:
      Old ports: A=$memory\rom$rdmux[0][4][4]$a$2417, B=$memory\rom$rdmux[0][4][4]$b$2418, Y=$memory\rom$rdmux[0][3][2]$a$2387
      New ports: A={ $memory\rom$rdmux[0][4][4]$a$2417 [25] $memory\rom$rdmux[0][4][4]$a$2417 [20] $memory\rom$rdmux[0][4][4]$a$2417 [20:18] $memory\rom$rdmux[0][4][4]$a$2417 [15] $memory\rom$rdmux[0][4][4]$a$2417 [15] $memory\rom$rdmux[0][4][4]$a$2417 [13] $memory\rom$rdmux[0][4][4]$a$2417 [13] $memory\rom$rdmux[0][4][4]$a$2417 [0] $memory\rom$rdmux[0][4][4]$a$2417 [6] $memory\rom$rdmux[0][4][4]$a$2417 [6] $memory\rom$rdmux[0][4][4]$a$2417 [8] $memory\rom$rdmux[0][4][4]$a$2417 [6:4] 1'0 $memory\rom$rdmux[0][4][4]$a$2417 [1] $memory\rom$rdmux[0][4][4]$a$2417 [1:0] }, B={ $memory\rom$rdmux[0][4][4]$b$2418 [25] $memory\rom$rdmux[0][4][4]$b$2418 [2] 2'01 $memory\rom$rdmux[0][4][4]$b$2418 [18] 1'0 $memory\rom$rdmux[0][4][4]$b$2418 [15:14] 1'0 $memory\rom$rdmux[0][4][4]$b$2418 [5] $memory\rom$rdmux[0][4][4]$b$2418 [11] $memory\rom$rdmux[0][4][4]$b$2418 [1] $memory\rom$rdmux[0][4][4]$b$2418 [8] 1'0 $memory\rom$rdmux[0][4][4]$b$2418 [5:4] $memory\rom$rdmux[0][4][4]$b$2418 [2] $memory\rom$rdmux[0][4][4]$b$2418 [2:0] }, Y={ $memory\rom$rdmux[0][3][2]$a$2387 [25] $memory\rom$rdmux[0][3][2]$a$2387 [22] $memory\rom$rdmux[0][3][2]$a$2387 [20:18] $memory\rom$rdmux[0][3][2]$a$2387 [16:11] $memory\rom$rdmux[0][3][2]$a$2387 [9:8] $memory\rom$rdmux[0][3][2]$a$2387 [6:0] }
      New connections: { $memory\rom$rdmux[0][3][2]$a$2387 [27:26] $memory\rom$rdmux[0][3][2]$a$2387 [24:23] $memory\rom$rdmux[0][3][2]$a$2387 [21] $memory\rom$rdmux[0][3][2]$a$2387 [17] $memory\rom$rdmux[0][3][2]$a$2387 [10] $memory\rom$rdmux[0][3][2]$a$2387 [7] } = { $memory\rom$rdmux[0][3][2]$a$2387 [20:19] 1'0 $memory\rom$rdmux[0][3][2]$a$2387 [20] $memory\rom$rdmux[0][3][2]$a$2387 [3] $memory\rom$rdmux[0][3][2]$a$2387 [3] $memory\rom$rdmux[0][3][2]$a$2387 [3] $memory\rom$rdmux[0][3][2]$a$2387 [6] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][3]$2413:
      Old ports: A=$memory\rom$rdmux[0][4][3]$a$2414, B=$memory\rom$rdmux[0][4][3]$b$2415, Y=$memory\rom$rdmux[0][3][1]$b$2385
      New ports: A={ $memory\rom$rdmux[0][4][3]$a$2414 [26:25] $memory\rom$rdmux[0][4][3]$a$2414 [21] $memory\rom$rdmux[0][4][3]$a$2414 [21] 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [21] $memory\rom$rdmux[0][4][3]$a$2414 [19] $memory\rom$rdmux[0][4][3]$a$2414 [5:4] $memory\rom$rdmux[0][4][3]$a$2414 [1] $memory\rom$rdmux[0][4][3]$a$2414 [1] 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [12:11] $memory\rom$rdmux[0][4][3]$a$2414 [8] 1'0 $memory\rom$rdmux[0][4][3]$a$2414 [5:4] $memory\rom$rdmux[0][4][3]$a$2414 [1:0] $memory\rom$rdmux[0][4][3]$a$2414 [1:0] }, B={ $memory\rom$rdmux[0][4][3]$b$2415 [11] $memory\rom$rdmux[0][4][3]$b$2415 [25] 1'0 $memory\rom$rdmux[0][4][3]$b$2415 [16] $memory\rom$rdmux[0][4][3]$b$2415 [16] $memory\rom$rdmux[0][4][3]$b$2415 [21] $memory\rom$rdmux[0][4][3]$b$2415 [11] $memory\rom$rdmux[0][4][3]$b$2415 [14] 1'0 $memory\rom$rdmux[0][4][3]$b$2415 [16:14] 1'1 $memory\rom$rdmux[0][4][3]$b$2415 [11] 1'0 $memory\rom$rdmux[0][4][3]$b$2415 [5] $memory\rom$rdmux[0][4][3]$b$2415 [5:4] 1'0 $memory\rom$rdmux[0][4][3]$b$2415 [1] $memory\rom$rdmux[0][4][3]$b$2415 [1] 1'0 }, Y={ $memory\rom$rdmux[0][3][1]$b$2385 [26:21] $memory\rom$rdmux[0][3][1]$b$2385 [19:14] $memory\rom$rdmux[0][3][1]$b$2385 [12:11] $memory\rom$rdmux[0][3][1]$b$2385 [8:7] $memory\rom$rdmux[0][3][1]$b$2385 [5:0] }
      New connections: { $memory\rom$rdmux[0][3][1]$b$2385 [27] $memory\rom$rdmux[0][3][1]$b$2385 [20] $memory\rom$rdmux[0][3][1]$b$2385 [13] $memory\rom$rdmux[0][3][1]$b$2385 [10:9] $memory\rom$rdmux[0][3][1]$b$2385 [6] } = { $memory\rom$rdmux[0][3][1]$b$2385 [22] $memory\rom$rdmux[0][3][1]$b$2385 [16] $memory\rom$rdmux[0][3][1]$b$2385 [0] 1'0 $memory\rom$rdmux[0][3][1]$b$2385 [8] $memory\rom$rdmux[0][3][1]$b$2385 [2] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][2]$2410:
      Old ports: A=$memory\rom$rdmux[0][4][2]$a$2411, B=$memory\rom$rdmux[0][4][2]$b$2412, Y=$memory\rom$rdmux[0][3][1]$a$2384
      New ports: A={ $memory\rom$rdmux[0][4][2]$a$2411 [25] $memory\rom$rdmux[0][4][2]$a$2411 [23] $memory\rom$rdmux[0][4][2]$a$2411 [5] 1'0 $memory\rom$rdmux[0][4][2]$a$2411 [11] $memory\rom$rdmux[0][4][2]$a$2411 [0] $memory\rom$rdmux[0][4][2]$a$2411 [5:4] 1'0 $memory\rom$rdmux[0][4][2]$a$2411 [0] }, B={ $memory\rom$rdmux[0][4][2]$b$2412 [4] $memory\rom$rdmux[0][4][2]$b$2412 [23] $memory\rom$rdmux[0][4][2]$b$2412 [18] $memory\rom$rdmux[0][4][2]$b$2412 [14] $memory\rom$rdmux[0][4][2]$b$2412 [11] $memory\rom$rdmux[0][4][2]$b$2412 [1] 1'1 $memory\rom$rdmux[0][4][2]$b$2412 [4] $memory\rom$rdmux[0][4][2]$b$2412 [1] 1'0 }, Y={ $memory\rom$rdmux[0][3][1]$a$2384 [25] $memory\rom$rdmux[0][3][1]$a$2384 [23] $memory\rom$rdmux[0][3][1]$a$2384 [18] $memory\rom$rdmux[0][3][1]$a$2384 [14] $memory\rom$rdmux[0][3][1]$a$2384 [11] $memory\rom$rdmux[0][3][1]$a$2384 [8] $memory\rom$rdmux[0][3][1]$a$2384 [5:4] $memory\rom$rdmux[0][3][1]$a$2384 [1:0] }
      New connections: { $memory\rom$rdmux[0][3][1]$a$2384 [27:26] $memory\rom$rdmux[0][3][1]$a$2384 [24] $memory\rom$rdmux[0][3][1]$a$2384 [22:19] $memory\rom$rdmux[0][3][1]$a$2384 [17:15] $memory\rom$rdmux[0][3][1]$a$2384 [13:12] $memory\rom$rdmux[0][3][1]$a$2384 [10:9] $memory\rom$rdmux[0][3][1]$a$2384 [7:6] $memory\rom$rdmux[0][3][1]$a$2384 [3:2] } = { 3'010 $memory\rom$rdmux[0][3][1]$a$2384 [1] 6'001000 $memory\rom$rdmux[0][3][1]$a$2384 [0] $memory\rom$rdmux[0][3][1]$a$2384 [5] 1'0 $memory\rom$rdmux[0][3][1]$a$2384 [0] $memory\rom$rdmux[0][3][1]$a$2384 [1:0] 1'0 $memory\rom$rdmux[0][3][1]$a$2384 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][1]$2407:
      Old ports: A=$memory\rom$rdmux[0][4][1]$a$2408, B=$memory\rom$rdmux[0][4][1]$b$2409, Y=$memory\rom$rdmux[0][3][0]$b$2382
      New ports: A={ $memory\rom$rdmux[0][4][1]$a$2408 [4] $memory\rom$rdmux[0][4][1]$a$2408 [4] $memory\rom$rdmux[0][4][1]$a$2408 [21] 1'1 $memory\rom$rdmux[0][4][1]$a$2408 [18] $memory\rom$rdmux[0][4][1]$a$2408 [0] $memory\rom$rdmux[0][4][1]$a$2408 [7] $memory\rom$rdmux[0][4][1]$a$2408 [11] 1'0 $memory\rom$rdmux[0][4][1]$a$2408 [7] $memory\rom$rdmux[0][4][1]$a$2408 [4] 2'00 $memory\rom$rdmux[0][4][1]$a$2408 [0] $memory\rom$rdmux[0][4][1]$a$2408 [0] }, B={ $memory\rom$rdmux[0][4][1]$b$2409 [1] $memory\rom$rdmux[0][4][1]$b$2409 [8] 1'0 $memory\rom$rdmux[0][4][1]$b$2409 [19:18] 1'0 $memory\rom$rdmux[0][4][1]$b$2409 [3] $memory\rom$rdmux[0][4][1]$b$2409 [11] $memory\rom$rdmux[0][4][1]$b$2409 [8:7] $memory\rom$rdmux[0][4][1]$b$2409 [4:3] $memory\rom$rdmux[0][4][1]$b$2409 [0] $memory\rom$rdmux[0][4][1]$b$2409 [1:0] }, Y={ $memory\rom$rdmux[0][3][0]$b$2382 [25] $memory\rom$rdmux[0][3][0]$b$2382 [22:21] $memory\rom$rdmux[0][3][0]$b$2382 [19:18] $memory\rom$rdmux[0][3][0]$b$2382 [15:14] $memory\rom$rdmux[0][3][0]$b$2382 [11] $memory\rom$rdmux[0][3][0]$b$2382 [8:7] $memory\rom$rdmux[0][3][0]$b$2382 [4:0] }
      New connections: { $memory\rom$rdmux[0][3][0]$b$2382 [27:26] $memory\rom$rdmux[0][3][0]$b$2382 [24:23] $memory\rom$rdmux[0][3][0]$b$2382 [20] $memory\rom$rdmux[0][3][0]$b$2382 [17:16] $memory\rom$rdmux[0][3][0]$b$2382 [13:12] $memory\rom$rdmux[0][3][0]$b$2382 [10:9] $memory\rom$rdmux[0][3][0]$b$2382 [6:5] } = { 1'0 $memory\rom$rdmux[0][3][0]$b$2382 [19] $memory\rom$rdmux[0][3][0]$b$2382 [3] $memory\rom$rdmux[0][3][0]$b$2382 [0] 1'0 $memory\rom$rdmux[0][3][0]$b$2382 [3] $memory\rom$rdmux[0][3][0]$b$2382 [3] 6'010001 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][4][0]$2404:
      Old ports: A=$memory\rom$rdmux[0][4][0]$a$2405, B=$memory\rom$rdmux[0][4][0]$b$2406, Y=$memory\rom$rdmux[0][3][0]$a$2381
      New ports: A={ 2'10 $memory\rom$rdmux[0][4][0]$a$2405 [21] $memory\rom$rdmux[0][4][0]$a$2405 [12] $memory\rom$rdmux[0][4][0]$a$2405 [7] 1'0 $memory\rom$rdmux[0][4][0]$a$2405 [12:11] $memory\rom$rdmux[0][4][0]$a$2405 [7] $memory\rom$rdmux[0][4][0]$a$2405 [7] $memory\rom$rdmux[0][4][0]$a$2405 [7:6] $memory\rom$rdmux[0][4][0]$a$2405 [4] $memory\rom$rdmux[0][4][0]$a$2405 [4] 1'0 $memory\rom$rdmux[0][4][0]$a$2405 [0] $memory\rom$rdmux[0][4][0]$a$2405 [0] }, B={ $memory\rom$rdmux[0][4][0]$b$2406 [1:0] 2'01 $memory\rom$rdmux[0][4][0]$b$2406 [0] $memory\rom$rdmux[0][4][0]$b$2406 [11] $memory\rom$rdmux[0][4][0]$b$2406 [5] $memory\rom$rdmux[0][4][0]$b$2406 [11:10] $memory\rom$rdmux[0][4][0]$b$2406 [2] 1'0 $memory\rom$rdmux[0][4][0]$b$2406 [2] $memory\rom$rdmux[0][4][0]$b$2406 [5] $memory\rom$rdmux[0][4][0]$b$2406 [0] $memory\rom$rdmux[0][4][0]$b$2406 [2:0] }, Y={ $memory\rom$rdmux[0][3][0]$a$2381 [25] $memory\rom$rdmux[0][3][0]$a$2381 [23] $memory\rom$rdmux[0][3][0]$a$2381 [21] $memory\rom$rdmux[0][3][0]$a$2381 [19] $memory\rom$rdmux[0][3][0]$a$2381 [15:14] $memory\rom$rdmux[0][3][0]$a$2381 [12:9] $memory\rom$rdmux[0][3][0]$a$2381 [7:4] $memory\rom$rdmux[0][3][0]$a$2381 [2:0] }
      New connections: { $memory\rom$rdmux[0][3][0]$a$2381 [27:26] $memory\rom$rdmux[0][3][0]$a$2381 [24] $memory\rom$rdmux[0][3][0]$a$2381 [22] $memory\rom$rdmux[0][3][0]$a$2381 [20] $memory\rom$rdmux[0][3][0]$a$2381 [18:16] $memory\rom$rdmux[0][3][0]$a$2381 [13] $memory\rom$rdmux[0][3][0]$a$2381 [8] $memory\rom$rdmux[0][3][0]$a$2381 [3] } = { 3'010 $memory\rom$rdmux[0][3][0]$a$2381 [2] 1'0 $memory\rom$rdmux[0][3][0]$a$2381 [12] $memory\rom$rdmux[0][3][0]$a$2381 [7] 1'0 $memory\rom$rdmux[0][3][0]$a$2381 [2] $memory\rom$rdmux[0][3][0]$a$2381 [2] 1'0 }
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][4]$2392:
      Old ports: A=$memory\rom$rdmux[0][3][4]$a$2393, B=28'x, Y=$memory\rom$rdmux[0][2][2]$a$2375
      New ports: A={ $memory\rom$rdmux[0][3][4]$a$2393 [27:22] $memory\rom$rdmux[0][3][4]$a$2393 [19:18] $memory\rom$rdmux[0][3][4]$a$2393 [16] $memory\rom$rdmux[0][3][4]$a$2393 [14] $memory\rom$rdmux[0][3][4]$a$2393 [12:11] $memory\rom$rdmux[0][3][4]$a$2393 [9:7] $memory\rom$rdmux[0][3][4]$a$2393 [5:0] }, B=21'x, Y={ $memory\rom$rdmux[0][2][2]$a$2375 [27:22] $memory\rom$rdmux[0][2][2]$a$2375 [19:18] $memory\rom$rdmux[0][2][2]$a$2375 [16] $memory\rom$rdmux[0][2][2]$a$2375 [14] $memory\rom$rdmux[0][2][2]$a$2375 [12:11] $memory\rom$rdmux[0][2][2]$a$2375 [9:7] $memory\rom$rdmux[0][2][2]$a$2375 [5:0] }
      New connections: { $memory\rom$rdmux[0][2][2]$a$2375 [21:20] $memory\rom$rdmux[0][2][2]$a$2375 [17] $memory\rom$rdmux[0][2][2]$a$2375 [15] $memory\rom$rdmux[0][2][2]$a$2375 [13] $memory\rom$rdmux[0][2][2]$a$2375 [10] $memory\rom$rdmux[0][2][2]$a$2375 [6] } = { $memory\rom$rdmux[0][2][2]$a$2375 [16] $memory\rom$rdmux[0][2][2]$a$2375 [16] $memory\rom$rdmux[0][2][2]$a$2375 [0] $memory\rom$rdmux[0][2][2]$a$2375 [0] $memory\rom$rdmux[0][2][2]$a$2375 [9] $memory\rom$rdmux[0][2][2]$a$2375 [0] $memory\rom$rdmux[0][2][2]$a$2375 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][3]$2389:
      Old ports: A=$memory\rom$rdmux[0][3][3]$a$2390, B=$memory\rom$rdmux[0][3][3]$b$2391, Y=$memory\rom$rdmux[0][2][1]$b$2373
      New ports: A={ 1'1 $memory\rom$rdmux[0][3][3]$a$2390 [4] 1'0 $memory\rom$rdmux[0][3][3]$a$2390 [9] $memory\rom$rdmux[0][3][3]$a$2390 [22:21] $memory\rom$rdmux[0][3][3]$a$2390 [12] $memory\rom$rdmux[0][3][3]$a$2390 [18:17] 1'0 $memory\rom$rdmux[0][3][3]$a$2390 [9] $memory\rom$rdmux[0][3][3]$a$2390 [14] $memory\rom$rdmux[0][3][3]$a$2390 [12:11] $memory\rom$rdmux[0][3][3]$a$2390 [9] 1'0 $memory\rom$rdmux[0][3][3]$a$2390 [7] $memory\rom$rdmux[0][3][3]$a$2390 [4] $memory\rom$rdmux[0][3][3]$a$2390 [2:0] }, B={ $memory\rom$rdmux[0][3][3]$b$2391 [19] $memory\rom$rdmux[0][3][3]$b$2391 [25] $memory\rom$rdmux[0][3][3]$b$2391 [17] $memory\rom$rdmux[0][3][3]$b$2391 [0] $memory\rom$rdmux[0][3][3]$b$2391 [22:21] $memory\rom$rdmux[0][3][3]$b$2391 [19:14] $memory\rom$rdmux[0][3][3]$b$2391 [12:11] 1'0 $memory\rom$rdmux[0][3][3]$b$2391 [8:7] $memory\rom$rdmux[0][3][3]$b$2391 [4] 1'0 $memory\rom$rdmux[0][3][3]$b$2391 [0] $memory\rom$rdmux[0][3][3]$b$2391 [0] }, Y={ $memory\rom$rdmux[0][2][1]$b$2373 [26:21] $memory\rom$rdmux[0][2][1]$b$2373 [19:14] $memory\rom$rdmux[0][2][1]$b$2373 [12:11] $memory\rom$rdmux[0][2][1]$b$2373 [9:7] $memory\rom$rdmux[0][2][1]$b$2373 [4] $memory\rom$rdmux[0][2][1]$b$2373 [2:0] }
      New connections: { $memory\rom$rdmux[0][2][1]$b$2373 [27] $memory\rom$rdmux[0][2][1]$b$2373 [20] $memory\rom$rdmux[0][2][1]$b$2373 [13] $memory\rom$rdmux[0][2][1]$b$2373 [10] $memory\rom$rdmux[0][2][1]$b$2373 [6:5] $memory\rom$rdmux[0][2][1]$b$2373 [3] } = { 2'00 $memory\rom$rdmux[0][2][1]$b$2373 [8] $memory\rom$rdmux[0][2][1]$b$2373 [9] 3'010 }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][2]$2386:
      Old ports: A=$memory\rom$rdmux[0][3][2]$a$2387, B=$memory\rom$rdmux[0][3][2]$b$2388, Y=$memory\rom$rdmux[0][2][1]$a$2372
      New ports: A={ $memory\rom$rdmux[0][3][2]$a$2387 [25] $memory\rom$rdmux[0][3][2]$a$2387 [22] $memory\rom$rdmux[0][3][2]$a$2387 [3] $memory\rom$rdmux[0][3][2]$a$2387 [20:18] $memory\rom$rdmux[0][3][2]$a$2387 [16:11] $memory\rom$rdmux[0][3][2]$a$2387 [3] $memory\rom$rdmux[0][3][2]$a$2387 [9:8] $memory\rom$rdmux[0][3][2]$a$2387 [6:0] }, B={ $memory\rom$rdmux[0][3][2]$b$2388 [25] $memory\rom$rdmux[0][3][2]$b$2388 [4] $memory\rom$rdmux[0][3][2]$b$2388 [21] 2'01 $memory\rom$rdmux[0][3][2]$b$2388 [5] $memory\rom$rdmux[0][3][2]$b$2388 [15] $memory\rom$rdmux[0][3][2]$b$2388 [15:8] $memory\rom$rdmux[0][3][2]$b$2388 [6:4] 1'0 $memory\rom$rdmux[0][3][2]$b$2388 [2:0] }, Y={ $memory\rom$rdmux[0][2][1]$a$2372 [25] $memory\rom$rdmux[0][2][1]$a$2372 [22:18] $memory\rom$rdmux[0][2][1]$a$2372 [16:8] $memory\rom$rdmux[0][2][1]$a$2372 [6:0] }
      New connections: { $memory\rom$rdmux[0][2][1]$a$2372 [27:26] $memory\rom$rdmux[0][2][1]$a$2372 [24:23] $memory\rom$rdmux[0][2][1]$a$2372 [17] $memory\rom$rdmux[0][2][1]$a$2372 [7] } = { $memory\rom$rdmux[0][2][1]$a$2372 [20:19] 1'0 $memory\rom$rdmux[0][2][1]$a$2372 [20] $memory\rom$rdmux[0][2][1]$a$2372 [3] $memory\rom$rdmux[0][2][1]$a$2372 [6] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][1]$2383:
      Old ports: A=$memory\rom$rdmux[0][3][1]$a$2384, B=$memory\rom$rdmux[0][3][1]$b$2385, Y=$memory\rom$rdmux[0][2][0]$b$2370
      New ports: A={ 2'01 $memory\rom$rdmux[0][3][1]$a$2384 [25] 1'0 $memory\rom$rdmux[0][3][1]$a$2384 [23] $memory\rom$rdmux[0][3][1]$a$2384 [1] 2'01 $memory\rom$rdmux[0][3][1]$a$2384 [18] 3'000 $memory\rom$rdmux[0][3][1]$a$2384 [14] $memory\rom$rdmux[0][3][1]$a$2384 [5] $memory\rom$rdmux[0][3][1]$a$2384 [11] $memory\rom$rdmux[0][3][1]$a$2384 [0] $memory\rom$rdmux[0][3][1]$a$2384 [8] $memory\rom$rdmux[0][3][1]$a$2384 [1] $memory\rom$rdmux[0][3][1]$a$2384 [5:4] 1'0 $memory\rom$rdmux[0][3][1]$a$2384 [0] $memory\rom$rdmux[0][3][1]$a$2384 [1:0] }, B={ $memory\rom$rdmux[0][3][1]$b$2385 [22] $memory\rom$rdmux[0][3][1]$b$2385 [26:21] $memory\rom$rdmux[0][3][1]$b$2385 [19:14] $memory\rom$rdmux[0][3][1]$b$2385 [12:11] $memory\rom$rdmux[0][3][1]$b$2385 [8] $memory\rom$rdmux[0][3][1]$b$2385 [8:7] $memory\rom$rdmux[0][3][1]$b$2385 [5:0] }, Y={ $memory\rom$rdmux[0][2][0]$b$2370 [27:21] $memory\rom$rdmux[0][2][0]$b$2370 [19:14] $memory\rom$rdmux[0][2][0]$b$2370 [12:11] $memory\rom$rdmux[0][2][0]$b$2370 [9:7] $memory\rom$rdmux[0][2][0]$b$2370 [5:0] }
      New connections: { $memory\rom$rdmux[0][2][0]$b$2370 [20] $memory\rom$rdmux[0][2][0]$b$2370 [13] $memory\rom$rdmux[0][2][0]$b$2370 [10] $memory\rom$rdmux[0][2][0]$b$2370 [6] } = { $memory\rom$rdmux[0][2][0]$b$2370 [16] $memory\rom$rdmux[0][2][0]$b$2370 [0] 1'0 $memory\rom$rdmux[0][2][0]$b$2370 [2] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][0]$2380:
      Old ports: A=$memory\rom$rdmux[0][3][0]$a$2381, B=$memory\rom$rdmux[0][3][0]$b$2382, Y=$memory\rom$rdmux[0][2][0]$a$2369
      New ports: A={ 1'1 $memory\rom$rdmux[0][3][0]$a$2381 [25] $memory\rom$rdmux[0][3][0]$a$2381 [23] $memory\rom$rdmux[0][3][0]$a$2381 [2] $memory\rom$rdmux[0][3][0]$a$2381 [21] $memory\rom$rdmux[0][3][0]$a$2381 [19] $memory\rom$rdmux[0][3][0]$a$2381 [12] $memory\rom$rdmux[0][3][0]$a$2381 [7] $memory\rom$rdmux[0][3][0]$a$2381 [15:14] $memory\rom$rdmux[0][3][0]$a$2381 [2] $memory\rom$rdmux[0][3][0]$a$2381 [12:9] $memory\rom$rdmux[0][3][0]$a$2381 [2] $memory\rom$rdmux[0][3][0]$a$2381 [7:4] 1'0 $memory\rom$rdmux[0][3][0]$a$2381 [2:0] }, B={ $memory\rom$rdmux[0][3][0]$b$2382 [19] $memory\rom$rdmux[0][3][0]$b$2382 [25] $memory\rom$rdmux[0][3][0]$b$2382 [0] $memory\rom$rdmux[0][3][0]$b$2382 [22:21] $memory\rom$rdmux[0][3][0]$b$2382 [19:18] $memory\rom$rdmux[0][3][0]$b$2382 [3] $memory\rom$rdmux[0][3][0]$b$2382 [15:14] 2'01 $memory\rom$rdmux[0][3][0]$b$2382 [11] 2'00 $memory\rom$rdmux[0][3][0]$b$2382 [8:7] 2'01 $memory\rom$rdmux[0][3][0]$b$2382 [4:0] }, Y={ $memory\rom$rdmux[0][2][0]$a$2369 [26:25] $memory\rom$rdmux[0][2][0]$a$2369 [23:21] $memory\rom$rdmux[0][2][0]$a$2369 [19:17] $memory\rom$rdmux[0][2][0]$a$2369 [15:0] }
      New connections: { $memory\rom$rdmux[0][2][0]$a$2369 [27] $memory\rom$rdmux[0][2][0]$a$2369 [24] $memory\rom$rdmux[0][2][0]$a$2369 [20] $memory\rom$rdmux[0][2][0]$a$2369 [16] } = { 1'0 $memory\rom$rdmux[0][2][0]$a$2369 [3] 1'0 $memory\rom$rdmux[0][2][0]$a$2369 [3] }
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][2]$2374:
      Old ports: A=$memory\rom$rdmux[0][2][2]$a$2375, B=28'x, Y=$memory\rom$rdmux[0][1][1]$a$2366
      New ports: A={ $memory\rom$rdmux[0][2][2]$a$2375 [27:22] $memory\rom$rdmux[0][2][2]$a$2375 [19:18] $memory\rom$rdmux[0][2][2]$a$2375 [16] $memory\rom$rdmux[0][2][2]$a$2375 [14] $memory\rom$rdmux[0][2][2]$a$2375 [12:11] $memory\rom$rdmux[0][2][2]$a$2375 [9:7] $memory\rom$rdmux[0][2][2]$a$2375 [5:0] }, B=21'x, Y={ $memory\rom$rdmux[0][1][1]$a$2366 [27:22] $memory\rom$rdmux[0][1][1]$a$2366 [19:18] $memory\rom$rdmux[0][1][1]$a$2366 [16] $memory\rom$rdmux[0][1][1]$a$2366 [14] $memory\rom$rdmux[0][1][1]$a$2366 [12:11] $memory\rom$rdmux[0][1][1]$a$2366 [9:7] $memory\rom$rdmux[0][1][1]$a$2366 [5:0] }
      New connections: { $memory\rom$rdmux[0][1][1]$a$2366 [21:20] $memory\rom$rdmux[0][1][1]$a$2366 [17] $memory\rom$rdmux[0][1][1]$a$2366 [15] $memory\rom$rdmux[0][1][1]$a$2366 [13] $memory\rom$rdmux[0][1][1]$a$2366 [10] $memory\rom$rdmux[0][1][1]$a$2366 [6] } = { $memory\rom$rdmux[0][1][1]$a$2366 [16] $memory\rom$rdmux[0][1][1]$a$2366 [16] $memory\rom$rdmux[0][1][1]$a$2366 [0] $memory\rom$rdmux[0][1][1]$a$2366 [0] $memory\rom$rdmux[0][1][1]$a$2366 [9] $memory\rom$rdmux[0][1][1]$a$2366 [0] $memory\rom$rdmux[0][1][1]$a$2366 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][1]$2371:
      Old ports: A=$memory\rom$rdmux[0][2][1]$a$2372, B=$memory\rom$rdmux[0][2][1]$b$2373, Y=$memory\rom$rdmux[0][1][0]$b$2364
      New ports: A={ $memory\rom$rdmux[0][2][1]$a$2372 [19] $memory\rom$rdmux[0][2][1]$a$2372 [25] 1'0 $memory\rom$rdmux[0][2][1]$a$2372 [20] $memory\rom$rdmux[0][2][1]$a$2372 [22:18] $memory\rom$rdmux[0][2][1]$a$2372 [3] $memory\rom$rdmux[0][2][1]$a$2372 [16:8] $memory\rom$rdmux[0][2][1]$a$2372 [6] $memory\rom$rdmux[0][2][1]$a$2372 [6:0] }, B={ $memory\rom$rdmux[0][2][1]$b$2373 [26:21] 1'0 $memory\rom$rdmux[0][2][1]$b$2373 [19:14] $memory\rom$rdmux[0][2][1]$b$2373 [8] $memory\rom$rdmux[0][2][1]$b$2373 [12:11] $memory\rom$rdmux[0][2][1]$b$2373 [9] $memory\rom$rdmux[0][2][1]$b$2373 [9:7] 2'01 $memory\rom$rdmux[0][2][1]$b$2373 [4] 1'0 $memory\rom$rdmux[0][2][1]$b$2373 [2:0] }, Y=$memory\rom$rdmux[0][1][0]$b$2364 [26:0]
      New connections: $memory\rom$rdmux[0][1][0]$b$2364 [27] = $memory\rom$rdmux[0][1][0]$b$2364 [20]
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][1][1]$2365:
      Old ports: A=$memory\rom$rdmux[0][1][1]$a$2366, B=28'x, Y=$memory\rom$rdmux[0][0][0]$b$2361
      New ports: A={ $memory\rom$rdmux[0][1][1]$a$2366 [27:22] $memory\rom$rdmux[0][1][1]$a$2366 [19:18] $memory\rom$rdmux[0][1][1]$a$2366 [16] $memory\rom$rdmux[0][1][1]$a$2366 [14] $memory\rom$rdmux[0][1][1]$a$2366 [12:11] $memory\rom$rdmux[0][1][1]$a$2366 [9:7] $memory\rom$rdmux[0][1][1]$a$2366 [5:0] }, B=21'x, Y={ $memory\rom$rdmux[0][0][0]$b$2361 [27:22] $memory\rom$rdmux[0][0][0]$b$2361 [19:18] $memory\rom$rdmux[0][0][0]$b$2361 [16] $memory\rom$rdmux[0][0][0]$b$2361 [14] $memory\rom$rdmux[0][0][0]$b$2361 [12:11] $memory\rom$rdmux[0][0][0]$b$2361 [9:7] $memory\rom$rdmux[0][0][0]$b$2361 [5:0] }
      New connections: { $memory\rom$rdmux[0][0][0]$b$2361 [21:20] $memory\rom$rdmux[0][0][0]$b$2361 [17] $memory\rom$rdmux[0][0][0]$b$2361 [15] $memory\rom$rdmux[0][0][0]$b$2361 [13] $memory\rom$rdmux[0][0][0]$b$2361 [10] $memory\rom$rdmux[0][0][0]$b$2361 [6] } = { $memory\rom$rdmux[0][0][0]$b$2361 [16] $memory\rom$rdmux[0][0][0]$b$2361 [16] $memory\rom$rdmux[0][0][0]$b$2361 [0] $memory\rom$rdmux[0][0][0]$b$2361 [0] $memory\rom$rdmux[0][0][0]$b$2361 [9] $memory\rom$rdmux[0][0][0]$b$2361 [0] $memory\rom$rdmux[0][0][0]$b$2361 [0] }
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 79 changes.

4.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.36.6. Executing OPT_DFF pass (perform DFF optimizations).

4.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 215 unused wires.
<suppressed ~1 debug messages>

4.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~6 debug messages>

4.36.9. Rerunning OPT passes. (Maybe there is more to do..)

4.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

4.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][15]$2497:
      Old ports: A={ $memory\rom$rdmux[0][5][0]$a$2453 [5] 2'11 $memory\rom$rdmux[0][5][0]$a$2453 [5] 2'00 $memory\rom$rdmux[0][5][0]$a$2453 [6] 2'01 $memory\rom$rdmux[0][5][0]$a$2453 [5] }, B={ $memory\rom$rdmux[0][5][0]$a$2453 [5] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [6] $memory\rom$rdmux[0][5][0]$a$2453 [6:5] 2'11 $memory\rom$rdmux[0][5][0]$a$2453 [6:5] 1'0 }, Y={ $memory\rom$rdmux[0][4][7]$b$2427 [22] $memory\rom$rdmux[0][4][7]$b$2427 [25] $memory\rom$rdmux[0][4][7]$b$2427 [26] $memory\rom$rdmux[0][4][7]$b$2427 [18] $memory\rom$rdmux[0][4][7]$b$2427 [24] $memory\rom$rdmux[0][4][7]$b$2427 [16] $memory\rom$rdmux[0][4][7]$b$2427 [11] $memory\rom$rdmux[0][4][7]$b$2427 [15] $memory\rom$rdmux[0][4][7]$b$2427 [4] $memory\rom$rdmux[0][4][7]$b$2427 [23] }
      New ports: A={ 2'11 $memory\rom$rdmux[0][5][0]$a$2453 [5] 2'00 $memory\rom$rdmux[0][5][0]$a$2453 [6] 2'01 $memory\rom$rdmux[0][5][0]$a$2453 [5] }, B={ 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [6] $memory\rom$rdmux[0][5][0]$a$2453 [6:5] 2'11 $memory\rom$rdmux[0][5][0]$a$2453 [6:5] 1'0 }, Y={ $memory\rom$rdmux[0][4][7]$b$2427 [25] $memory\rom$rdmux[0][4][7]$b$2427 [26] $memory\rom$rdmux[0][4][7]$b$2427 [18] $memory\rom$rdmux[0][4][7]$b$2427 [24] $memory\rom$rdmux[0][4][7]$b$2427 [16] $memory\rom$rdmux[0][4][7]$b$2427 [11] $memory\rom$rdmux[0][4][7]$b$2427 [15] $memory\rom$rdmux[0][4][7]$b$2427 [4] $memory\rom$rdmux[0][4][7]$b$2427 [23] }
      New connections: $memory\rom$rdmux[0][4][7]$b$2427 [22] = $memory\rom$rdmux[0][5][0]$a$2453 [5]
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][5][16]$2500:
      Old ports: A={ 1'1 $memory\rom$rdmux[0][5][0]$a$2453 [6] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [5] 1'1 $memory\rom$rdmux[0][5][0]$a$2453 [6] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [6] $memory\rom$rdmux[0][5][0]$a$2453 [6:5] 1'1 }, B={ 2'01 $memory\rom$rdmux[0][5][0]$a$2453 [6] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [6] $memory\rom$rdmux[0][5][0]$a$2453 [6:5] $memory\rom$rdmux[0][5][0]$a$2453 [5] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [5] $memory\rom$rdmux[0][5][0]$a$2453 [5] }, Y={ $memory\rom$rdmux[0][4][8]$a$2429 [25] $memory\rom$rdmux[0][4][8]$a$2429 [19:18] $memory\rom$rdmux[0][4][8]$a$2429 [21] $memory\rom$rdmux[0][4][8]$a$2429 [26] $memory\rom$rdmux[0][4][8]$a$2429 [11] $memory\rom$rdmux[0][4][8]$a$2429 [27] $memory\rom$rdmux[0][4][8]$a$2429 [22] $memory\rom$rdmux[0][4][8]$a$2429 [7] $memory\rom$rdmux[0][4][8]$a$2429 [2] $memory\rom$rdmux[0][4][8]$a$2429 [4] }
      New ports: A={ 1'1 $memory\rom$rdmux[0][5][0]$a$2453 [6] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [5] 2'10 $memory\rom$rdmux[0][5][0]$a$2453 [6] $memory\rom$rdmux[0][5][0]$a$2453 [6] 1'1 }, B={ 2'01 $memory\rom$rdmux[0][5][0]$a$2453 [6] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [6:5] $memory\rom$rdmux[0][5][0]$a$2453 [5] 1'0 $memory\rom$rdmux[0][5][0]$a$2453 [5] }, Y={ $memory\rom$rdmux[0][4][8]$a$2429 [25] $memory\rom$rdmux[0][4][8]$a$2429 [19:18] $memory\rom$rdmux[0][4][8]$a$2429 [21] $memory\rom$rdmux[0][4][8]$a$2429 [26] $memory\rom$rdmux[0][4][8]$a$2429 [27] $memory\rom$rdmux[0][4][8]$a$2429 [22] $memory\rom$rdmux[0][4][8]$a$2429 [7] $memory\rom$rdmux[0][4][8]$a$2429 [4] }
      New connections: { $memory\rom$rdmux[0][4][8]$a$2429 [11] $memory\rom$rdmux[0][4][8]$a$2429 [2] } = $memory\rom$rdmux[0][5][0]$a$2453 [6:5]
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 2 changes.

4.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2331 ($sdffe) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:355$983_Y [0], Q = \FemtoRV32.PC [0]).

4.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.36.16. Rerunning OPT passes. (Maybe there is more to do..)

4.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

4.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2747: { $auto$opt_dff.cc:194:make_patterns_logic$2744 $auto$opt_dff.cc:194:make_patterns_logic$2332 \FemtoRV32.state [2] }
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$982:
      Old ports: A={ \FemtoRV32.PCplus4 [31:2] 2'x }, B={ \FemtoRV32.PCplusImm [31:1] 1'x }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$982_Y
      New ports: A={ \FemtoRV32.PCplus4 [31:2] 1'x }, B=\FemtoRV32.PCplusImm [31:1], Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$982_Y [31:1]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$982_Y [0] = 1'x
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 2 changes.

4.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.20. Executing OPT_DFF pass (perform DFF optimizations).

4.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.36.23. Rerunning OPT passes. (Maybe there is more to do..)

4.36.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

4.36.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.36.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.27. Executing OPT_DFF pass (perform DFF optimizations).

4.36.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.36.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.36.30. Finished OPT passes. (There is nothing left to do.)

4.37. Executing ICE40_WRAPCARRY pass (wrap carries).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.38.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$3db153e1a765c5f364a19299b3f3b9fb2ee9fafe\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1158 debug messages>

4.39. Executing OPT pass (performing simple optimizations).

4.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~1839 debug messages>

4.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~1350 debug messages>
Removed a total of 450 cells.

4.39.3. Executing OPT_DFF pass (perform DFF optimizations).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 356 unused cells and 978 unused wires.
<suppressed ~362 debug messages>

4.39.5. Finished fast OPT passes.

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2073.slice[0].carry: CO=\main_minimalsoc_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2076.slice[0].carry: CO=\main_minimalsoc_tx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2076.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2079.slice[0].carry: CO=\main_minimalsoc_rx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2079.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2082.slice[0].carry: CO=\main_minimalsoc_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2085.slice[0].carry: CO=\main_minimalsoc_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2088.slice[0].carry: CO=\main_minimalsoc_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2091.slice[0].carry: CO=\main_minimalsoc_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2094.slice[0].carry: CO=\main_minimalsoc_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2097.slice[0].carry: CO=\main_minimalsoc_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2100.slice[0].carry: CO=\main_minimalsoc_tx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2103.slice[0].carry: CO=\main_minimalsoc_rx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2109.slice[0].carry: CO=\main_timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2112.slice[32].carry: CO=$auto$alumacc.cc:495:replace_alu$2112.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2115.slice[0].carry: CO=\FemtoRV32.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2124.slice[0].carry: CO=\FemtoRV32.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2127.slice[0].carry: CO=\FemtoRV32.aluShamt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2130.slice[0].carry: CO=\builder_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2133.slice[0].carry: CO=\main_minimalsoc_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2136.slice[0].carry: CO=\main_minimalsoc_rx_fifo_level0 [0]

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~85 debug messages>

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.40.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$5383 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [31], Q = \builder_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5382 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [30], Q = \builder_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5381 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [29], Q = \builder_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5380 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [28], Q = \builder_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5379 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [27], Q = \builder_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5378 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [26], Q = \builder_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5377 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [25], Q = \builder_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5376 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [24], Q = \builder_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5375 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [23], Q = \builder_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5374 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [22], Q = \builder_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5373 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [21], Q = \builder_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5372 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [20], Q = \builder_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5371 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [19], Q = \builder_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5370 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [18], Q = \builder_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5369 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [17], Q = \builder_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5368 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [16], Q = \builder_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5367 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [15], Q = \builder_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5366 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [14], Q = \builder_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5365 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [13], Q = \builder_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5364 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [12], Q = \builder_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5363 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [11], Q = \builder_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5362 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [10], Q = \builder_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5361 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [9], Q = \builder_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5360 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [8], Q = \builder_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5359 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [7], Q = \builder_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5358 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [6], Q = \builder_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5357 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [5], Q = \builder_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5356 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [4], Q = \builder_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5355 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [3], Q = \builder_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5354 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [2], Q = \builder_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5353 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [1], Q = \builder_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5352 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1162.Y_B [0], Q = \builder_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5344 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.B_AND_S [63], Q = \builder_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5343 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.B_AND_S [62], Q = \builder_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5342 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.B_AND_S [61], Q = \builder_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5341 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.B_AND_S [60], Q = \builder_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5340 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.B_AND_S [59], Q = \builder_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5339 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.B_AND_S [58], Q = \builder_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5338 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.Y_B [1], Q = \builder_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5337 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1187.Y_B [0], Q = \builder_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5336 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [31], Q = \builder_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5335 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [30], Q = \builder_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5334 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [29], Q = \builder_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5333 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [28], Q = \builder_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5332 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [27], Q = \builder_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5331 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [26], Q = \builder_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5330 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [25], Q = \builder_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5329 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [24], Q = \builder_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5328 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [23], Q = \builder_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5327 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [22], Q = \builder_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5326 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [21], Q = \builder_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5325 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [20], Q = \builder_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5324 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [19], Q = \builder_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5323 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [18], Q = \builder_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5322 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [17], Q = \builder_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5321 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [16], Q = \builder_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5320 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [15], Q = \builder_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5319 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [14], Q = \builder_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5318 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [13], Q = \builder_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5317 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [12], Q = \builder_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5316 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [11], Q = \builder_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5315 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [10], Q = \builder_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5314 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [9], Q = \builder_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5313 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [8], Q = \builder_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5312 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [7], Q = \builder_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5311 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [6], Q = \builder_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5310 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [5], Q = \builder_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5309 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [4], Q = \builder_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5308 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [3], Q = \builder_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5307 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [2], Q = \builder_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5306 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [1], Q = \builder_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5305 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1210.Y_B [0], Q = \builder_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$4345 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$995.B_AND_S [10], Q = \FemtoRV32.state [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3792 ($_DFF_P_) from module vsd_mini_fpga (D = $memory\rom$rdmux[0][0][0]$a$2360 [17], Q = \rom_dat0 [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3790 ($_DFF_P_) from module vsd_mini_fpga (D = $memory\rom$rdmux[0][0][0]$a$2360 [15], Q = \rom_dat0 [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3785 ($_DFF_P_) from module vsd_mini_fpga (D = $memory\rom$rdmux[0][0][0]$a$2360 [10], Q = \rom_dat0 [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3781 ($_DFF_P_) from module vsd_mini_fpga (D = $memory\rom$rdmux[0][0][0]$a$2360 [6], Q = \rom_dat0 [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3775 ($_DFF_P_) from module vsd_mini_fpga (D = $memory\rom$rdmux[0][0][0]$a$2360 [0], Q = \rom_dat0 [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6176 ($_SDFFE_PP0P_) from module vsd_mini_fpga.

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 81 unused cells and 88 unused wires.
<suppressed ~82 debug messages>

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~5 debug messages>

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~417 debug messages>
Removed a total of 139 cells.

4.40.10. Executing OPT_DFF pass (perform DFF optimizations).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 139 unused wires.
<suppressed ~1 debug messages>

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.40.16. Executing OPT_DFF pass (perform DFF optimizations).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~802 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2076.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2076.slice[31].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2079.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2079.slice[31].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2082.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2085.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2088.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2091.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2094.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2097.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2100.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2103.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2109.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2112.slice[32].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2115.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2124.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2127.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2130.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2133.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2136.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2073.slice[0].carry ($lut).

4.45. Executing ICE40_OPT pass (performing simple optimizations).

4.45.1. Running ICE40 specific optimizations.

4.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~643 debug messages>

4.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~690 debug messages>
Removed a total of 230 cells.

4.45.4. Executing OPT_DFF pass (perform DFF optimizations).

4.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 4087 unused wires.
<suppressed ~1 debug messages>

4.45.6. Rerunning OPT passes. (Removed registers in this run.)

4.45.7. Running ICE40 specific optimizations.

4.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~2 debug messages>

4.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.45.10. Executing OPT_DFF pass (perform DFF optimizations).

4.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.45.12. Rerunning OPT passes. (Removed registers in this run.)

4.45.13. Running ICE40 specific optimizations.

4.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.45.16. Executing OPT_DFF pass (perform DFF optimizations).

4.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.45.18. Finished OPT passes. (There is nothing left to do.)

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.47. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

4.48. Executing ABC9 pass.

4.48.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module vsd_mini_fpga.
Found 0 SCCs.

4.48.4. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.5. Executing TECHMAP pass (map to technology primitives).

4.48.5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.48.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~130 debug messages>

4.48.6. Executing OPT pass (performing simple optimizations).

4.48.6.1. Executing OPT_EXPR pass (perform const folding).

4.48.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.48.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

4.48.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

4.48.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.48.6.6. Executing OPT_DFF pass (perform DFF optimizations).

4.48.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

4.48.6.8. Executing OPT_EXPR pass (perform const folding).

4.48.6.9. Finished OPT passes. (There is nothing left to do.)

4.48.7. Executing TECHMAP pass (map to technology primitives).

4.48.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

4.48.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

4.48.8. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.48.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2288 debug messages>

4.48.10. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.48.12. Executing TECHMAP pass (map to technology primitives).

4.48.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.48.12.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~157 debug messages>

4.48.13. Executing OPT pass (performing simple optimizations).

4.48.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~4 debug messages>

4.48.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

4.48.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.48.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.48.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.48.13.6. Executing OPT_DFF pass (perform DFF optimizations).

4.48.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.48.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.48.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.48.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.48.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.48.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.48.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.48.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.48.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.48.13.16. Finished OPT passes. (There is nothing left to do.)

4.48.14. Executing AIGMAP pass (map logic to AIG).
Module vsd_mini_fpga: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

4.48.15. Executing AIGMAP pass (map logic to AIG).
Module vsd_mini_fpga: replaced 1933 cells with 10968 new cells, skipped 4390 cells.
  replaced 4 cell types:
     853 $_OR_
      40 $_XOR_
       1 $_ORNOT_
    1039 $_MUX_
  not replaced 20 cell types:
       1 $scopeinfo
     209 $_NOT_
     726 $_AND_
     191 SB_DFF
     359 SB_DFFE
     142 SB_DFFSR
      14 SB_DFFSS
      69 SB_DFFESR
       5 SB_DFFESS
     352 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
     242 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
     472 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
      16 $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K
      44 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
      22 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
     352 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
      22 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
     780 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
       6 $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K
     366 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

4.48.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.15.3. Executing XAIGER backend.
<suppressed ~1143 debug messages>
Extracted 4817 AND gates and 16306 wires from module `vsd_mini_fpga' to a netlist network with 894 inputs and 2327 outputs.

4.48.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.48.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    894/   2327  and =    4000  lev =   23 (1.28)  mem = 0.20 MB  box = 2652  bb = 2286
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    894/   2327  and =    5953  lev =   21 (1.04)  mem = 0.23 MB  ch =  968  box = 2652  bb = 2286
ABC: cst =       0  cls =    812  lit =     968  unused =    8085  proof =     0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    5953.  Ch =   812.  Total mem =    2.36 MB. Peak cut mem =    0.11 MB.
ABC: P:  Del = 9415.00.  Ar =    1754.0.  Edge =     6232.  Cut =    34124.  T =     0.00 sec
ABC: P:  Del = 9415.00.  Ar =    1686.0.  Edge =     6142.  Cut =    32622.  T =     0.01 sec
ABC: P:  Del = 9415.00.  Ar =    1477.0.  Edge =     5111.  Cut =    34968.  T =     0.01 sec
ABC: F:  Del = 9415.00.  Ar =    1407.0.  Edge =     4938.  Cut =    34579.  T =     0.00 sec
ABC: A:  Del = 9415.00.  Ar =    1373.0.  Edge =     4702.  Cut =    35205.  T =     0.01 sec
ABC: A:  Del = 9415.00.  Ar =    1367.0.  Edge =     4689.  Cut =    35147.  T =     0.01 sec
ABC: Total time =     0.04 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    894/   2327  and =    3951  lev =   21 (1.13)  mem = 0.20 MB  box = 2652  bb = 2286
ABC: Mapping (K=4)  :  lut =   1364  edge =    4674  lev =   13 (0.72)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   21  mem = 0.08 MB
ABC: LUT = 1364 : 2=173 12.7 %  3=436 32.0 %  4=755 55.4 %  Ave = 3.43
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.59 seconds, total: 0.59 seconds

4.48.15.6. Executing AIGER frontend.
<suppressed ~6454 debug messages>
Removed 5655 unused cells and 16128 unused wires.

4.48.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1396
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      366
ABC RESULTS:           input signals:      112
ABC RESULTS:          output signals:     2327
Removing temp directory.

4.48.16. Executing TECHMAP pass (map to technology primitives).

4.48.16.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.48.16.2. Continuing TECHMAP pass.
Using template $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K for cells of type $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K for cells of type $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K.
No more expansions possible.
<suppressed ~396 debug messages>

4.49. Executing ICE40_WRAPCARRY pass (wrap carries).

4.50. Executing TECHMAP pass (map to technology primitives).

4.50.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 293 unused cells and 20142 unused wires.

4.51. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1807
  1-LUT               32
  2-LUT              203
  3-LUT              813
  4-LUT              759
  with \SB_CARRY    (#0)  344
  with \SB_CARRY    (#1)  344

Eliminating LUTs.
Number of LUTs:     1807
  1-LUT               32
  2-LUT              203
  3-LUT              813
  4-LUT              759
  with \SB_CARRY    (#0)  344
  with \SB_CARRY    (#1)  344

Combining LUTs.
Number of LUTs:     1793
  1-LUT               24
  2-LUT              197
  3-LUT              807
  4-LUT              765
  with \SB_CARRY    (#0)  344
  with \SB_CARRY    (#1)  344

Eliminated 0 LUTs.
Combined 14 LUTs.
<suppressed ~11576 debug messages>

4.52. Executing TECHMAP pass (map to technology primitives).

4.52.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.52.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$60e0a526d5120cb853aa823aea6dcb02645a9f39\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$1f9991b7d220a1444c81118371531284fe6401b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$e5761adfcc530461835be17350166b9d43dfadee\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$02fbe8c67d33eabc42a06d471f5fbd85b121dbcc\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod$cc2c73b4a486d6847dcd620841ed542a241d8998\$lut for cells of type $lut.
Using template $paramod$d6fad69df4b6793100fda03bb83504fe9b335c70\$lut for cells of type $lut.
Using template $paramod$c52228221673cb40e85e683314eb992be6bc9613\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$c91dc3bc3c1c461ebb3186b4fe54c4e0e0dffd4b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$f41ad5097d9f0f76cacde91c023873087e38be33\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$a50bbaf70b48eb6d78317eddf4f7e11e8988acec\$lut for cells of type $lut.
Using template $paramod$0046de2db890b346a2294cf0f0c38ffa741c2cb7\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110110 for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$ab8d27d89168e1442da1d26835960a024e0c4a74\$lut for cells of type $lut.
Using template $paramod$23da582b86241546eace0c8bedadb42614eea4c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$6964564b9442a5cc5d6c49952703d579649d4fe1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$381ddb7573c4aae502bfdb876942cce441fd6ff1\$lut for cells of type $lut.
Using template $paramod$e412821338883e25f2e0d1a1d7fada158db69807\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$ee5adfa1bcc7e4b8948c774483a7d19aaddb4759\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$449d02d5b7b3745f7d49b45f23eba3c9f4eb52ba\$lut for cells of type $lut.
Using template $paramod$8101d9e9626186b085c3c63c84551dd3f6cf12c5\$lut for cells of type $lut.
Using template $paramod$92e8dd8159fc9f6ec96a27e61981c0b8ec4be3d8\$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$71039eaa750b63c13b47d102108a4d1b67d00b7c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$523590621c58e40230fca869593c896ed6f8f50a\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod$3f83809cb0f84defec716c206740c2596b07425e\$lut for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$414362eda09f9d3970299f0e16877ee0fc18f729\$lut for cells of type $lut.
Using template $paramod$b40ed8783cd24943f4c31bddb9063d9895eb569a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$9ef5d48c9a0480a6ba11ee13bbd01c2730f1a1d2\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$5a2475f0ff8adfa6c48e46c1977dad3962daa33d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$5d16e795d6c582b27c818459b159f81a7f4525c4\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$7fc325150916e09e21db63cc9672b99a89ef9301\$lut for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$cf52221ef2d451442dd7d72d5c8ad598e89310e9\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$863f41f551a5816159b16156be2ce40a67f3ea1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$88433ebfb4d698fe0a845fd0a518078e0471ea2e\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$89ecea64a21f1d46300084f3bd1ea75b5999f12a\$lut for cells of type $lut.
Using template $paramod$83dbb01e5f200dd2359b4ac7183ac80b0f267ba1\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$9daee386039d07b0aa344545d30dda7d98529f57\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$4b544f91022bca4281a618411346553c7c590f28\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$f5c23b297b0a8ca096118d63d2c74ddd6cbea134\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$154ea0a7a8716096adfe660ea242a90d72a5a0f2\$lut for cells of type $lut.
Using template $paramod$eec22efc31481e6a2706a92743e67f4f90bad45a\$lut for cells of type $lut.
Using template $paramod$ececc55fe721b2d80098bfc00a6005f1af14b6e5\$lut for cells of type $lut.
Using template $paramod$444dc65d62c26ac5c920b1ef08094df1b8d6a003\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011001 for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$4271c884288d563736df66475c334040d1cdc6e5\$lut for cells of type $lut.
Using template $paramod$fe70bb3280659663b8fa2b45f42fda9ccf4ccfaa\$lut for cells of type $lut.
Using template $paramod$63e3dfc669f1d4289cb743e89c076050008f92d1\$lut for cells of type $lut.
Using template $paramod$8532c5b2e3769c167026cb0354cca79966a44857\$lut for cells of type $lut.
Using template $paramod$9238b4f918408168668f80b2f347ff8fe515d0e4\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$df23d368a6ae8908771963811f5ab56f622887ca\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$f840a6057f1d372c3e6a8a9fa5382749feb221f5\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$0409a21439907beff889e4f6eb59bf531052a383\$lut for cells of type $lut.
Using template $paramod$c2ec04e79a837992e22a44516a441e33767962c2\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod$ddf7454532bdb1e5b790e643b9fbf14b9c0bf02a\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$e5687d9cc558cf817440488fc74dc272c811b152\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$1c4dba04c7b1b6f9ae2fbd2ebcdbd37f5c14a3e3\$lut for cells of type $lut.
Using template $paramod$323dbb47a6d14615772fecb6fe7c4bec277e6c6b\$lut for cells of type $lut.
Using template $paramod$6424a218a3d531eb3a10bfd0d189d44ec765962a\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$fba2e4f6f8ab1bc181fa350d2e7f12d4e9c80f0b\$lut for cells of type $lut.
Using template $paramod$1632c1c0242796acfc963a05742c4acd2f475c4e\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110101 for cells of type $lut.
Using template $paramod$39825c5ed3d135e502be79829033166f1762d78b\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod$cae45ff85b946d8cfe295bf4feda7db55ee71cea\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4968 debug messages>
Removed 0 unused cells and 3961 unused wires.

4.53. Executing AUTONAME pass.
Renamed 38841 objects in module vsd_mini_fpga (76 iterations).
<suppressed ~4757 debug messages>

4.54. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `vsd_mini_fpga'. Setting top module to vsd_mini_fpga.

4.54.1. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga

4.54.2. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Removed 0 unused modules.

4.55. Printing statistics.

=== vsd_mini_fpga ===

   Number of wires:               2087
   Number of wire bits:           6723
   Number of public wires:        2087
   Number of public wire bits:    6723
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2943
     $scopeinfo                      1
     SB_CARRY                      347
     SB_DFF                        191
     SB_DFFE                       359
     SB_DFFESR                      69
     SB_DFFESS                       5
     SB_DFFSR                      142
     SB_DFFSS                       14
     SB_LUT4                      1793
     SB_RAM40_4K                    22

4.56. Executing CHECK pass (checking for obvious problems).
Checking module vsd_mini_fpga...
Found and reported 0 problems.

5. Executing JSON backend.

End of script. Logfile hash: 225767eba6, CPU: user 3.21s system 0.03s, MEM: 73.76 MB peak
Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 16% 1x abc9_exe (0 sec), 16% 12x techmap (0 sec), ...
