Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d2sim_behav xil_defaultlib.d2sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc24a_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_mux_83_1_1_1(ID=1,din0_WI...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_mux_325_1_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_mux_164_1_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_mux_245_1_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_regslice_both(DataWidth=8...
Compiling module xil_defaultlib.crc24a_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.crc24a
Compiling module xil_defaultlib.design_2_crc24a_0_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.d2sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot d2sim_behav
