\t (00:00:00) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:00)     Journal start - Sat Feb 13 20:42:20 2016
\t (00:00:00)         Host=GREEN User=thebh Pid=4620 CPUs=4
\t (00:00:00) 
\t (00:00:02) Opening existing design...
\d (00:00:02) Database opened: C:/Users/thebh/Desktop/dtf/git/clay/Circuit/R6_1/allegro/CLAYR6.brd
\t (00:00:02) Grids are drawn 16.00, 16.00 apart for enhanced viewability.
\i (00:00:02) trapsize 1234
\i (00:00:02) trapsize 1211
\i (00:00:02) trapsize 1237
\i (00:00:02) trapsize 1248
\i (00:00:03) trapsize 1248
\i (00:00:03) generaledit 
\i (00:00:05) setwindow form.vf_vis
\i (00:00:05) FORM vf_vis 1 all_colorvisible YES 
\i (00:00:06) FORM vf_vis 1 all_colorvisible NO 
\i (00:00:07) FORM vf_vis 4 etch_colorvisible 1 
\i (00:00:10) FORM vf_vis 4 etch_colorvisible 0 
\i (00:00:11) FORM vf_vis 3 all_colorvisible YES 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in -69.62 -644.84
\i (00:00:16) trapsize 624
\i (00:00:18) exit 
\t (00:00:19)     Journal end - Sat Feb 13 20:42:39 2016
