# indtroduction
This part of the experiment implements a 5-level pipeline CPU, which can run RISC-V instructions on the FPGA.
All the code is under the pipeline folder, report.pdf is the experiment report, and the pipeline CPU is a guide design manual.
## data path
