[CONFIG FILE]
VERSION 7.0
[PANELLIST]
Triggering
AD9978 #1 compact
AD9978 #2 compact
DAC8574
[DEMONSTRATOR]
??
[SENSOR]
??
[READ-OUT MODE]
??
[AUTHOR - USER ID]
theuwisk
[AUTHOR - MACHINE]
XP-PI0280
[LAST MODIFICATION]
 17-09-10 09:10:04
[TIGER DIEGO .POF FILE]
No pof file defined
[COMMENT]
Saved manually.
[DEVICELIST]
DPP2010A::USB:DaLink:Active:USB (RDIB uP) I2C:I2C (Small-up CT3) DaLink[Speed Medium;Acknowlegde No ack;Bus type DaLink-VL]
Tiger-Diego::USB:DaLink:Active:USB (RDIB uP) I2C:I2C (Small-up CT3) DaLink[Speed Medium;Acknowlegde Bus wide;Bus type DaLink-S]
DAC8574::USB:3W:Active:USB (RDIB uP) I2C:I2C (OSx uP) 3W
AD9978 #1::USB:3W:Active:USB (RDIB uP) I2C:I2C (OSx uP) 3W
AD9978 #2::USB:3W:Active:USB (RDIB uP) I2C:I2C (OSx uP) 3W
Ideal2 panel::USB:DaLink:Active:USB (RDIB uP) DaLink[Speed High;Acknowlegde Bus wide;Bus type DaLink-16]
Trigger::USB:DaLink:Active:USB (RDIB uP) DaLink[Speed High;Acknowlegde Bus wide;Bus type DaLink-16]
DataPath::USB:DaLink:Active:USB (RDIB uP) I2C:I2C (Small-up CT3) DaLink[Speed Medium;Acknowlegde Bus wide;Bus type DaLink-S]
[SPECIFIC PARAMETERS]
Dac 1:VNS,Conversion factor 1:0.000420,Offset 1:12.000000,Limit 1:30
Dac 2:VRG,Conversion factor 2:0.000420,Offset 2:0.000000,Limit 2:20
Dac 3:VSG,Conversion factor 3:0.000420,Offset 3:0.000000,Limit 3:7
Dac 4:VPS,Conversion factor 4:0.000420,Offset 4:0.000000,Limit 4:10
Dac 5:VC,Conversion factor 5:0.000420,Offset 5:0.000000,Limit 5:10
Dac 6:VOG,Conversion factor 6:0.000420,Offset 6:0.000000,Limit 6:10
Dac 7:VAI,Conversion factor 7:0.000420,Offset 7:0.000000,Limit 7:15
Dac 8:VAR,Conversion factor 8:0.000420,Offset 8:1.000000,Limit 8:15
Dac 9:,Conversion factor 9:0.000000,Offset 9:0.000000,Limit 9:0
Dac 10:,Conversion factor 10:0.000000,Offset 10:0.000000,Limit 10:0
Dac 11:,Conversion factor 11:0.000000,Offset 11:0.000000,Limit 11:0
Dac 12:,Conversion factor 12:0.000000,Offset 12:0.000000,Limit 12:0
Dac 13:,Conversion factor 13:0.000000,Offset 13:0.000000,Limit 13:0
Dac 14:,Conversion factor 14:0.000000,Offset 14:0.000000,Limit 14:0
Dac 15:,Conversion factor 15:0.000000,Offset 15:0.000000,Limit 15:0
Dac 16:,Conversion factor 16:0.000000,Offset 16:0.000000,Limit 16:0
Dac 17:,Conversion factor 17:0.000000,Offset 17:0.000000,Limit 17:0
Dac 18:,Conversion factor 18:0.000000,Offset 18:0.000000,Limit 18:0
Dac 19:,Conversion factor 19:0.000000,Offset 19:0.000000,Limit 19:0
Dac 20:,Conversion factor 20:0.000000,Offset 20:0.000000,Limit 20:0
Dac 21:,Conversion factor 21:0.000000,Offset 21:0.000000,Limit 21:0
Dac 22:,Conversion factor 22:0.000000,Offset 22:0.000000,Limit 22:0
Dac 23:,Conversion factor 23:0.000000,Offset 23:0.000000,Limit 23:0
Dac 24:,Conversion factor 24:0.000000,Offset 24:0.000000,Limit 24:0
Dac 25:,Conversion factor 25:0.000000,Offset 25:0.000000,Limit 25:0
Dac 26:,Conversion factor 26:0.000000,Offset 26:0.000000,Limit 26:0
Dac 27:,Conversion factor 27:0.000000,Offset 27:0.000000,Limit 27:0
Dac 28:,Conversion factor 28:0.000000,Offset 28:0.000000,Limit 28:0
Dac 29:,Conversion factor 29:0.000000,Offset 29:0.000000,Limit 29:0
Dac 30:,Conversion factor 30:0.000000,Offset 30:0.000000,Limit 30:0
Dac 31:,Conversion factor 31:0.000000,Offset 31:0.000000,Limit 31:0
Dac 32:,Conversion factor 32:0.000000,Offset 32:0.000000,Limit 32:0
Dac 33:,Conversion factor 33:0.000000,Offset 33:0.000000,Limit 33:0
Dac 34:,Conversion factor 34:0.000000,Offset 34:0.000000,Limit 34:0
Dac 35:,Conversion factor 35:0.000000,Offset 35:0.000000,Limit 35:0
Dac 36:,Conversion factor 36:0.000000,Offset 36:0.000000,Limit 36:0
Dac 37:,Conversion factor 37:0.000000,Offset 37:0.000000,Limit 37:0
Dac 38:,Conversion factor 38:0.000000,Offset 38:0.000000,Limit 38:0
Dac 39:,Conversion factor 39:0.000000,Offset 39:0.000000,Limit 39:0
Dac 40:,Conversion factor 40:0.000000,Offset 40:0.000000,Limit 40:0
[MEMORY]
0	0	XK1-board #1	LED
0	1	XK1-board #1	Debug register 1
0	2	XK1-board #1	..
0	3	XK1-board #1	..
0	4	XK1-board #1	..
0	5	XK1-board #1	..
0	6	XK1-board #1	..
0	7	XK1-board #1	..
0	8	XK1-board #1	..
0	9	XK1-board #1	..
0	10	XK1-board #2	LED
0	11	XK1-board #2	Debug register 1
0	12	XK1-board #2	..
0	13	XK1-board #2	..
0	14	XK1-board #2	..
0	15	XK1-board #2	..
0	16	XK1-board #2	..
0	17	XK1-board #2	..
0	18	XK1-board #2	..
0	19	XK1-board #2	..
0	20	not used	(Was TDA8783)
0	21	not used	(Was TDA8783)
0	22	DAC8574	dac9
0	23	DAC8574	dac10
0	24	DAC8574	dac11
0	25	DAC8574	dac12
0	26	DAC8574	dac13
0	27	DAC8574	dac14
0	28	DAC8574	dac15
0	29	DAC8574	dac16
5D7B	30	DAC8574	dac1
6F90	31	DAC8574	dac2
29D6	32	DAC8574	dac3
37C8	33	DAC8574	dac4
29D6	34	DAC8574	dac5
37C8	35	DAC8574	dac6
50E2	36	DAC8574	dac7
637B	37	DAC8574	dac8
0	38	DAC8574	dac17
0	39	DAC8574	dac18
0	40	DAC8574	dac19
0	41	DAC8574	dac20
0	42	DAC8574	dac21
0	43	DAC8574	dac22
0	44	DAC8574	dac23
0	45	DAC8574	dac24
0	46	DAC8574	dac25
0	47	DAC8574	dac26
0	48	DAC8574	dac27
0	49	DAC8574	dac28
0	50	DAC8574	dac29
0	51	DAC8574	dac30
0	52	DAC8574	dac31
0	53	DAC8574	dac32
0	54	DAC8574	dac33
0	55	DAC8574	dac34
0	56	DAC8574	dac35
0	57	DAC8574	dac36
0	58	DAC8574	dac37
0	59	DAC8574	dac38
0	60	DAC8574	dac39
0	61	DAC8574	dac40
0	62	not used	
0	63	not used	
0	64	not used
0	65	not used
0	66	not used
0	67	not used
0	68	not used
0	69	not used
0	70	not used
0	71	not used
0	72	not used
0	73	not used
0	74	not used
0	75	not used
0	76	not used
0	77	not used
0	78	not used
0	79	not used
1	80	TDA9991N2	Power
0	81	TDA9991N2	Outputs
0	82	TDA9991N2	Oscillator
1	83	TDA9991N2	VD2X drop
1	84	TDA9991N2	Vh mode
7	85	TDA9991N2	Vh
19	86	TDA9991N2	Vns
5	87	TDA9991N2	Vsfd
5	88	TDA9991N2	Vsh
0	89	not used	(Was TDA9991 power controlled)
0	90	TDA99965	Clamp MSB
64	91	TDA99965	Clamp LSB
1	92	TDA99965	Cut-off.
3	93	TDA99965	Gain control MSB
FF	94	TDA99965	Gain control LSB
0	95	TDA99965	Edge SHP+SHD.
1	96	TDA99965	Edge CLPADC+CLPOB
0	97	TDA99965	Edge CLKADC
0	98	not used	..
0	99	not used	..
0	100	SAA8103	I2C reg 000 Operation set
0	101	SAA8103	I2C reg 001 Integration Time1
0	102	SAA8103	I2C reg 002 Integration Time2
0	103	SAA8103	I2C reg 003 EXPTIME1
0	104	SAA8103	I2C reg 004 EXPTIME2
0	105	SAA8103	I2C reg 005 CDS/ADC1(D7-D0)
0	106	SAA8103	"I2C reg 006 CDS/ADC1(A2-A0,D9-D8)"
0	107	SAA8103	I2C reg 007 CDS/ADC2(D7-D0)
0	108	SAA8103	"I2C reg 008 CDS/ADC2(A2-A0,D9-D8)"
0	109	SAA8103	"I2C reg 009 V-driver(A2-A0,D4-D0)"
0	110	SAA8103	I2C reg 010 DIVTDSCL
0	111	SAA8103	I2C reg 011 CDS/ADC Ctrl
0	112	SAA8103	"I2C reg 012 HD,VD,HREF,VREF, 3W-IF"
0	113	SAA8103	I2C reg 013 HS(D7-D0)
0	114	SAA8103	I2C reg 014 HS(D12-D8)
0	115	SAA8103	I2C reg 015 VS(D7-D0)
0	116	SAA8103	I2C reg 016 VS(D12-D8)
0	117	SAA8103	I2C reg 017 HD(D7-D0)
0	118	SAA8103	I2C reg 018 VD(D7-D0)
0	119	SAA8103	I2C reg 019 HREFSTR(D7-D0)
0	120	SAA8103	I2C reg 020 HREFSTP(D7-D0)
0	121	SAA8103	I2C reg 021 HREFSTP(D12-D8)
0	122	SAA8103	I2C reg 022 VREFSTR(D7-D0)
0	123	SAA8103	I2C reg 023 VREFSTR(12-D8)
0	124	SAA8103	I2C reg 024 VREFSTP(D7-D0)
0	125	SAA8103	I2C reg 025 VREFSTP(D12-D8)
0	126	SAA8103	I2C reg 026 SSCSTR(D7-D0)
0	127	SAA8103	I2C reg 027 SSCSTP(D7-D0)
0	128	SAA8103	I2C reg 028 SSCSTP(D12-D8)
0	129	SAA8103	I2C reg 029 HLCLPATR1(D7-D0)
0	130	SAA8103	I2C reg 030 HLCLPSTR1(D12-D8)
0	131	SAA8103	I2C reg 031 HLCLPSTP1(D7-D0)
0	132	SAA8103	I2C reg 032 HLCLPSTP1(D12-D8)
0	133	SAA8103	I2C reg 033 HRCLPSTR1(D7-D0)
0	134	SAA8103	I2C reg 034 HRCLPSTR1(D12-D8)
0	135	SAA8103	I2C reg 035 HRCLPSTP1(D7-D0)
0	136	SAA8103	I2C reg 036 HRCLPSTP1(D12-D8)
0	137	SAA8103	I2C reg 037 HRCLPSTP1(D12-D8)
0	138	SAA8103	I2C reg 038 HLCLPSTR2(D7-D0)
0	139	SAA8103	I2C reg 039 HLCLPSTP2(D7-D0)
0	140	SAA8103	I2C reg 040 HLCLPSTR2(D12-D8)
0	141	SAA8103	I2C reg 041 HRCLPSTR2(D7-D0)
0	142	SAA8103	I2C reg 042 HRCLPSTR2(D12-D8)
0	143	SAA8103	I2C reg 043 HRCLPSTP2(D7-D0)
0	144	SAA8103	I2C reg 044 HRCLPSTP2(D12-D8)
0	145	SAA8103	I2C reg 045 VTCLPSTR1
0	146	SAA8103	I2C reg 046 VTCLPSTP1
0	147	SAA8103	I2C reg 047 VTHCLPSTR1(D7-D0)
0	148	SAA8103	I2C reg 048 VTHCLPSTR1(D12-D8)
0	149	SAA8103	I2C reg 049 VTHCLPSTP1(D7-D0)
0	150	SAA8103	I2C reg 050 VTHCLPSTP1(D12-D8)
0	151	SAA8103	I2C reg 051 VBCLPSTR1(D7-D0)
0	152	SAA8103	I2C reg 052 VBCLPSTR1(D12-D8)
0	153	SAA8103	I2C reg 053 VBCLPSTP1(D7-D0)
0	154	SAA8103	I2C reg 055 VBCLPSTP1(D12-D8)
0	155	SAA8103	I2C reg 055 VBHCLPSTR1(D7-D0)
0	156	SAA8103	I2C reg 056 VBHCLPSTR1(D12-D8)
0	157	SAA8103	I2C reg 057 VBHCLPSTP1(D7-D0)
0	158	SAA8103	I2C reg 058 VBHCLPSTP1(D12-D8)
0	159	SAA8103	I2C reg 059 VTCLPSTR2
0	160	SAA8103	I2C reg 060 VTCLPSTP2
0	161	SAA8103	I2C reg 061 VTHCLPSTR2(D7-D0)
0	162	SAA8103	I2C reg 062 VTHCLPSTR2(D12-D8)
0	163	SAA8103	I2C reg 063 VTHCLPSTP2(D7-D0)
0	164	SAA8103	I2C reg 065 VTHCLPSTP2(D12-D8)
0	165	SAA8103	I2C reg 065 VBCLPSTR2(D7-D0)
0	166	SAA8103	I2C reg 066 VBCLPSTR2(D12-D8)
0	167	SAA8103	I2C reg 067 VBCLPSTP2(D7-D0)
0	168	SAA8103	I2C reg 068 VBCLPSTP2(D12-D8)
0	169	SAA8103	I2C reg 069 VBHCLPSTR2(D7-D0)
0	170	SAA8103	I2C reg 070 VBHCLPSTR2(D12-D8)
0	171	SAA8103	I2C reg 071 VBHCLPSTP2(D7-D0)
0	172	SAA8103	I2C reg 072 VBHCLPSTP2(D12-D8)
0	173	SAA8103	I2C reg 073 HCRSTR(D7-D0)
0	174	SAA8103	I2C reg 074 HCRSTR(D12-D8)
0	175	SAA8103	I2C reg 075 HCRSTP(D7-D0)
0	176	SAA8103	I2C reg 076 HCRSTP(D12-D8)
0	177	SAA8103	I2C reg 077 HVTLSTR(D7-D0)
0	178	SAA8103	I2C reg 078 HVTLSTR(D12-D8)
0	179	SAA8103	I2C reg 079 HVTLSTP(D7-D0)
0	180	SAA8103	I2C reg 080 HVTLSTP(D12-D8)
0	181	SAA8103	I2C reg 081 VTCRSTR
0	182	SAA8103	I2C reg 082 VTCRSTP
0	183	SAA8103	I2C reg 083 VBCRSTR(D7-D0)
0	184	SAA8103	I2C reg 084 VBCRSTR(D12-D8)
0	185	SAA8103	I2C reg 085 VBCRSTP(D7-D0)
0	186	SAA8103	I2C reg 086 VBCRSTP(D12-D8)
0	187	SAA8103	I2C reg 087 VTVTLSTR
0	188	SAA8103	I2C reg 088 VTVTLSTP
0	189	SAA8103	I2C reg 089 VBVTLSTR(D7-D0)
0	190	SAA8103	I2C reg 090 VBVTLSTR(D12-D8)
0	191	SAA8103	I2C reg 091 VBVTLSTP(D7-D0)
0	192	SAA8103	I2C reg 092 VBVTLSTP(D12-D8)
0	193	SAA8103	I2C reg 093 Enable set
0	194	SAA8103	I2C reg 094 Polarity set
0	195	SAA8103	I2C reg 095 Readout Time
0	196	SAA8103	I2C reg 096 LUTLSA0 and 1
0	197	SAA8103	I2C reg 097 LUTLSA2 and 3
0	198	SAA8103	I2C reg 098 LUTLSA4 and 5
0	199	SAA8103	I2C reg 099 LUTLSA6 and 7
0	200	SAA8103	I2C reg 100 LUTFSA0 and 1
0	201	SAA8103	I2C reg 101 LUTFSA2 and 3
0	202	SAA8103	I2C reg 102 LUTFSA4 and 5
0	203	SAA8103	I2C reg 103 LUTFSA6 and 7
0	204	SAA8103	I2C reg 104 LUTLSB0 and 1
0	205	SAA8103	I2C reg 105 LUTLSB2 and 3
0	206	SAA8103	I2C reg 106 LUTLSB4 and 5
0	207	SAA8103	I2C reg 107 LUTLSB6 and 7
0	208	SAA8103	I2C reg 108 LUTFSB0 and 1
0	209	SAA8103	I2C reg 109 LUTFSB2 and 3
0	210	SAA8103	I2C reg 110 LUTFSB4 and 5
0	211	SAA8103	I2C reg 111 LUTFSB6 and 7
0	212	SAA8103	I2C reg 112 DIVLSA(D4-D0)
0	213	SAA8103	I2C reg 113 DIVLSB(D4-D0)
0	214	SAA8103	I2C reg 114 DIVFSAB(D4-D0)
0	215	SAA8103	I2C reg 115 HLSASTR
0	216	SAA8103	I2C reg 116 HLSBSTR
0	217	SAA8103	I2C reg 117 HFSASTR
0	218	SAA8103	I2C reg 118 HFSBSTR
0	219	SAA8103	I2C reg 119 VLSASTR1(D7-D0)
0	220	SAA8103	I2C reg 120 VLSASTR1(D12-D8)
0	221	SAA8103	I2C reg 121 VLSASTP1(D7-D0)
0	222	SAA8103	I2C reg 122 VLSASTP1(D12-D8)
0	223	SAA8103	I2C reg 123 VLSASTR2(D7-D0)
0	224	SAA8103	I2C reg 124 VLSASTR2(D12-D8)
0	225	SAA8103	I2C reg 125 VLSASTP2(D7-D0)
0	226	SAA8103	I2C reg 126 VLSASTP2(D12-D8)
0	227	SAA8103	I2C reg 127 VLSASTR3(D7-D0)
0	228	SAA8103	I2C reg 128 VLSASTR3(D12-D8)
0	229	SAA8103	I2C reg 129 VLSASTP3(D7-D0)
0	230	SAA8103	I2C reg 130 VLSASTP3(D12-D8)
0	231	SAA8103	I2C reg 131 VLSBSTR(D7-D0)
0	232	SAA8103	I2C reg 132 VLSBSTR(D12-D8)
0	233	SAA8103	I2C reg 133 VLSBSTP(D7-D0)
0	234	SAA8103	I2C reg 134 VLSBSTP(D12-D8)
0	235	SAA8103	I2C reg 135 VFSASTR
0	236	SAA8103	I2C reg 136 VFSBSTR
0	237	SAA8103	I2C reg 137 CNTLSA1(D4-D0)
0	238	SAA8103	I2C reg 138 CNTLSA2(D4-D0)
0	239	SAA8103	I2C reg 139 CNTLSA3(D4-D0)
0	240	SAA8103	I2C reg 140 CNTFSA(D7-D0)
0	241	SAA8103	I2C reg 141 CNTFSA(D12-D8)
0	242	SAA8103	I2C reg 142 CNTLSB(D4-D0)
0	243	SAA8103	I2C reg 143 CNTFSB(D7-D0)
0	244	SAA8103	I2C reg 144 CNTFSB(D12-D8)
0	245	SAA8103	I2C reg 145 HFGSTR(D7-D0)
0	246	SAA8103	I2C reg 146 HFGSTR(D12-D8)
0	247	SAA8103	I2C reg 147 HFGSTP(D7-D0)
0	248	SAA8103	I2C reg 148 HFGSTP(D12-D8)
0	249	SAA8103	I2C reg 149 VFGSTR(D7-D0)
0	250	SAA8103	I2C reg 150 VFGSTR(D12-D8)
0	251	SAA8103	I2C reg 151 VFGSTP(D7-D0)
0	252	SAA8103	I2C reg 152 VFGSTP(D12-D8)
0	253	SAA8103	I2C reg 153 SPSTR1(D7-D0)
0	254	SAA8103	I2C reg 154 SPSTR1(D12-D8)
0	255	SAA8103	I2C reg 155 SPSTP1(D7-D0)
0	256	SAA8103	I2C reg 156 SPSTP1(D12-D8)
0	257	SAA8103	I2C reg 157 SPSTR2(D7-D0)
0	258	SAA8103	I2C reg 158 SPSTR2(D12-D8)
0	259	SAA8103	I2C reg 159 SPSTP2(D7-D0)
0	260	SAA8103	I2C reg 160 SPSTP2(D12-D8)
0	261	SAA8103	I2C reg 161 SPSTR3(D7-D0)
0	262	SAA8103	I2C reg 162 SPSTR3(D12-D8)
0	263	SAA8103	I2C reg 163 SPSTP3(D7-D0)
0	264	SAA8103	I2C reg 165 SPSTP3(D12-D8)
0	265	SAA8103	I2C reg 165 LUTSP1(D7-D0)
0	266	SAA8103	I2C reg 166 LUTSP1(D15-D8)
0	267	SAA8103	I2C reg 167 LUTSP1(D23-D16)
0	268	SAA8103	I2C reg 168 LUTSP1(D31-D24)
0	269	SAA8103	I2C reg 169 LUTSP2(D7-D0)
0	270	SAA8103	I2C reg 170 LUTSP2(D15-D8)
0	271	SAA8103	I2C reg 171 LUTSP2(D23-D16)
0	272	SAA8103	I2C reg 172 LUTSP2(D31-D24)
0	273	SAA8103	I2C reg 173 LUTSP3(D7-D0)
0	274	SAA8103	I2C reg 174 LUTSP3(D15-D8)
0	275	SAA8103	I2C reg 175 LUTSP3(D23-D16)
0	276	SAA8103	I2C reg 176 LUTSP3(D31-D24)
0	277	SAA8103	I2C reg 177 SPSHIFT1 and 2
0	278	SAA8103	I2C reg 178 SPSHIFT3
7	279	SAA8103	I2C reg 179 RATLSA1(D2-D0)
7	280	SAA8103	I2C reg 180 RATLSA2(D2-D0)
7	281	SAA8103	I2C reg 181 RATLSA3(D2-D0)
0	282	SAA8103	I2C reg 182 RATFSA(D2-D0)
0	283	SAA8103	I2C reg 183 RATLSB(D2-D0)
0	284	SAA8103	I2C reg 184 RATFSB(D2-D0)
0	285	SAA8103	I2C reg 185 RATIOSP1(D4-D0)
0	286	SAA8103	I2C reg 186 RATIOSP2(D4-D0)
0	287	SAA8103	I2C reg 187 RATIOSP3(D4-D0)
0	288	SAA8103	I2C reg 188 Polarity for A and B
0	289	SAA8103	I2C reg 189 DIVDC(D3-D0)
0	290	SAA8103	"I2C reg 190 Enable for HF1,2"
0	291	SAA8103	"I2C reg 191 Enable for HF3,4"
0	292	SAA8103	"I2C reg 192 Enable for HF5,6"
0	293	SAA8103	"I2C reg 193 Enable for HF7,8"
0	294	SAA8103	I2C reg 194 Enable for HF9
0	295	SAA8103	I2C reg 195 TEST control
0	296	SAA8103	I2C reg 196 ..
0	297	SAA8103	I2C reg 197 ..
0	298	SAA8103	I2C reg 198 ..
0	299	SAA8103	I2C reg 199 ..
0	300	SAA8103	I2C reg 200 REG selection
0	301	SAA8103	I2C reg 201 Dly(D2-D0) for HF1
0	302	SAA8103	I2C reg 202 Pat(D7-D0) for HF1
0	303	SAA8103	I2C reg 203 Pat(D15-D8) for HF1
0	304	SAA8103	I2C reg 204 Pat(D23-D16) for HF1
0	305	SAA8103	I2C reg 205 Dly(D2-D0) for HF2
0	306	SAA8103	I2C reg 206 Pat(D7-D0) for HF2
0	307	SAA8103	I2C reg 207 Pat(D15-D8) for HF2
0	308	SAA8103	I2C reg 208 Pat(D23-D16) for HF2
0	309	SAA8103	I2C reg 209 Dly(D2-D0) for HF3
0	310	SAA8103	I2C reg 210 Pat(D7-D0) for HF3
0	311	SAA8103	I2C reg 211 Pat(D15-D8) for HF3
0	312	SAA8103	I2C reg 212 Pat(D23-D16) for HF3
0	313	SAA8103	I2C reg 213 Dly(D2-D0) for HF4
0	314	SAA8103	I2C reg 214 Dly(D2-D0) for HF4
0	315	SAA8103	I2C reg 215 Pat(D15-D8) for HF4
0	316	SAA8103	I2C reg 216 Pat(D23-D16) for HF4
0	317	SAA8103	I2C reg 217 Dly(D2-D0) for HF5
0	318	SAA8103	I2C reg 218 Pat(D7-D0) for HF5
0	319	SAA8103	I2C reg 219 Pat(D15-D8) for HF5
0	320	SAA8103	I2C reg 220 Pat(D23-D16) for HF5
0	321	SAA8103	I2C reg 221 Dly(D2-D0) for HF6
0	322	SAA8103	I2C reg 222 Pat(D7-D0) for HF6
0	323	SAA8103	I2C reg 223 Pat(D15-D8) for HF6
0	324	SAA8103	I2C reg 224 Pat(D23-D16) for HF6
0	325	SAA8103	I2C reg 225 Dly(D2-D0) for HF7
0	326	SAA8103	I2C reg 226 Pat(D7-D0) for HF7
0	327	SAA8103	I2C reg 227 Pat(D15-D8) for HF7
0	328	SAA8103	I2C reg 228 Pat(D23-D16) for HF7
0	329	SAA8103	I2C reg 229 Dly(D2-D0) for HF8
0	330	SAA8103	I2C reg 230 Pat(D7-D0) for HF8
0	331	SAA8103	I2C reg 231 Pat(D15-D8) for HF8
0	332	SAA8103	I2C reg 232 Pat(D23-D16) for HF8
0	333	SAA8103	I2C reg 233 Dly(D2-D0) for HF9
0	334	SAA8103	I2C reg 234 Pat(D7-D0) for HF9
0	335	SAA8103	I2C reg 235 Pat(D15-D8) for HF9
0	336	SAA8103	I2C reg 236 Pat(D23-D16) for HF9
0	337	SAA8103	I2C reg 237 ..
0	338	SAA8103	I2C reg 238 ..
0	339	SAA8103	I2C reg 239 ..
0	340	SAA8103	I2C reg 240 ..
0	341	SAA8103	I2C reg 241 ..
0	342	SAA8103	I2C reg 242 ..
0	343	SAA8103	I2C reg 243 ..
0	344	SAA8103	I2C reg 244 ..
0	345	SAA8103	I2C reg 245 ..
0	346	SAA8103	I2C reg 246 ..
0	347	not used	..
0	348	not used	..
1	349	SAA8103	Disable 3W registers
0	350	TDA99965#2	Clamp MSB
31	351	TDA99965#2	Clamp LSB
1	352	TDA99965#2	Cut-off.
0	353	TDA99965#2	Gain control MSB
0	354	TDA99965#2	Gain control LSB
0	355	TDA99965#2	Edge SHP+SHD.
1	356	TDA99965#2	Edge CLPADC+CLPOB
1	357	TDA99965#2	Edge CLKADC
2	358	TDA99965#2	Copy TDA9965 settings
0	359	not used	..
0	360	not used	..
0	361	not used	..
0	362	not used	..
0	363	not used	..
0	364	not used	..
0	365	not used	..
0	366	not used	..
0	367	not used	..
0	368	not used	..	
0	369	not used	..	
0	370	not used	..	
0	371	not used	..	
0	372	not used	..	
0	373	not used	..	
0	374	not used	..	
0	375	not used	..	
0	376	not used	..	
0	377	not used	..	
0	378	not used	..	
0	379	not used	..	
0	380	not used	AD9824 #3	Channel select*
0	381	not used	AD9824 #3	Power down mode*
0	382	not used	AD9824 #3	Software reset*
0	383	not used	AD9824 #3	OB clamp*
0	384	not used	AD9824 #3	VGA gain MSB
0	385	not used	AD9824 #3	VGA gain LSB
0	386	not used	AD9824 #3	Clamp level MSB
0	387	not used	AD9824 #3	Clamp level LSB
0	388	not used	AD9824 #3	Color steering mode*
0	389	not used	AD9824 #3	PxGA on-off*
0	390	not used	AD9824 #3	SHP+SHD polarity*
0	391	not used	AD9824 #3	CLP+PNLK polarity*
0	392	not used	AD9824 #3	DATACLK polarity*
0	393	not used	AD9824 #3	Data three-state*
0	394	not used	AD9824 #3	PxGA gain0
0	395	not used	AD9824 #3	PxGA gain1
0	396	not used	AD9824 #3	PxGA gain2
0	397	not used	AD9824 #3	PxGA gain3
0	398	not used	AD9824 #3	Copy AD9824 #1 settings (with *)
0	399	not used	not used	..
0	400	not used	AD9824 #4	Channel select *
0	401	not used	AD9824 #4	Power down mode *
1F	402	not used	AD9824 #4	Software reset *
5	403	not used	AD9824 #4	OB clamp *
0	404	not used	AD9824 #4	VGA gain MSB
1	405	not used	AD9824 #4	VGA gain LSB
1	406	not used	AD9824 #4	Clamp level MSB
0	407	not used	AD9824 #4	Clamp level LSB
1	408	not used	AD9824 #4	Color steering mode *
1	409	not used	AD9824 #4	PxGA on-off *
1	410	not used	AD9824 #4	SHP+SHD polarity *
1	411	not used	AD9824 #4	CLP+PNLK polarity *
0	412	not used	AD9824 #4	DATACLK polarity *
0	413	not used	AD9824 #4	Data three-state *
0	414	not used	AD9824 #4	PxGA gain0
0	415	not used	AD9824 #4	PxGA gain1
0	416	not used	AD9824 #4	PxGA gain2
0	417	not used	AD9824 #4	PxGA gain3
0	418	not used	AD9824 #4	Copy AD9824 #1 settings (with *)
0	419	not used	..	
0	420	not used	..	
0	421	not used	..	
0	422	not used	..	
0	423	not used	..	
0	424	not used	..	
0	425	not used	..	
0	426	not used	..	
0	427	not used	..	
0	428	not used	..	
0	429	not used	..	
0	430	DSC Read	Sequence control	
0	431	DSC Read	Sequence control	
0	432	DSC Read	Sequence control
0	433	DSC Read	Sequence control
0	434	DSC Read	Sequence control
0	435	DSC Read	Sequence control
0	436	DSC Read	Sequence control
0	437	DSC Read	Sequence control
0	438	DSC Read	Sequence control
0	439	DSC Read	Sequence control
0	440	DSC Read	Trigger generation
0	441	DSC Read	Trigger generation
0	442	DSC Read	Trigger generation
0	443	DSC Read	DSC read disabled trigger polarity
0	444	DSC Read	..
0	445	DSC Read	..
0	446	DSC Read	..
0	447	DSC Read	..
0	448	DSC Read	..
0	449	DSC Read	..
0	450	DSC Read	Preview power
0	451	DSC Read	Preview power
0	452	DSC Read	Preview power
0	453	DSC Read	Preview power
0	445	DSC Read	Preview power
0	455	DSC Read	Preview power
0	456	DSC Read	Preview power
0	457	DSC Read	Preview power
0	458	DSC Read	Preview power
0	459	DSC Read	Preview power
0	460	DSC Read	Preview power
0	461	DSC Read	Preview power
0	462	DSC Read	Preview power
0	463	DSC Read	Preview power
0	464	DSC Read	Preview power
0	465	DSC Read	..
0	466	DSC Read	..
0	467	DSC Read	..
0	468	DSC Read	..
0	469	DSC Read	..
0	470	DSC Read	Still power
0	471	DSC Read	Still power
0	472	DSC Read	Still power
0	473	DSC Read	Still power
0	474	DSC Read	Still power
0	475	DSC Read	Still power
0	476	DSC Read	Still power
0	477	DSC Read	Still power
0	478	DSC Read	Still power
0	479	DSC Read	Still power
0	480	DSC Read	Still power
0	481	DSC Read	Still power
0	482	DSC Read	Still power
0	483	DSC Read	Still power
0	484	DSC Read	Still power
0	485	DSC Read	..
0	486	DSC Read	..
0	487	DSC Read	..
0	488	DSC Read	..
0	489	DSC Read	..
0	490	DSC Read	Preview Acquire
0	491	DSC Read	Preview Acquire
0	492	DSC Read	Preview Acquire
0	493	DSC Read	..
0	494	DSC Read	..
0	495	DSC Read	..
0	496	DSC Read	..
0	497	DSC Read	..
0	498	DSC Read	..
0	499	DSC Read	..
0	500	Leto SG reg	All LEDS 0
4	501	Leto SG reg	trigger mode
A	502	Leto SG reg	count multiple trigger
0	503	Leto SG reg	invert TRG
0	504	Leto SG reg	invert R
0	505	Leto SG reg	invert G
0	506	Leto SG reg	invert B
0	507	Leto SG reg	invert W
0	508	Leto SG reg	invert AB
0	509	Leto SG reg	invert 1
0	510	Leto SG reg	invert 2
0	511	Leto SG reg	select TRG
0	512	Leto SG reg	select R
0	513	Leto SG reg	select G
0	514	Leto SG reg	select B
0	515	Leto SG reg	select W
0	516	Leto SG reg	select AB
0	517	Leto SG reg	select 1
0	518	Leto SG reg	select 2
1	519	Leto SG reg	clock divider
F4240	520	Leto SG reg	frame time
0	521	Leto SG reg	start trigger
186A0	522	Leto SG reg	stop trigger
0	523	Leto SG reg	start red
0	524	Leto SG reg	stop red
0	525	Leto SG reg	start green
0	526	Leto SG reg	stop green
0	527	Leto SG reg	start blue
0	528	Leto SG reg	stop blue
0	529	Leto SG reg	start white
0	530	Leto SG reg	stop white
0	531	Leto SG reg	start anti blooming
0	532	Leto SG reg	stop anti blooming
0	533	Leto SG reg	start spare 1
0	534	Leto SG reg	stop spare 1
0	535	Leto SG reg	start spare 2
0	536	Leto SG reg	stop spare 2
7530	537	Leto SG reg	intensity red
7530	538	Leto SG reg	intensity green
7530	539	Leto SG reg	intensity blue
7530	540	Leto SG reg	intensity white
7530	541	Leto SG reg	intensity anti blooming
0	542	Leto SG reg	trigger manually
0	543	Leto SG reg	..
0	544	Leto SG reg	..
0	545	Leto SG reg	..
0	546	Leto SG reg	..
0	547	Leto SG reg	..
0	548	Leto SG reg	..
0	549	Leto SG reg	..
0	550	Leto SG reg	..
0	551	Leto SG reg	..
0	552	Leto SG reg	..
0	553	Leto SG reg	..
0	554	Leto SG reg	..
0	555	Leto SG reg	..
0	556	Leto SG reg	..
0	557	Leto SG reg	..
0	558	Leto SG reg	..
0	559	Leto SG reg	..
0	560	PCF8591 0	DAC Value
0	561	PCF8591 0	Analogue input channel
0	562	PCF8591 0	Analogue input mode
0	563	PCF8591 0	Analogue output enable
0	564	PCF8591 0	Auto Increment
0	565	PCF8591 1	DAC Value
0	566	PCF8591 1	Analogue input channel
0	567	PCF8591 1	Analogue input mode
0	568	PCF8591 1	Analogue output enable
0	569	PCF8591 1	Auto Increment
0	570	PCF8591 2	DAC Value
0	571	PCF8591 2	Analogue input channel
0	572	PCF8591 2	Analogue input mode
0	573	PCF8591 2	Analogue output enable
0	574	PCF8591 2	Auto Increment
0	575	PCF8591 3	DAC Value
0	576	PCF8591 3	Analogue input channel
0	577	PCF8591 3	Analogue input mode
0	578	PCF8591 3	Analogue output enable
0	579	PCF8591 3	Auto Increment
0	580	PCF8591 4	DAC Value
0	581	PCF8591 4	Analogue input channel
0	582	PCF8591 4	Analogue input mode
0	583	PCF8591 4	Analogue output enable
0	584	PCF8591 4	Auto Increment
0	585	PCF8591 5	DAC Value
0	586	PCF8591 5	Analogue input channel
0	587	PCF8591 5	Analogue input mode
0	588	PCF8591 5	Analogue output enable
0	589	PCF8591 5	Auto Increment
0	590	PCF8591 6	DAC Value
0	591	PCF8591 6	Analogue input channel
0	592	PCF8591 6	Analogue input mode
0	593	PCF8591 6	Analogue output enable
0	594	PCF8591 6	Auto Increment
0	595	PCF8591 7	DAC Value
0	596	PCF8591 7	Analogue input channel
0	597	PCF8591 7	Analogue input mode
0	598	PCF8591 7	Analogue output enable
0	599	PCF8591 7	Auto Increment
0	600	AD5262 #1 ch1	Digital potentiometer #1 channel 1
92	601	AD5262 #1 ch2	Digital potentiometer #1 channel 2
A2	602	AD5262 #2 ch1	Digital potentiometer #2 channel 1
0	603	AD5262 #2 ch2	Digital potentiometer #2 channel 2
3	604	AD5262 #3 ch1	Digital potentiometer #3 channel 1
6D	605	AD5262 #3 ch2	Digital potentiometer #3 channel 2
8	606	AD5262 #4 ch1	Digital potentiometer #4 channel 1
A9	607	AD5262 #4 ch2	Digital potentiometer #4 channel 2
8C	608	AD5262 #5 ch1	Digital potentiometer #5 channel 1
80	609	AD5262 #5 ch2	Digital potentiometer #5 channel 2
0	610	AD5262 #6 ch1	Digital potentiometer #6 channel 1
8F	611	AD5262 #6 ch2	Digital potentiometer #6 channel 2
0	612	AD5262 #7 ch1	Digital potentiometer #7 channel 1
0	613	AD5262 #7 ch2	Digital potentiometer #7 channel 2
0	614	AD5262 #8 ch1	Digital potentiometer #8 channel 1
0	615	AD5262 #8 ch2	Digital potentiometer #8 channel 2
0	616	AD5262 #9 ch1	Digital potentiometer #9 channel 1
0	617	AD5262 #9 ch2	Digital potentiometer #9 channel 2
0	618	AD5262 #10 ch1	Digital potentiometer #10 channel 1
0	619	AD5262 #10 ch2	Digital potentiometer #10 channel 2
0	620		
0	621		
0	622		
0	623		
0	624		
0	625		
0	626		
0	627		
0	628		
0	629		
0	630	PCF8574(A) #1	Output
0	631	PCF8574(A) #1	Input (read)
0	632	PCF8574(A) #2	Output
0	633	PCF8574(A) #2	Input (read)
0	634	PCF8574(A) #3	Output
0	635	PCF8574(A) #3	Input (read)
0	636	PCF8574(A) #4	Output
0	637	PCF8574(A) #4	Input (read)
0	638	PCF8574(A) #5	Output
0	639	PCF8574(A) #5	Input (read)
0	640	PCF8574(A) #6	Output
0	641	PCF8574(A) #6	Input (read)
0	642	PCF8574(A) #7	Output
0	643	PCF8574(A) #7	Input (read)
0	644	PCF8574(A) #8	Output
0	645	PCF8574(A) #8	Input (read)
0	646	PCF8574(A) #9	Output
0	647	PCF8574(A) #9	Input (read)
0	648	PCF8574(A) #10	Output
0	649	PCF8574(A) #10	Input (read)
0	650	not used	..
0	651	not used	..
0	652	not used	..
0	653	not used	..
0	654	not used	..
0	655	not used	..
0	656	not used	..
0	657	not used	..
0	658	not used	..
0	659	not used	..
0	660	PCF8591 0	ADC Value (read)
0	661	PCF8591 1	ADC Value (read)
0	662	PCF8591 2	ADC Value (read)
0	663	PCF8591 3	ADC Value (read)
0	664	PCF8591 4	ADC Value (read)
0	665	PCF8591 5	ADC Value (read)
0	666	PCF8591 6	ADC Value (read)
0	667	PCF8591 7	ADC Value (read)
0	668	not used	..
0	669	not used	..
0	670	not used	..
0	671	not used	..
0	672	not used	..
0	673	not used	..
0	674	not used	..
0	675	not used	..
0	676	not used	..
0	677	not used	..
0	678	not used	..
0	679	not used	..
0	680	AD9824 #1	Channel select
0	681	AD9824 #1	Power down mode
0	682	AD9824 #1	Software reset
0	683	AD9824 #1	OB clamp
0	684	AD9824 #1	VGA gain MSB
4E	685	AD9824 #1	VGA gain LSB
0	686	AD9824 #1	Clamp level MSB
32	687	AD9824 #1	Clamp level LSB
0	688	AD9824 #1	Color steering mode
0	689	AD9824 #1	PxGA on-off
0	690	AD9824 #1	SHP+SHD polarity
1	691	AD9824 #1	CLP+PNLK polarity
0	692	AD9824 #1	DATACLK polarity
0	693	AD9824 #1	Data three-state
0	694	AD9824 #1	PxGA gain0
0	695	AD9824 #1	PxGA gain1
0	696	AD9824 #1	PxGA gain2
0	697	AD9824 #1	PxGA gain3
0	698	not used	..
0	699	not used	..
0	700	AD9824 #2	Channel select *
0	701	AD9824 #2	Power down mode *
0	702	AD9824 #2	Software reset *
0	703	AD9824 #2	OB clamp *
2	704	AD9824 #2	VGA gain MSB
B	705	AD9824 #2	VGA gain LSB
0	706	AD9824 #2	Clamp level MSB
FF	707	AD9824 #2	Clamp level LSB
0	708	AD9824 #2	Color steering mode *
0	709	AD9824 #2	PxGA on-off *
0	710	AD9824 #2	SHP+SHD polarity *
1	711	AD9824 #2	CLP+PNLK polarity *
0	712	AD9824 #2	DATACLK polarity *
0	713	AD9824 #2	Data three-state *
0	714	AD9824 #2	PxGA gain0
0	715	AD9824 #2	PxGA gain1
0	716	AD9824 #2	PxGA gain2
0	717	AD9824 #2	PxGA gain3
2	718	AD9824 #2	Copy AD9824 #1 settings (with *)
0	719	not used	..
1	720	Power Read trigger	Power Read enabled
0	721	Power Read trigger	Read-out mode
14	722	Power Read trigger	Preview clock
0	723	Power Read trigger	Manual trigger
0	724	Power Read trigger	External trigger edge
0	725	Power Read trigger	Trigger count MSB
4D	726	Power Read trigger	Trigger count LSB
0	727	not used	..
0	728	not used	..
0	729	not used	..
1	730	Power Read Integrate CCD	Clock divider
1	731	Power Read Integrate CCD	Drive TRGSUP
0	732	Power Read Integrate CCD	TRGSUP polarity
0	733	Power Read Integrate CCD	Integration start MSB
0	734	Power Read Integrate CCD	Integration start LSB
3	735	Power Read Integrate CCD	Integration end MSB
E8	736	Power Read Integrate CCD	Integration end LSB
0	737	Power Read Integrate CCD	LED1 (Flash) polarity
0	738	Power Read Integrate CCD	LED1 (Flash) start MSB
14	739	Power Read Integrate CCD	LED1 (Flash) start LSB
0	740	Power Read Integrate CCD	LED1 (Flash) end MSB
19	741	Power Read Integrate CCD	LED1 (Flash) end LSB
0	742	Power Read Integrate CCD	LED2 (Mech.) polarity
0	743	Power Read Integrate CCD	LED2 (Mech.) start MSB
14	744	Power Read Integrate CCD	LED2 (Mech.) start LSB
0	745	Power Read Integrate CCD	LED2 (Mech.) end MSB
14	746	Power Read Integrate CCD	LED2 (Mech.) end LSB
0	747	Power Read Integrate CCD	LED3 polarity
0	748	Power Read Integrate CCD	LED3 start MSB
14	749	Power Read Integrate CCD	LED3 start LSB
0	750	Power Read Integrate CCD	LED3 end MSB
14	751	Power Read Integrate CCD	LED3 end LSB
0	752	Power Read Integrate CCD	LED4 polarity
0	753	Power Read Integrate CCD	LED4 start MSB
14	754	Power Read Integrate CCD	LED4 start LSB
0	755	Power Read Integrate CCD	LED4 end MSB
14	756	Power Read Integrate CCD	LED4 end LSB
0	757	Power Read Integrate CCD	LED5 polarity
0	758	Power Read Integrate CCD	LED5 start MSB
14	759	Power Read Integrate CCD	LED5 start LSB
0	760	Power Read Integrate CCD	LED5 end MSB
14	761	Power Read Integrate CCD	LED5 end LSB
0	762	not used	..
0	763	not used	..
0	764	not used	..
0	765	Power Read PWR Feedback	Power up time MSB (read only)
0	766	Power Read PWR Feedback	Power up time LSB (read only)
0	767	Power Read PWR Feedback	Read-out time MSB (read only)
0	768	Power Read PWR Feedback	Read-out time LSB (read only)	
0	769	not used	..	
0	770	Power Read Wait for Readout		Wait time MSB
0	771	Power Read Wait for Readout		Wait time LSB
0	772	not used	..	
0	773	not used	..	
0	774	not used	..	
0	775	Power Read PWR Drive & Main - ICCD	Prepare time MSB	
0	776	Power Read PWR Drive & Main - ICCD	Prepare time LSB	
0	777	Power Read PWR Drive & Main - ICCD	Read-out wait time MSB	
0	778	Power Read PWR Drive & Main - ICCD	Read-out wait time LSB	
0	779	Power Read PWR Drive & Main - ICCD	Power up time MSB (read only)	
0	780	Power Read PWR Drive & Main - ICCD	Power up time LSB (read only)	
0	781	Power Read PWR Drive & Main - ICCD	Read-out time MSB (read only)	
0	782	Power Read PWR Drive & Main - ICCD	Read-out time LSB (read only)	
0	783	Power Read Main - ICCD	Power down script	
0	784	Power Read Main - ICCD	Power down time MSB (read only)
0	785	Power Read Main - ICCD	Power down time LSB (read only)
0	786	not used	..
0	787	not used	..
0	788	not used	..
0	789	not used	..
0	790	not used	..
0	791	not used	..
0	792	not used	..
0	793	not used	..
0	794	not used	..
0	795	not used	..
0	796	not used	..
0	797	not used	..
0	798	not used	..
0	799	not used	..
0	800	Leto	Protection state (read only)
3	801	Leto	Last Temperature MSB (read only)
64	802	Leto	Last Temperature LSB (read only)
5	803	Leto	High Temperature MSB (read only)
0	804	Leto	High Temperature LSB (read only)
6	805	Leto	Critical Temperature MSB (read only)
40	806	Leto	Critical Temperature LSB (read only)
1	807	Leto	High power max exposure time (read only)
0	808	Leto	High power min off time (read only)
0	809	Leto	Reset protection (Command)
0	810	not used	..
1	811	Leto	Fan state (read only)
3	812	Leto	Fan on Temperature MSB (read only)
70	813	Leto	Fan on Temperature LSB (read only)
3	814	Leto	Fan off Temperature MSB (read only)
20	815	Leto	Fan off Temperature LSB (read only)
0	816	not used	..
0	817	not used	..
0	818	not used	..
0	819	Leto	Door state (read only)
0	820	Leto	Door control - polarity
0	821	Leto	Door control - LED4
0	822	Leto	Door control - Warning on door open
0	823	Leto	Door control - Latch door state
0	824	Leto	Reset door (Command)
0	825	not used	..
1	826	Leto	LED5 mode - Half power
0	827	Leto	LED5 mode - High power
0	828	not used	..
0	829	not used	..
0	830	not used	..
0	831	not used	..
0	832	not used	..
0	833	not used	..
0	834	not used	..
0	835	not used	..
0	836	not used	..
0	837	not used	..
0	838	not used	..
0	839	not used	..
0	840	AD9945 #1	Software reset
0	841	AD9945 #1	Power down mode
0	842	AD9945 #1	OB clamp
0	843	AD9945 #1	PBLK Blanking level
0	844	AD9945 #1	SHP+SHD polarity
0	845	AD9945 #1	DATACLK polarity
0	846	AD9945 #1	CLPOB polarity
0	847	AD9945 #1	PBLK polarity
0	848	AD9945 #1	Data three-state
1	849	AD9945 #1	Data output latching
0	850	AD9945 #1	Data output coding
0	851	AD9945 #1	Clamp level
0	852	AD9945 #1	VGA gain MSB
0	853	AD9945 #1	VGA gain LSB
0	854	not used	..
0	855	not used	..
0	856	not used	..
0	857	not used	..
0	858	not used	..
0	859	not used	..
0	860	AD9945 #2	Software reset *
0	861	AD9945 #2	Power down mode *
0	862	AD9945 #2	OB clamp *
0	863	AD9945 #2	PBLK Blanking level *
0	864	AD9945 #2	SHP+SHD polarity *
0	865	AD9945 #2	DATACLK polarity *
0	866	AD9945 #2	CLPOB polarity *
0	867	AD9945 #2	PBLK polarity *
0	868	AD9945 #2	Data three-state *
0	869	AD9945 #2	Data output latching *
0	870	AD9945 #2	Data output coding *
0	871	AD9945 #2	Clamp level
0	872	AD9945 #2	VGA gain MSB
0	873	AD9945 #2	VGA gain LSB
0	874	AD9945 #2	Copy AD9945 #1 settings (* are general)
0	875	not used	..
0	876	not used	..
0	877	not used	..
0	878	not used	..
0	879	not used	..
0	880	HPK EPLD	Integration counter
0	881	not used	..
0	882	not used	..
0	883	not used	..
0	884	not used	..
0	885	not used	..
0	886	not used	..
0	887	not used	..
0	888	not used	..
0	889	not used	..
0	890	not used	..
0	891	not used	..
0	892	not used	..
0	893	not used	..
0	894	not used	..
0	895	not used	..
0	896	not used	..
0	897	not used	..
0	898	not used	..
0	899	not used	..
8820	900	Tiger Diego	0_CONTROL_0
1000	901	Tiger Diego	1_INT_TIME
1F	902	Tiger Diego	2_HDVD_SSC_CONF
50E	903	Tiger Diego	3_HS
0	904	Tiger Diego	4_HD_STR
1	905	Tiger Diego	5_HD_STP
0	906	Tiger Diego	6_HDREF_STR
0	907	Tiger Diego	7_HDREF_STP
414	908	Tiger Diego	8_VS
0	909	Tiger Diego	9_VD_STR
1	910	Tiger Diego	10_VD_STP
0	911	Tiger Diego	11_VDREF_STR
0	912	Tiger Diego	12_VDREF_STP
0	913	Tiger Diego	13_SSC_STR
DC	914	Tiger Diego	14_SSC_STP
3	915	Tiger Diego	15_AB_CONF
EE00	916	Tiger Diego	16_A_INT_IDLE_State
EE	917	Tiger Diego	17_A_FFLine_State0
6C	918	Tiger Diego	18_A_FFLine_State1
7D	919	Tiger Diego	19_A_FFLine_State2
39	920	Tiger Diego	20_A_FFLine_State3
BB	921	Tiger Diego	21_A_FFLine_State4
93	922	Tiger Diego	22_A_FFLine_State5
D7	923	Tiger Diego	23_A_FFLine_State6
C6	924	Tiger Diego	24_A_FFLine_State7
16	925	Tiger Diego	25_DIVLSA
16	926	Tiger Diego	26_HLSASTR
1	927	Tiger Diego	27_VLSASTR1
414	928	Tiger Diego	28_VLSASTP1
0	929	Tiger Diego	29_VLSASTR2
0	930	Tiger Diego	30_VLSASTP2
0	931	Tiger Diego	31_VLSASTR3
0	932	Tiger Diego	32_VLSASTP3
1	933	Tiger Diego	33_CNTLSA1
0	934	Tiger Diego	34_CNTLSA2
0	935	Tiger Diego	35_CNTLSA3
7	936	Tiger Diego	36_RATLSA1
0	937	Tiger Diego	37_RATLSA2
0	938	Tiger Diego	38_RATLSA3
0	939	Tiger Diego	39_A_FTFrame_State0
0	940	Tiger Diego	40_A_FTFrame_State1
0	941	Tiger Diego	41_A_FTFrame_State2
0	942	Tiger Diego	42_A_FTFrame_State3
0	943	Tiger Diego	43_A_FTFrame_State4
0	944	Tiger Diego	44_A_FTFrame_State5
0	945	Tiger Diego	45_A_FTFrame_State6
0	946	Tiger Diego	46_A_FTFrame_State7
0	947	Tiger Diego	47_DIVFSAB
0	948	Tiger Diego	48_HFSASTR
0	949	Tiger Diego	49_VFSASTR
0	950	Tiger Diego	50_CNTFSA
0	951	Tiger Diego	51_RAFSA
0	952	Tiger Diego	52_B_FTL_State1State0
0	953	Tiger Diego	53_B_FTL_State3State2
0	954	Tiger Diego	54_B_FTL_State5State4
0	955	Tiger Diego	55_B_FTL_State7State6
0	956	Tiger Diego	56_DIVLSB
0	957	Tiger Diego	57_HLSBSTR
0	958	Tiger Diego	58_VLSBSTR
0	959	Tiger Diego	59_VLSBSTP
0	960	Tiger Diego	60_CNTLSB
0	961	Tiger Diego	61_RATLSB
0	962	Tiger Diego	62_B_FTFr_State1State0
0	963	Tiger Diego	63_B_FTFr_State3State2
0	964	Tiger Diego	64_B_FTFr_State5State4
0	965	Tiger Diego	65_B_FTFr_State7State6
0	966	Tiger Diego	66_HFSBSTR
0	967	Tiger Diego	67_VFSBSTR
0	968	Tiger Diego	68_CNTFSB
0	969	Tiger Diego	69_RATFSB
0	970	Tiger Diego	70_ChPu_CONF
0	971	Tiger Diego	71_ChPuA1STR
0	972	Tiger Diego	72_ChPuA1STP
0	973	Tiger Diego	73_ChPuA2STR
0	974	Tiger Diego	74_ChPuA2STP
0	975	Tiger Diego	75_ChPuA3STR
0	976	Tiger Diego	76_ChPuA3STP
0	977	Tiger Diego	77_ChPuA4STR
0	978	Tiger Diego	78_ChPuA4STP
0	979	Tiger Diego	79_ChPuA5STR
0	980	Tiger Diego	80_ChPuA5STP
0	981	Tiger Diego	81_ChPuA6STR
0	982	Tiger Diego	82_ChPuA6STP
0	983	Tiger Diego	83_TG_CONF
0	984	Tiger Diego	84_TG_H_STR
0	985	Tiger Diego	85_TG_H_STP
1	986	Tiger Diego	86_TG_V_STR
32	987	Tiger Diego	87_TG_V_STP
7D	988	Tiger Diego	88_CR_CONF
1	989	Tiger Diego	89_HCR_STR
414	990	Tiger Diego	90_HCR_STP
2	991	Tiger Diego	91_VTCR_STR
1	992	Tiger Diego	92_VTCR_STP
4F6	993	Tiger Diego	93_VBCR_STR
0	994	Tiger Diego	94_VBCR_STP
1	995	Tiger Diego	95_CLP_CONF
0	996	Tiger Diego	96_CLP1_VT_STR
0	997	Tiger Diego	97_CLP1_VT_STP
3F	998	Tiger Diego	98_CLP1_VTH_STR
0	999	Tiger Diego	99_CLP1_VTH_STP
0	1000	Tiger Diego	100_CLP1_VB_STR
0	1001	Tiger Diego	101_CLP1_VB_STP
0	1002	Tiger Diego	102_CLP1_VBH_STR
0	1003	Tiger Diego	103_CLP1_VBH_STP
0	1004	Tiger Diego	104_CLP1_HL_STR
0	1005	Tiger Diego	105_CLP1_HL_STP
0	1006	Tiger Diego	106_CLP1_HR_STR
0	1007	Tiger Diego	107_CLP1_HR_STP
0	1008	Tiger Diego	108_CLP2_VT_STR
0	1009	Tiger Diego	109_CLP2_VT_STP
0	1010	Tiger Diego	110_CLP2_VTH_STR
0	1011	Tiger Diego	111_CLP2_VTH_STP
0	1012	Tiger Diego	112_CLP2_VB_STR
0	1013	Tiger Diego	113_CLP2_VB_STP
0	1014	Tiger Diego	114_CLP2_VBH_STR
0	1015	Tiger Diego	115_CLP2_VBH_STP
0	1016	Tiger Diego	116_CLP2_HL_STR
0	1017	Tiger Diego	117_CLP2_HL_STP
0	1018	Tiger Diego	118_CLP2_HR_STR
0	1019	Tiger Diego	119_CLP2_HR_STP
0	1020	Tiger Diego	120_VT_LVL_CONF
0	1021	Tiger Diego	121_VTL_VT_STR
0	1022	Tiger Diego	122_VTL_VT_STP
37	1023	Tiger Diego	123_VTL_VB_STR
0	1024	Tiger Diego	124_VTL_VB_STP
0	1025	Tiger Diego	125_VTL_H_STR
0	1026	Tiger Diego	126_VTL_H_STP
0	1027	Tiger Diego	127_VTH_VT_STR
0	1028	Tiger Diego	128_VTH_VT_STP
0	1029	Tiger Diego	129_VTH_VB_STR
0	1030	Tiger Diego	130_VTH_VB_STP
0	1031	Tiger Diego	131_VTH_H_STR
0	1032	Tiger Diego	132_VTH_H_STP
0	1033	Tiger Diego	133_REGMAX
0	1034	Tiger Diego	134
DC	1035	Tiger Diego	135
0	1036	Tiger Diego	136
3	1037	Tiger Diego	137
0	1038	Tiger Diego	138
0	1039	Tiger Diego	139
0	1040	Tiger Diego	140
0	1041	Tiger Diego	141
0	1042	Tiger Diego	142
0	1043	Tiger Diego	143
0	1044	Tiger Diego	144
0	1045	Tiger Diego	145
0	1046	Tiger Diego	146
0	1047	Tiger Diego	147
0	1048	Tiger Diego	148
0	1049	Tiger Diego	149
0	1050	Tiger Diego	150
0	1051	Tiger Diego	151
0	1052	Tiger Diego	152
0	1053	Tiger Diego	153
0	1054	Tiger Diego	154
0	1055	Tiger Diego	155
0	1056	Tiger Diego	156
0	1057	Tiger Diego	157
0	1058	Tiger Diego	158
0	1059	Tiger Diego	159
0	1060	Tiger Diego	160
0	1061	Tiger Diego	161
0	1062	Tiger Diego	162
0	1063	Tiger Diego	163
0	1064	Tiger Diego	164
0	1065	Tiger Diego	165
0	1066	Tiger Diego	166
0	1067	Tiger Diego	167
0	1068	Tiger Diego	168
0	1069	Tiger Diego	169
0	1070	Tiger Diego	_DIV
0	1071	Tiger Diego	146_Bin65A_DIVLSA
0	1072	Tiger Diego	147_Bin65SK2_SKIM_CNT_STATE
0	1073	Tiger Diego	148_Bin65SK1_SKIM_CNT_STATE
0	1074	Tiger Diego	149_Bin65Polarity_BS13_RAT
0	1075	Tiger Diego	150_Bin65_Trigger
0	1076	Tiger Diego	151_Div716(15-8)Div2430(7-0
0	1077	Tiger Diego	152_REGMAX
0	1078	Tiger Diego	153
0	1079	Tiger Diego	154
0	1080	Tiger Diego	155
0	1081	Tiger Diego	156
0	1082	Tiger Diego	157
0	1083	Tiger Diego	158
0	1084	Tiger Diego	159
0	1085	Tiger Diego	160
0	1086	Tiger Diego	161
0	1087	Tiger Diego	162
0	1088	Tiger Diego	163
0	1089	Tiger Diego	164
0	1090	Tiger Diego	165
0	1091	Tiger Diego	166
0	1092	Tiger Diego	167
0	1093	Tiger Diego	168
0	1094	Tiger Diego	169
0	1095	Tiger Diego	
0	1096	Tiger Diego	
0	1097	Tiger Diego	
0	1098	Tiger Diego	
0	1099	Tiger Diego	
0	1100	Tiger Diego	
0	1101	Tiger Diego	
0	1102	Tiger Diego	
0	1103	Tiger Diego	
0	1104	Tiger Diego	
0	1105	Tiger Diego	
0	1106	Tiger Diego	
0	1107	Tiger Diego	
0	1108	Tiger Diego	
0	1109	Tiger Diego	
0	1110	Tiger Diego	
0	1111	Tiger Diego	
0	1112	Tiger Diego	
0	1113	Tiger Diego	
0	1114	Tiger Diego	
0	1115	Tiger Diego	
0	1116	Tiger Diego	
0	1117	Tiger Diego	
0	1118	Tiger Diego	
0	1119	Tiger Diego	
0	1120	Tiger Diego	
0	1121	Tiger Diego	
0	1122	Tiger Diego	
0	1123	Tiger Diego	
0	1124	Tiger Diego	
0	1125	Tiger Diego	
0	1126	Tiger Diego	
0	1127	Tiger Diego	
0	1128	Tiger Diego	
0	1129	Tiger Diego	
0	1130	Tiger Diego	
0	1131	Tiger Diego	
0	1132	Tiger Diego	
0	1133	Tiger Diego	
0	1134	Tiger Diego	
0	1135	Tiger Diego	
0	1136	Tiger Diego	
0	1137	Tiger Diego	
0	1138	Tiger Diego	
0	1139	Tiger Diego	
0	1140	Tiger Diego	
0	1141	Tiger Diego	
0	1142	Tiger Diego	
0	1143	Tiger Diego	
0	1144	Tiger Diego	
0	1145	Tiger Diego	
0	1146	Tiger Diego	
0	1147	Tiger Diego	
0	1148	Tiger Diego	
0	1149	Tiger Diego	
0	1150	Tiger Diego	
0	1151	Tiger Diego	
0	1152	Tiger Diego	
0	1153	Tiger Diego	
0	1154	Tiger Diego	
0	1155	Tiger Diego	
0	1156	Tiger Diego	
0	1157	Tiger Diego	
0	1158	Tiger Diego	
0	1159	Tiger Diego	
0	1160	Tiger Diego	
0	1161	Tiger Diego	
0	1162	Tiger Diego	
0	1163	Tiger Diego	
0	1164	Tiger Diego	
0	1165	Tiger Diego	
0	1166	Tiger Diego	
0	1167	Tiger Diego	
0	1168	Tiger Diego	
0	1169	Tiger Diego	
0	1170	Tiger Diego	
0	1171	Tiger Diego	
0	1172	Tiger Diego	
0	1173	Tiger Diego	
0	1174	Tiger Diego	
0	1175	Tiger Diego	
0	1176	Tiger Diego	
0	1177	Tiger Diego	
0	1178	Tiger Diego	
0	1179	Tiger Diego	
0	1180	Tiger Diego	
0	1181	Tiger Diego	
0	1182	Tiger Diego	
0	1183	Tiger Diego	
0	1184	Tiger Diego	
0	1185	Tiger Diego	
0	1186	Tiger Diego	
0	1187	Tiger Diego	
0	1188	Tiger Diego	
0	1189	Tiger Diego	
0	1190	Tiger Diego	
0	1191	Tiger Diego	
0	1192	Tiger Diego	
0	1193	Tiger Diego	
0	1194	Tiger Diego	
0	1195	Tiger Diego	
0	1196	Tiger Diego	
0	1197	Tiger Diego	
0	1198	Tiger Diego	
0	1199	Tiger Diego	
FFC003	1200	DPP2010A	Data setting HF1
C003FF	1201	DPP2010A	Data setting HF2
3FFC0	1202	DPP2010A	Data setting HF3
3FFC0	1203	DPP2010A	Data setting HF4
3C000	1204	DPP2010A	Data setting HF5
C003FF	1205	DPP2010A	Data setting HF6
FFC003	1206	DPP2010A	Data setting HF7
3FFC0	1207	DPP2010A	Data setting HF8
3FFC0	1208	DPP2010A	Data setting HF9
3C000	1209	DPP2010A	Data setting HF10
F000FF	1210	DPP2010A	Data setting HF11
3FFE00	1211	DPP2010A	Data setting HF12
3	1212	DPP2010A	Output state for HF1 (MUX1)
3	1213	DPP2010A	Output state for HF2 (MUX2)
3	1214	DPP2010A	Output state for HF3 (MUX3)
2	1215	DPP2010A	Output state for HF4 (MUX4)
2	1216	DPP2010A	Output state for HF5 (MUX5)
3	1217	DPP2010A	Output state for HF6 (MUX6)
3	1218	DPP2010A	Output state for HF7 (MUX7)
3	1219	DPP2010A	Output state for HF8 (MUX8)
2	1220	DPP2010A	Output state for HF9 (MUX9)
2	1221	DPP2010A	Output state for HF10 (MUX10)
2	1222	DPP2010A	Output state for HF11 (MUX11)
2	1223	DPP2010A	Output state for HF12 (MUX12)
1	1224	DPP2010A	Blanking state during SSC for HF1 (BLK1)
1	1225	DPP2010A	Blanking state during SSC for HF2 (BLK2)
0	1226	DPP2010A	Blanking state during SSC for HF3 (BLK3)
0	1227	DPP2010A	Blanking state during SSC for HF4 (BLK4)
0	1228	DPP2010A	Blanking state during SSC for HF5 (BLK5)
1	1229	DPP2010A	Blanking state during SSC for HF6 (BLK6)
1	1230	DPP2010A	Blanking state during SSC for HF7 (BLK7)
0	1231	DPP2010A	Blanking state during SSC for HF8 (BLK8)
0	1232	DPP2010A	Blanking state during SSC for HF9 (BLK9)
0	1233	DPP2010A	Blanking state during SSC for HF10 (BLK10)
0	1234	DPP2010A	Blanking state during SSC for HF11 (BLK11)
0	1235	DPP2010A	Blanking state during SSC for HF12 (BLK12)
0	1236	DPP2010A	External HF input HF1 (EXHF1)
0	1237	DPP2010A	External HF input HF2 (EXHF2)
0	1238	DPP2010A	External HF input HF3 (EXHF3)
0	1239	DPP2010A	External HF input HF4 (EXHF4)
0	1240	DPP2010A	External HF input HF5 (EXHF5)
0	1241	DPP2010A	External HF input HF6 (EXHF6)
0	1242	DPP2010A	External HF input HF7 (EXHF7)
0	1243	DPP2010A	External HF input HF8 (EXHF8)
0	1244	DPP2010A	External HF input HF9 (EXHF9)
0	1245	DPP2010A	External HF input HF10 (EXHF10)
0	1246	DPP2010A	External HF input HF11 (EXHF11)
0	1247	DPP2010A	External HF input HF12 (EXHF12)
0	1248	DPP2010A	Mask pin of HF1 (MSK1)
0	1249	DPP2010A	Mask pin of HF2 (MSK2)
0	1250	DPP2010A	Mask pin of HF3 (MSK3)
0	1251	DPP2010A	Mask pin of HF4 (MSK4)
0	1252	DPP2010A	Mask pin of HF5 (MSK5)
0	1253	DPP2010A	Mask pin of HF6 (MSK6)
0	1254	DPP2010A	Mask pin of HF7 (MSK7)
0	1255	DPP2010A	Mask pin of HF8 (MSK8)
0	1256	DPP2010A	Mask pin of HF9 (MSK9)
0	1257	DPP2010A	Mask pin of HF10 (MSK10)
0	1258	DPP2010A	Mask pin of HF11 (MSK11)
0	1259	DPP2010A	Mask pin of HF12 (MSK12)
0	1260	DPP2010A	PLL setting for clock frequency (PLLCK)
0	1261	DPP2010A	MCLKO pin enable (MCKEN)
0	1262	DPP2010A	reserved
0	1263	DPP2010A	reserved
0	1264	DPP2010A	reserved
0	1265	DPP2010A	reserved
0	1266	DPP2010A	reserved
0	1267	DPP2010A	reserved
0	1268	DPP2010A	reserved
0	1269	DPP2010A	reserved
0	1270	DPP2010A	reserved
0	1271	DPP2010A	reserved
0	1272	DPP2010A	reserved
0	1273	DPP2010A	reserved
0	1274	DPP2010A	reserved
0	1275	DPP2010A	reserved
0	1276	DPP2010A	reserved
0	1277	DPP2010A	reserved
0	1278	DPP2010A	reserved
0	1279	DPP2010A	reserved
0	1280	OS1 Serengeti	"HCLK Mode 3 bits, value 1,2 or 4"
0	1281	OS1 Serengeti	H1 Rising Edge Location
0	1282	OS1 Serengeti	H1 Falling Edge Location
0	1283	OS1 Serengeti	H1POL Polarity of H1
0	1284	OS1 Serengeti	H2 Rising Edge Location
0	1285	OS1 Serengeti	H2 Falling Edge Location
0	1286	OS1 Serengeti	H2POL Polarity of H2
0	1287	OS1 Serengeti	RGT Rising Edge Reset Gate Top
0	1288	OS1 Serengeti	RGT Falling Edge Reset Gate Top
0	1289	OS1 Serengeti	RGTPOL Polarity Reset Gate Top
0	1290	OS1 Serengeti 	RGB Rising Edge Reset Gate Bottom
0	1291	OS1 Serengeti	RGB Falling Edge Reset Gate Bottom
0	1292	OS1 Serengeti	RGBPOL Polarity Reset Gate Bottom
0	1293	OS1 Serengeti	SHPT Sampling Edge Position Top (Black Sample Pulses) 
0	1294	OS1 Serengeti	SHPB Sampling Edge Position Bottom (Black Sample Pulses)
0	1295	OS1 Serengeti	SHPTWIDTH Top Width (Black Sample Pulses)
0	1296	OS1 Serengeti 	SHPBWIDTH Bottom Width (Black Sample Pulses)
0	1297	OS1 Serengeti	SHDT Sampling Edge Position Top (Data Sample Pulses) 
0	1298	OS1 Serengeti	SHDB Sampling Edge Position Bottom (Data Sample Pulses)
0	1299	OS1 Serengeti	DopPT:DOUTP Digital Data Output Phase Top
0	1300	OS1 Serengeti	DopNT: DOUTN Digital Data Output Phase Top 
0	1301	OS1 Serengeti	DopPB: DOUTP Digital Data Output Phase Bottom
0	1302	OS1 Serengeti	DopNB: DOUTN Digital Data Output Phase Bottom
0	1303	OS1 Serengeti	reserved
0	1304	OS1 Serengeti	reserved
0	1305	OS1 Serengeti	reserved
0	1306	OS1 Serengeti	reserved
0	1307	OS1 Serengeti	reserved
0	1308	OS1 Serengeti	reserved
0	1309	OS1 Serengeti	reserved
0	1310	OS1 Serengeti	reserved
0	1311	OS1 Serengeti	reserved
0	1312	OS1 Serengeti	reserved
0	1313	OS1 Serengeti	reserved
0	1314	OS1 Serengeti	reserved
0	1315	not used	
0	1316	not used	
0	1317	not used	
0	1318	not used	
0	1319	not used	
0	1320	AD9821 #1	Input mode selection
0	1321	AD9821 #1	Power down mode
0	1322	AD9821 #1	Software reset
0	1323	AD9821 #1	OB clamp
0	1324	AD9821 #1	VGA gain 
0	1325	AD9821 #1	--
0	1326	AD9821 #1	Clamp level 
0	1327	AD9821 #1	--
0	1328	AD9821 #1	CLP polarity
0	1329	AD9821 #1	DATACLK polarity
0	1330	AD9821 #2	Input mode selection
0	1331	AD9821 #2	Power down mode
0	1332	AD9821 #2	Software reset
0	1333	AD9821 #2	OB clamp
0	1334	AD9821 #2	VGA gain 
0	1335	AD9821 #2	--
0	1336	AD9821 #2	Clamp level 
0	1337	AD9821 #2	--
0	1338	AD9821 #2	CLP polarity
0	1339	AD9821 #2	DATACLK polarity
0	1340	AD9821 #3	Input mode selection
0	1341	AD9821 #3	Power down mode
0	1342	AD9821 #3	Software reset
0	1343	AD9821 #3	OB clamp
0	1344	AD9821 #3	VGA gain 
0	1345	AD9821 #3	--
0	1346	AD9821 #3	Clamp level 
0	1347	AD9821 #3	--
0	1348	AD9821 #3	CLP polarity
0	1349	AD9821 #3         	DATACLK polarity
0	1350	AD9821 #4	Input mode selection
0	1351	AD9821 #4	Power down mode
0	1352	AD9821 #4	Software reset
0	1353	AD9821 #4	OB clamp
0	1354	AD9821 #4	VGA gain 
0	1355	AD9821 #4	--
0	1356	AD9821 #4	Clamp level 
0	1357	AD9821 #4	--
0	1358	AD9821 #4	CLP polarity
0	1359	AD9821 #4	DATACLK polarity
0	1360	AD9821 #4	Copy settings AD9821#1 to AD9821#2	
0	1361	AD9821 #4	Copy settings AD9821#1 to AD9821#3	
0	1362	AD9821 #4	Copy settings AD9821#1 to AD9821#4	
0	1363	AD9821 #4	Copy settings AD9821#1 to AD9821#5	
0	1364	AD9821		reserved
0	1365	AD9821 		reserved
0	1366	AD9821		reserved
0	1367	AD9821 		reserved
0	1368	AD9821 		reserved
0	1369	AD9821 		reserved
0	1370	AD9821 #5	Input mode selection	
0	1371	AD9821 #5	Power down mode	
0	1372	AD9821 #5	Software reset	
0	1373	AD9821 #5	OB clamp	
0	1374	AD9821 #5	VGA gain 	
0	1375	AD9821 #5	--	
0	1376	AD9821 #5	Clamp level 
0	1377	AD9821 #5	--
0	1378	AD9821 #5	CLP polarity
0	1379	AD9821 #5	DATACLK polarity
0	1380	not used	
0	1381	not used	
0	1382	not used	
0	1383	not used	
0	1384	not used	
0	1385	not used	
0	1386	not used	
0	1387	not used	
0	1388	not used	
0	1389	not used	
0	1390	not used	
0	1391	not used	
0	1392	not used	
0	1393	not used	
0	1394	not used	
0	1395	not used	
0	1396	not used	
0	1397	not used	
0	1398	not used	
0	1399	not used	
0	1400	AD9970 #1	Standby Modes
0	1401	AD9970 #1	Reference buffer
0	1402	AD9970 #1	Clamp enable control
0	1403	AD9970 #1	PBLK level control
0	1404	AD9970 #1	DC restore circuit control
0	1405	AD9970 #1	CDS Operation
0	1406	AD9970 #1	CDS Gain Setting
0	1407	AD9970 #1	VGA Gain
0	1408	AD9970 #1	OB Clamp level
0	1409	AD9970 #1	CLI Divide
0	1410	AD9970 #1	Software reset
0	1411	AD9970 #1	Output control
0	1412	AD9970 #1	Timing core reset bar
0	1413	AD9970 #1	Serial interface update line
0	1414	AD9970 #1	Prevent update
0	1415	AD9970 #1	VD/HD active polarity
0	1416	AD9970 #1	"IOVDD voltage range for VD,HD,SCK,SDATA,SL"
0	1417	AD9970 #1	HCLKMODE
0	1418	AD9970 #1	Total number of H-pattern groups
0	1419	AD9970 #1	Total number of fields
0	1420	AD9970 #1	Selected 1st field
0	1421	AD9970 #1	Selected 2nd field
0	1422	AD9970 #1	Selected 3rd field
0	1423	AD9970 #1	Selected 4th field
0	1424	AD9970 #1	Selected 5th field
0	1425	AD9970 #1	Selected 6th field
0	1426	AD9970 #1	Selected 7th field
0	1427	AD9970 #1	H1 rising edge location
0	1428	AD9970 #1	H1 falling edge location
0	1429	AD9970 #1	H1 polarity control
0	1430	AD9970 #1	H2 rising edge location
0	1431	AD9970 #1	H2 falling edge location
0	1432	AD9970 #1	H2 polarity control
0	1433	AD9970 #1	HL rising edge location
0	1434	AD9970 #1	HL falling edge location
0	1435	AD9970 #1	HL polarity control
0	1436	AD9970 #1	RG rising edge location
0	1437	AD9970 #1	RG falling edge location
0	1438	AD9970 #1	RG polarity control
0	1439	AD9970 #1	Retime H1 HBLK to internal clock
0	1440	AD9970 #1	Retime H2 HBLK to internal clock
0	1441	AD9970 #1	Retime HL HBLK to internal clock
0	1442	AD9970 #1	Enable HBLK for HL output
0	1443	AD9970 #1	Enables wide H-clocks during HBLK interval
0	1444	AD9970 #1	H1: drive strength
0	1445	AD9970 #1	H2: drive strength
0	1446	AD9970 #1	H3: drive strength
0	1447	AD9970 #1	H4: drive strength
0	1448	AD9970 #1	HL: drive strength
0	1449	AD9970 #1	RG: drive strength
0	1450	AD9970 #1	SHD sampling edge location
0	1451	AD9970 #1	SHP sampling edge location
0	1452	AD9970 #1	SHP width
0	1453	AD9970 #1	DOUTP phase control
0	1454	AD9970 #1	DOUTN phase control
0	1455	AD9970 #1	TCLK_PDN
0	1456	AD9970 #1	DOUT0_PDN
0	1457	AD9970 #1	DOUT1_PDN
0	1458	AD9970 #1	Serial data transmit control
0	1459	AD9970 #1	TCLK rising edge delay
0	1460	AD9970 #1	LVDS_LSB_ALIGN
0	1461	AD9970 #1	reserved
0	1462	AD9970 #1	Data clip operation for ADC zero-scale output data
0	1463	AD9970 #1	Data clip operation for ADC full-scale output data
0	1464	AD9970 #1	Number of SYNC Words
0	1465	AD9970 #1	Control word enable
0	1466	AD9970 #1	Sync word 0
0	1467	AD9970 #1	Sync word 1
0	1468	AD9970 #1	Sync word 2
0	1469	AD9970 #1	Sync word 3
0	1470	AD9970 #1	Sync word 4
0	1471	AD9970 #1	Sync word 5
0	1472	AD9970 #1	Sync word 6
0	1473	AD9970 #1	LVDS data input test enable
0	1474	AD9970 #1	Rising sync enable for control word bit
0	1475	AD9970 #1	Falling sync enable for control word bit
0	1476	AD9970 #1	Sync Sequence Start Location in each lin
0	1477	AD9970 #1	SYNC_ALIGN_LOC
0	1478	AD9970 #1	SYNC_CW_EN
0	1479	AD9970 #1	Control word bit 0 select
0	1480	AD9970 #1	Control word bit 1 select
0	1481	AD9970 #1	Control word bit 2 select
0	1482	AD9970 #1	Control word bit 3 select
0	1483	AD9970 #1	Control word bit 4 select
0	1484	AD9970 #1	Control word bit 5 select
0	1485	AD9970 #1	Control word bit 6 select
0	1486	AD9970 #1	Control word bit 7 select
0	1487	AD9970 #1	AFE_UPDT_SCK
0	1488	AD9970 #1	AFE_UPDT_VD
0	1489	AD9970 #1	MISC_UPDT_SCK 
0	1490	AD9970 #1	MISC_UPDT_VD
0	1491	AD9970 #1	VDHD_UPDT_SCK
0	1492	AD9970 #1	VDHD_UPDT_VD
0	1493	AD9970 #1	16-bit LVDS test pattern
0	1494	AD9970 #1	LVDS test pattern enable
0	1495	AD9970 #1	HBLKTOG01
0	1496	AD9970 #1	HBLKTOG02
0	1497	AD9970 #1	HBLKTOG03
0	1498	AD9970 #1	HBLKTOG04
0	1499	AD9970 #1	HBLKTOG05
0	1500	AD9970 #1	HBLKTOG06
0	1501	AD9970 #1	HBLKTOGE1
0	1502	AD9970 #1	HBLKTOGE2
0	1503	AD9970 #1	HBLKTOGE3
0	1504	AD9970 #1	HBLKTOGE4
0	1505	AD9970 #1	HBLKTOGE5
0	1506	AD9970 #1	HBLKTOGE6
0	1507	AD9970 #1	HBLKSTARTA
0	1508	AD9970 #1	HBLKSTARTB
0	1509	AD9970 #1	HBLKSTARTC
0	1510	AD9970 #1	HBLKALT_PAT1
0	1511	AD9970 #1	HBLKALT_PAT2
0	1512	AD9970 #1	HBLKALT_PAT3
0	1513	AD9970 #1	HBLKALT_PAT4
0	1514	AD9970 #1	HBLKALT_PAT5
0	1515	AD9970 #1	HBLKALT_PAT6
0	1516	AD9970 #1	HBLK_MODE
0	1517	AD9970 #1	reserved
0	1518	AD9970 #1	HBLK length
0	1519	AD9970 #1	Number of HBLK repetitions
0	1520	AD9970 #1	Masking polarity for H1/H3 during HBLK
0	1521	AD9970 #1	Masking polarity for H2/H4 during HBLK
0	1522	AD9970 #1	Masking polarity for HL during HBLK
0	1523	AD9970 #1	HBLK start position
0	1524	AD9970 #1	HBLK end positon 
0	1525	AD9970 #1	Odd line length setting
0	1526	AD9970 #1	Even line length setting
0	1527	AD9970 #1	CLPOB0 toggle position 1
0	1528	AD9970 #1	CLPOB0 toggle position 2
0	1529	AD9970 #1	CLPOB1 toggle position 1
0	1530	AD9970 #1	CLPOB1 toggle position 2
0	1531	AD9970 #1	PBLK0 toggle position 1
0	1532	AD9970 #1	PBLK0 toggle position 2
0	1533	AD9970 #1	PBLK1 toggle position 1
0	1534	AD9970 #1	PBLK1 toggle position 2
0	1535	AD9970 #1	Sequence change position 0
0	1536	AD9970 #1	Sequence change position 1
0	1537	AD9970 #1	Sequence change position 2
0	1538	AD9970 #1	Sequence change position 3
0	1539	AD9970 #1	Sequence change position 4
0	1540	AD9970 #1	Sequence change position 5
0	1541	AD9970 #1	Sequence change position 6
0	1542	AD9970 #1	Sequence change position 7
0	1543	AD9970 #1	Sequence change position 8
0	1544	AD9970 #1	Selected H-pattern for 1st Region in field
0	1545	AD9970 #1	Selected H-pattern for 2nd Region in field
0	1546	AD9970 #1	Selected H-pattern for 3rd Region in field
0	1547	AD9970 #1	Selected H-pattern for 4th Region in field
0	1548	AD9970 #1	Selected H-pattern for 5th Region in field
0	1549	AD9970 #1	Selected H-pattern for 6th Region in field
0	1550	AD9970 #1	Selected H-pattern for 7th Region in field
0	1551	AD9970 #1	Selected H-pattern for 8th Region in field
0	1552	AD9970 #1	Selected H-pattern for 9th Region in field
0	1553	AD9970 #1	reserved
0	1554	AD9970 #1	reserved
0	1555	AD9970 #1	CLPOB start polarity settings
0	1556	AD9970 #1	CLPOB pattern selector
0	1557	AD9970 #1	CLPOB mask 1 start position
0	1558	AD9970 #1	CLPOB mask 1 end position
0	1559	AD9970 #1	CLPOB mask 2 start position
0	1560	AD9970 #1	CLPOB mask 2 end position
0	1561	AD9970 #1	CLPOB mask 3 start position
0	1562	AD9970 #1	CLPOB mask 3 end position
0	1563	AD9970 #1	PBLK start polarity settings
0	1564	AD9970 #1	PBLK pattern selector
0	1565	AD9970 #1	PBLK mask region 1 start position
0	1566	AD9970 #1	PBLK mask region 1 end position
0	1567	AD9970 #1	PBLK mask region 2 start position
0	1568	AD9970 #1	PBLK mask region 2 end position
0	1569	AD9970 #1	PBLK mask region 3 start position
0	1570	AD9970 #1	PBLK mask region 3 end position
0	1571	AD9970 #1	STARTUP
0	1572	AD9970 #1	CLI_BIAS
0	1573	AD9970 #1	reserved
0	1574	AD9970 #1	reserved
0	1575	AD9970 #1	reserved
0	1576	AD9970 #1	reserved
0	1577	AD9970 #1	reserved
0	1578	AD9970 #1	reserved
0	1579	AD9970 #1	reserved
0	1580	AD9970 #1	reserved
0	1581	AD9970 #1	reserved
0	1582	AD9970 #1	reserved
0	1583	AD9970 #1	reserved
0	1584	AD9970 #1	reserved
0	1585	AD9970 #1	reserved
0	1586	AD9970 #1	reserved
0	1587	AD9970 #1	reserved
0	1588	AD9970 #1	reserved
0	1589	AD9970 #1	reserved
0	1590	AD9970 #1	reserved
0	1591	AD9970 #1	reserved
0	1592	AD9970 #1	reserved
0	1593	AD9970 #1	reserved
0	1594	AD9970 #1	reserved
0	1595	AD9970 #1	reserved
0	1596	AD9970 #1	reserved
0	1597	AD9970 #1	reserved
0	1598	AD9970 #1	reserved
0	1599	AD9970 #1	reserved
0	1600	AD9970 #2	Standby Modes
0	1601	AD9970 #2	Reference buffer
0	1602	AD9970 #2	Clamp enable control
0	1603	AD9970 #2	PBLK level control
0	1604	AD9970 #2	DC restore circuit control
0	1605	AD9970 #2	CDS Operation
0	1606	AD9970 #2	CDS Gain Setting
0	1607	AD9970 #2	VGA Gain
0	1608	AD9970 #2	OB Clamp level
0	1609	AD9970 #2	CLI Divide
0	1610	AD9970 #2	Software reset
0	1611	AD9970 #2	Output control
0	1612	AD9970 #2	Timing core reset bar
0	1613	AD9970 #2	Serial interface update line
0	1614	AD9970 #2	Prevent update
0	1615	AD9970 #2	VD/HD active polarity
0	1616	AD9970 #2	"IOVDD voltage range for VD,HD,SCK,SDATA,SL"
0	1617	AD9970 #2	HCLKMODE
0	1618	AD9970 #2	Total number of H-pattern groups
0	1619	AD9970 #2	Total number of fields
0	1620	AD9970 #2	Selected 1st field
0	1621	AD9970 #2	Selected 2nd field
0	1622	AD9970 #2	Selected 3rd field
0	1623	AD9970 #2	Selected 4th field
0	1624	AD9970 #2	Selected 5th field
0	1625	AD9970 #2	Selected 6th field
0	1626	AD9970 #2	Selected 7th field
0	1627	AD9970 #2	H1 rising edge location
0	1628	AD9970 #2	H1 falling edge location
0	1629	AD9970 #2	H1 polarity control
0	1630	AD9970 #2	H2 rising edge location
0	1631	AD9970 #2	H2 falling edge location
0	1632	AD9970 #2	H2 polarity control
0	1633	AD9970 #2	HL rising edge location
0	1634	AD9970 #2	HL falling edge location
0	1635	AD9970 #2	HL polarity control
0	1636	AD9970 #2	RG rising edge location
0	1637	AD9970 #2	RG falling edge location
0	1638	AD9970 #2	RG polarity control
0	1639	AD9970 #2	Retime H1 HBLK to internal clock
0	1640	AD9970 #2	Retime H2 HBLK to internal clock
0	1641	AD9970 #2	Retime HL HBLK to internal clock
0	1642	AD9970 #2	Enable HBLK for HL output
0	1643	AD9970 #2	Enables wide H-clocks during HBLK interval
0	1644	AD9970 #2	H1: drive strength
0	1645	AD9970 #2	H2: drive strength
0	1646	AD9970 #2	H3: drive strength
0	1647	AD9970 #2	H4: drive strength
0	1648	AD9970 #2	HL: drive strength
0	1649	AD9970 #2	RG: drive strength
0	1650	AD9970 #2	SHD sampling edge location
0	1651	AD9970 #2	SHP sampling edge location
0	1652	AD9970 #2	SHP width
0	1653	AD9970 #2	DOUTP phase control
0	1654	AD9970 #2	DOUTN phase control
0	1655	AD9970 #2	TCLK_PDN
0	1656	AD9970 #2	DOUT0_PDN
0	1657	AD9970 #2	DOUT1_PDN
0	1658	AD9970 #2	Serial data transmit control
0	1659	AD9970 #2	TCLK rising edge delay
0	1660	AD9970 #2	LVDS_LSB_ALIGN
0	1661	AD9970 #2	BYTE_SEQ
0	1662	AD9970 #2	Data clip operation for ADC zero-scale output data
0	1663	AD9970 #2	Data clip operation for ADC full-scale output data
0	1664	AD9970 #2	Number of SYNC Words
0	1665	AD9970 #1	Control word enable
0	1666	AD9970 #2	Sync word 0
0	1667	AD9970 #2	Sync word 1
0	1668	AD9970 #2	Sync word 2
0	1669	AD9970 #2	Sync word 3
0	1670	AD9970 #2	Sync word 4
0	1671	AD9970 #2	Sync word 5
0	1672	AD9970 #2	Sync word 6
0	1673	AD9970 #2	LVDS data input test enable
0	1674	AD9970 #2	Rising sync enable for control word bit
0	1675	AD9970 #2	Falling sync enable for control word bit
0	1676	AD9970 #2	Sync Sequence Start Location in each lin
0	1677	AD9970 #2	SYNC_ALIGN_LOC
0	1678	AD9970 #2	SYNC_CW_EN
0	1679	AD9970 #2	Control word bit 0 select
0	1680	AD9970 #2	Control word bit 1 select
0	1681	AD9970 #2	Control word bit 2 select
0	1682	AD9970 #2	Control word bit 3 select
0	1683	AD9970 #2	Control word bit 4 select
0	1684	AD9970 #2	Control word bit 5 select
0	1685	AD9970 #2	Control word bit 6 select
0	1686	AD9970 #2	Control word bit 7 select
0	1687	AD9970 #2	AFE_UPDT_SCK
0	1688	AD9970 #2	AFE_UPDT_VD
0	1689	AD9970 #2	MISC_UPDT_SCK 
0	1690	AD9970 #2	MISC_UPDT_VD
0	1691	AD9970 #2	VDHD_UPDT_SCK
0	1692	AD9970 #2	VDHD_UPDT_VD
0	1693	AD9970 #2	16-bit LVDS test pattern
0	1694	AD9970 #2	LVDS test pattern enable
0	1695	AD9970 #2	HBLKTOG01
0	1696	AD9970 #2	HBLKTOG02
0	1697	AD9970 #2	HBLKTOG03
0	1698	AD9970 #2	HBLKTOG04
0	1699	AD9970 #2	HBLKTOG05
0	1700	AD9970 #2	HBLKTOG06
0	1701	AD9970 #2	HBLKTOGE1
0	1702	AD9970 #2	HBLKTOGE2
0	1703	AD9970 #2	HBLKTOGE3
0	1704	AD9970 #2	HBLKTOGE4
0	1705	AD9970 #2	HBLKTOGE5
0	1706	AD9970 #2	HBLKTOGE6
0	1707	AD9970 #2	HBLKSTARTA
0	1708	AD9970 #2	HBLKSTARTB
0	1709	AD9970 #2	HBLKSTARTC
0	1710	AD9970 #2	HBLKALT_PAT1
0	1711	AD9970 #2	HBLKALT_PAT2
0	1712	AD9970 #2	HBLKALT_PAT3
0	1713	AD9970 #2	HBLKALT_PAT4
0	1714	AD9970 #2	HBLKALT_PAT5
0	1715	AD9970 #2	HBLKALT_PAT6
0	1716	AD9970 #2	HBLK_MODE
0	1717	AD9970 #2	reserved
0	1718	AD9970 #2	HBLK length
0	1719	AD9970 #2	Number of HBLK repetitions
0	1720	AD9970 #2	Masking polarity for H1/H3 during HBLK
0	1721	AD9970 #2	Masking polarity for H2/H4 during HBLK
0	1722	AD9970 #2	Masking polarity for HL during HBLK
0	1723	AD9970 #2	HBLK start position
0	1724	AD9970 #2	HBLK end positon 
0	1725	AD9970 #2	Odd line length setting
0	1726	AD9970 #2	Even line length setting
0	1727	AD9970 #2	CLPOB0 toggle position 1
0	1728	AD9970 #2	CLPOB0 toggle position 2
0	1729	AD9970 #2	CLPOB1 toggle position 1
0	1730	AD9970 #2	CLPOB1 toggle position 2
0	1731	AD9970 #2	PBLK0 toggle position 1
0	1732	AD9970 #2	PBLK0 toggle position 2
0	1733	AD9970 #2	PBLK1 toggle position 1
0	1734	AD9970 #2	PBLK1 toggle position 2
0	1735	AD9970 #2	Sequence change position 0
0	1736	AD9970 #2	Sequence change position 1
0	1737	AD9970 #2	Sequence change position 2
0	1738	AD9970 #2	Sequence change position 3
0	1739	AD9970 #2	Sequence change position 4
0	1740	AD9970 #2	Sequence change position 5
0	1741	AD9970 #2	Sequence change position 6
0	1742	AD9970 #2	Sequence change position 7
0	1743	AD9970 #2	Sequence change position 8
0	1744	AD9970 #2	Selected H-pattern for 1st Region in field
0	1745	AD9970 #2	Selected H-pattern for 2nd Region in field
0	1746	AD9970 #2	Selected H-pattern for 3rd Region in field
0	1747	AD9970 #2	Selected H-pattern for 4th Region in field
0	1748	AD9970 #2	Selected H-pattern for 5th Region in field
0	1749	AD9970 #2	Selected H-pattern for 6th Region in field
0	1750	AD9970 #2	Selected H-pattern for 7th Region in field
0	1751	AD9970 #2	Selected H-pattern for 8th Region in field
0	1752	AD9970 #2	Selected H-pattern for 9th Region in field
0	1753	AD9970 #2	reserved
0	1754	AD9970 #2	reserved
0	1755	AD9970 #2	CLPOB start polarity settings
0	1756	AD9970 #2	CLPOB pattern selector
0	1757	AD9970 #2	CLPOB mask 1 start position
0	1758	AD9970 #2	CLPOB mask 1 end position
0	1759	AD9970 #2	CLPOB mask 2 start position
0	1760	AD9970 #2	CLPOB mask 2 end position
0	1761	AD9970 #2	CLPOB mask 3 start position
0	1762	AD9970 #2	CLPOB mask 3 end position
0	1763	AD9970 #2	PBLK start polarity settings
0	1764	AD9970 #2	PBLK pattern selector
0	1765	AD9970 #2	PBLK mask region 1 start position
0	1766	AD9970 #2	PBLK mask region 1 end position
0	1767	AD9970 #2	PBLK mask region 2 start position
0	1768	AD9970 #2	PBLK mask region 2 end position
0	1769	AD9970 #2	PBLK mask region 3 start position
0	1770	AD9970 #2	PBLK mask region 3 end position
0	1771	AD9970 #2	STARTUP
0	1772	AD9970 #2	CLI_BIAS
0	1773	AD9970 #2	Copy settings AD9970 #1
0	1774	AD9970 #2	reserved
0	1775	AD9970 #2	reserved
0	1776	AD9970 #2	reserved
0	1777	AD9970 #2	reserved
0	1778	AD9970 #2	reserved
0	1779	AD9970 #2	reserved
0	1780	AD9970 #2	reserved
0	1781	AD9970 #2	reserved
0	1782	AD9970 #2	reserved
0	1783	AD9970 #2	reserved
0	1784	AD9970 #2	reserved
0	1785	AD9970 #2	reserved
0	1786	AD9970 #2	reserved
0	1787	AD9970 #2	reserved
0	1788	AD9970 #2	reserved
0	1789	AD9970 #2	reserved
0	1790	AD9970 #2	reserved
0	1791	AD9970 #2	reserved
0	1792	AD9970 #2	reserved	
0	1793	AD9970 #2	reserved	
0	1794	AD9970 #2	reserved	
0	1795	AD9970 #2	reserved	
0	1796	AD9970 #2	reserved	
0	1797	AD9970 #2	reserved	
0	1798	AD9970 #2	reserved	
0	1799	AD9970 #2	reserved	
0	1800	Ideal2		function tbd
5	1801	Ideal2		function tbd
F2	1802	Ideal2		function tbd
0	1803	Ideal2		function tbd
41B	1804	Ideal2		function tbd
0	1805	Ideal2		function tbd
414	1806	Ideal2		function tbd
A	1807	Ideal2		function tbd
0	1808	Ideal2		function tbd
0	1809	Ideal2		function tbd
0	1810	Ideal2		function tbd
0	1811	Ideal2		function tbd
0	1812	Ideal2		function tbd
0	1813	Ideal2		function tbd
0	1814	Ideal2		function tbd
0	1815	Ideal2		function tbd
0	1816	Ideal2		function tbd
0	1817	Ideal2		function tbd
0	1818	Ideal2		function tbd
0	1819	Ideal2		function tbd
0	1820	Ideal2		function tbd
0	1821	Ideal2		function tbd
0	1822	Ideal2		function tbd
0	1823	Ideal2		function tbd
0	1824	Ideal2		function tbd
0	1825	Ideal2		function tbd
0	1826	Ideal2		function tbd
0	1827	Ideal2		function tbd
0	1828	Ideal2		function tbd
0	1829	Ideal2		function tbd
0	1830	Ideal2		function tbd
0	1831	Ideal2		function tbd
0	1832	Ideal2		function tbd
0	1833	Ideal2		function tbd
0	1834	Ideal2		function tbd
0	1835	Ideal2		function tbd
0	1836	Ideal2		function tbd
0	1837	Ideal2		function tbd
0	1838	Ideal2		function tbd
0	1839	Ideal2		function tbd
0	1840	Ideal2		function tbd
0	1841	Ideal2		function tbd
0	1842	Ideal2		function tbd
0	1843	Ideal2		function tbd
0	1844	Ideal2		function tbd
0	1845	Ideal2		function tbd
0	1846	Ideal2		function tbd
0	1847	Ideal2		function tbd
0	1848	Ideal2		function tbd
0	1849	Ideal2		function tbd
0	1850	Ideal2		function tbd
0	1851	Ideal2		function tbd
0	1852	Ideal2		function tbd
0	1853	Ideal2		function tbd
0	1854	Ideal2		function tbd
0	1855	Ideal2		function tbd
0	1856	Ideal2		function tbd
0	1857	Ideal2		function tbd
0	1858	Ideal2		function tbd
0	1859	Ideal2		function tbd
0	1860	Ideal2		function tbd
0	1861	Ideal2		function tbd
0	1862	Ideal2		function tbd
0	1863	Ideal2		function tbd
0	1864	Ideal2		function tbd
0	1865	Ideal2		function tbd
0	1866	Ideal2		function tbd
0	1867	Ideal2		function tbd
0	1868	Ideal2		function tbd
0	1869	Ideal2		function tbd
0	1870	Ideal2		function tbd
0	1871	Ideal2		function tbd
0	1872	Ideal2		function tbd
0	1873	Ideal2		function tbd
0	1874	Ideal2		function tbd
0	1875	Ideal2		function tbd
0	1876	Ideal2		function tbd
0	1877	Ideal2		function tbd
0	1878	Ideal2		function tbd
0	1879	Ideal2		function tbd
0	1880	Ideal2		function tbd
0	1881	Ideal2		function tbd
0	1882	Ideal2		function tbd
0	1883	Ideal2		function tbd
0	1884	Ideal2		function tbd
0	1885	Ideal2		function tbd
0	1886	Ideal2		function tbd
0	1887	Ideal2		function tbd
0	1888	Ideal2		function tbd
0	1889	Ideal2		function tbd
0	1890	Ideal2		function tbd
0	1891	Ideal2		function tbd
0	1892	Ideal2		function tbd
0	1893	Ideal2		function tbd
0	1894	Ideal2		function tbd
0	1895	Ideal2		function tbd
0	1896	Ideal2		function tbd
0	1897	Ideal2		function tbd
0	1898	Ideal2		function tbd
0	1899	Ideal2		function tbd
0	1900	Ideal2		function tbd
0	1901	Ideal2		function tbd
0	1902	Ideal2		function tbd
0	1903	Ideal2		function tbd
0	1904	Ideal2		function tbd
0	1905	Ideal2		function tbd
0	1906	Ideal2		function tbd
0	1907	Ideal2		function tbd
0	1908	Ideal2		function tbd
0	1909	Ideal2		function tbd
0	1910	Ideal2		function tbd
0	1911	Ideal2		function tbd
0	1912	Ideal2		function tbd
0	1913	Ideal2		function tbd
0	1914	Ideal2		function tbd
0	1915	Ideal2		function tbd
0	1916	Ideal2		function tbd
0	1917	Ideal2		function tbd
0	1918	Ideal2		function tbd
0	1919	Ideal2		function tbd
0	1920	Ideal2		function tbd
0	1921	Ideal2		function tbd
0	1922	Ideal2		function tbd
0	1923	Ideal2		function tbd
0	1924	Ideal2		function tbd
0	1925	Ideal2		function tbd
0	1926	Ideal2		function tbd
0	1927	Ideal2		function tbd
0	1928	Ideal2		function tbd
0	1929	Ideal2		function tbd
0	1930	Ideal2		function tbd
0	1931	Ideal2		function tbd
0	1932	Ideal2		function tbd
0	1933	Ideal2		function tbd
0	1934	Ideal2		function tbd
0	1935	Ideal2		function tbd
0	1936	Ideal2		function tbd
0	1937	Ideal2		function tbd
0	1938	Ideal2		function tbd
0	1939	Ideal2		function tbd
0	1940	Ideal2		function tbd
0	1941	Ideal2		function tbd
0	1942	Ideal2		function tbd
0	1943	Ideal2		function tbd
0	1944	Ideal2		function tbd
0	1945	Ideal2		function tbd
0	1946	Ideal2		function tbd
0	1947	Ideal2		function tbd
0	1948	Ideal2		function tbd
0	1949	Ideal2		function tbd
0	1950	Ideal2		function tbd
0	1951	Ideal2		function tbd
0	1952	Ideal2		function tbd
0	1953	Ideal2		function tbd
0	1954	Ideal2		function tbd
0	1955	Ideal2		function tbd
0	1956	Ideal2		function tbd
0	1957	Ideal2		function tbd
0	1958	Ideal2		function tbd
0	1959	Ideal2		function tbd
0	1960	Ideal2		function tbd
0	1961	Ideal2		function tbd
0	1962	Ideal2		function tbd
0	1963	Ideal2		function tbd
0	1964	Ideal2		function tbd
0	1965	Ideal2		function tbd
0	1966	Ideal2		function tbd
0	1967	Ideal2		function tbd
0	1968	Ideal2		function tbd
0	1969	Ideal2		function tbd
0	1970	Ideal2		function tbd
0	1971	Ideal2		function tbd
0	1972	Ideal2		function tbd
0	1973	Ideal2		function tbd
0	1974	Ideal2		function tbd
0	1975	Ideal2		function tbd
0	1976	Ideal2		function tbd
0	1977	Ideal2		function tbd
0	1978	Ideal2		function tbd
0	1979	Ideal2		function tbd
0	1980	Ideal2		function tbd
0	1981	Ideal2		function tbd
0	1982	Ideal2		function tbd
0	1983	Ideal2		function tbd
0	1984	Ideal2		function tbd
0	1985	Ideal2		function tbd
0	1986	Ideal2		function tbd
0	1987	Ideal2		function tbd
0	1988	Ideal2		function tbd
0	1989	Ideal2		function tbd
0	1990	Ideal2		function tbd
0	1991	Ideal2		function tbd
0	1992	Ideal2		function tbd
0	1993	Ideal2		function tbd
0	1994	Ideal2		function tbd
0	1995	Ideal2		function tbd
0	1996	Ideal2		function tbd
0	1997	Ideal2		function tbd
0	1998	Ideal2		function tbd
0	1999	Ideal2		function tbd
0	2000	Ideal2		function tbd
0	2001	Ideal2		function tbd
0	2002	Ideal2		function tbd
0	2003	Ideal2		function tbd
0	2004	Ideal2		function tbd
0	2005	Ideal2		function tbd
0	2006	Ideal2		function tbd
0	2007	Ideal2		function tbd
0	2008	Ideal2		function tbd
0	2009	Ideal2		function tbd
0	2010	Ideal2		function tbd
0	2011	Ideal2		function tbd
0	2012	Ideal2		function tbd
0	2013	Ideal2		function tbd
0	2014	Ideal2		function tbd
0	2015	Ideal2		function tbd
0	2016	Ideal2		function tbd
0	2017	Ideal2		function tbd
0	2018	Ideal2		function tbd
0	2019	Ideal2		function tbd
0	2020	Ideal2		function tbd
0	2021	Ideal2		function tbd
0	2022	Ideal2		function tbd
0	2023	Ideal2		function tbd
0	2024	Ideal2		function tbd
0	2025	Ideal2		function tbd
0	2026	Ideal2		function tbd
0	2027	Ideal2		function tbd
0	2028	Ideal2		function tbd
0	2029	Ideal2		function tbd
0	2030	Ideal2		function tbd
0	2031	Ideal2		function tbd
0	2032	Ideal2		function tbd
0	2033	Ideal2		function tbd
0	2034	Ideal2		function tbd
0	2035	Ideal2		function tbd
0	2036	Ideal2		function tbd
0	2037	Ideal2		function tbd
0	2038	Ideal2		function tbd
0	2039	Ideal2		function tbd
0	2040	Ideal2		function tbd
0	2041	Ideal2		function tbd
0	2042	Ideal2		function tbd
0	2043	Ideal2		function tbd
0	2044	Ideal2		function tbd
0	2045	Ideal2		function tbd
0	2046	Ideal2		function tbd
0	2047	Ideal2		function tbd
0	2048	Ideal2		function tbd
0	2049	Ideal2		function tbd
0	2050	Ideal2		function tbd
0	2051	Ideal2		function tbd
0	2052	Ideal2		function tbd
0	2053	Ideal2		function tbd
0	2054	Ideal2		function tbd
0	2055	Ideal2		function tbd
0	2056	not used		
0	2057	not used		
0	2058	not used		
0	2059	not used		
0	2060	not used		
0	2061	not used		
0	2062	not used		
0	2063	not used		
0	2064	not used
0	2065	not used
0	2066	not used
0	2067	not used
0	2068	not used
0	2069	not used
0	2070	not used
0	2071	not used
0	2072	not used
0	2073	not used
0	2074	not used
0	2075	not used
0	2076	not used
0	2077	not used
0	2078	not used
0	2079	not used
0	2080	not used
0	2081	not used
0	2082	not used
0	2083	not used
0	2084	not used
0	2085	not used
0	2086	not used
0	2087	not used
0	2088	not used
0	2089	not used
0	2090	not used
0	2091	not used
0	2092	not used
0	2093	not used
0	2094	not used
0	2095	not used
0	2096	not used	
0	2097	not used	
0	2098	not used	
0	2099	not used	
0	2100	AD9978#1	standbyA
0	2101	AD9978#1	standbyB
0	2102	AD9978#1	RefBuf_Pdn
1	2103	AD9978#1	ClampEnable
1	2104	AD9978#1	ClampSpeed
0	2105	AD9978#1	FastUpdate
0	2106	AD9978#1	PBLK_Lvl
0	2107	AD9978#1	DC_Bypass
0	2108	AD9978#1	Samp_Mode
0	2109	AD9978#1	ClkOutEn
0	2110	AD9978#1	DOutDisable
1	2111	AD9978#1	RetimeOutB
0	2112	AD9978#1	Pol_VD
0	2113	AD9978#1	Pol_HD
1	2114	AD9978#1	CDSGain
5	2115	AD9978#1	VGAGain A
C8	2116	AD9978#1	ClampLevel A
0	2117	AD9978#1	PBLKPat
0	2118	AD9978#1	CLI_Divide
0	2119	AD9978#1	CLI_Divide_Pol
1	2120	AD9978#1	DCRST_En_P
0	2121	AD9978#1	DCRST_En_N
1	2122	AD9978#1	DCRST_En
0	2123	AD9978#1	SW_Reset
0	2124	AD9978#1	Out_Control
0	2125	AD9978#1	TGCore_RSTB
0	2126	AD9978#1	CLI_Bias
0	2127	AD9978#1	Write_Mode
0	2128	AD9978#1	Update [11:0]
0	2129	AD9978#1	Update [12]
0	2130	AD9978#1	PreventUpdate
0	2131	AD9978#1	HDLatency CTL
0	2132	AD9978#1	VDLatency_CTL
11	2133	AD9978#1	Region0
13	2134	AD9978#1	Region1
FFF	2135	AD9978#1	Region2
0	2136	AD9978#1	Region3
0	2137	AD9978#1	Region4
0	2138	AD9978#1	Region5
0	2139	AD9978#1	Region6
0	2140	AD9978#1	Region_MSB
0	2141	AD9978#1	CLPOB_TOG1_RCP0
0	2142	AD9978#1	CLPOB_TOG2_RCP0
E2	2143	AD9978#1	CLPOB_TOG1_RCP1
820	2144	AD9978#1	CLPOB_TOG2_RCP1
E2	2145	AD9978#1	CLPOB_TOG1_RCP2
F2	2146	AD9978#1	CLPOB_TOG2_RCP2
0	2147	AD9978#1	CLPOB_TOG1_RCP3
0	2148	AD9978#1	CLPOB_TOG2_RCP3
0	2149	AD9978#1	CLPOB_TOG1_RCP4
0	2150	AD9978#1	CLPOB_TOG2_RCP4
0	2151	AD9978#1	CLPOB_TOG1_RCP5
0	2152	AD9978#1	CLPOB_TOG2_RCP5
0	2153	AD9978#1	CLPOB_TOG1_RCP6
0	2154	AD9978#1	CLPOB_TOG2_RCP6
0	2155	AD9978#1	CLPOB_TOG1_RCP7
0	2156	AD9978#1	CLPOB_TOG2_RCP7
0	2157	AD9978#1	CLPOB_TOG_MSB0
0	2158	AD9978#1	CLPOB_TOG_MSB1
0	2159	AD9978#1	CLPOB_TOG_MSB2
0	2160	AD9978#1	CLPOB_TOG_MSB3
0	2161	AD9978#1	CLPOB_TOG_MSB4
0	2162	AD9978#1	CLPOB_TOG_MSB
129	2163	AD9978#1	TC_RCP1_0
129	2164	AD9978#1	TC_RCP3_2
129	2165	AD9978#1	TC_RCP5_4
129	2166	AD9978#1	TC_RCP7_6
0	2167	AD9978#1	PBLKMASK_START1
0	2168	AD9978#1	PBLKMASK_END1
0	2169	AD9978#1	PBLKMASK_START2
0	2170	AD9978#1	PBLKMASK_END2
0	2171	AD9978#1	PBLKMASK_START3
0	2172	AD9978#1	PBLKMASK_END3
0	2173	AD9978#1	PBLKMASK_MSB
0	2174	AD9978#1	PBLK0_TOG1
0	2175	AD9978#1	PBLK0_TOG2
0	2176	AD9978#1	PBLK1_TOG1
0	2177	AD9978#1	PBLK1_TOG2
0	2178	AD9978#1	PBLK0_TOG_MSB
0	2179	AD9978#1	PBLK1_TOG_MSB
FFF	2180	AD9978#1	INT_PBLKCLOB_POL
0	2181	AD9978#1	SHDLOC A
20	2182	AD9978#1	SHPLOC A
10	2183	AD9978#1	SHP_WIDTH A
20	2184	AD9978#1	SHP_END A
20	2185	AD9978#1	DOUTPHASEP A
0	2186	AD9978#1	DOUTPHASEN A
0	2187	AD9978#1	TCLK_PDN
0	2188	AD9978#1	DOUT0_PDN
0	2189	AD9978#1	DOUT1_PDN
0	2190	AD9978#1	DOUT2_PDN
0	2191	AD9978#1	DOUT3_PDN
1	2192	AD9978#1	TX_CTRL
8	2193	AD9978#1	TCLK_DEL
0	2194	AD9978#1	CLIP_ZS
0	2195	AD9978#1	CLIP_FS
0	2196	AD9978#1	LSB_ALIGN
0	2197	AD9978#1	ZEROMSB
3	2198	AD9978#1	LVDS_DATA_FORMAT
0	2199	AD9978#1	TCLK_INV
0	2200	AD9978#1	LVDS_VCM
3	2201	AD9978#1	NUM_SYNC_WORD
1	2202	AD9978#1	NUM_CTRL_WORD
0	2203	AD9978#1	SYNC_WORD0
0	2204	AD9978#1	SYNC_WORD0
FF	2205	AD9978#1	SYNC_WORD1
FF	2206	AD9978#1	SYNC_WORD1
0	2207	AD9978#1	SYNC_WORD2
0	2208	AD9978#1	SYNC_WORD2
0	2209	AD9978#1	SYNC_WORD3
0	2210	AD9978#1	SYNC_WORD3
0	2211	AD9978#1	SYNC_WORD4
0	2212	AD9978#1	SYNC_WORD4
0	2213	AD9978#1	SYNC_WORD5
0	2214	AD9978#1	SYNC_WORD5
0	2215	AD9978#1	SYNC_WORD6
0	2216	AD9978#1	SYNC_WORD6
0	2217	AD9978#1	LVDS_TEST_ENB
0	2218	AD9978#1	LVDS_TEST_PATA
4	2219	AD9978#1	LVDS_TEST_PATB
0	2220	AD9978#1	LVDS_TEST_ENA
0	2221	AD9978#1	TCLK_PATT_LO
0	2222	AD9978#1	TCLK_PATT_HI
0	2223	AD9978#1	TCLK_MODE
20	2224	AD9978#1	SYNC_RISING_EN
0	2225	AD9978#1	SYNC_FALLING_EN
0	2226	AD9978#1	SYNC_STARTLOC
0	2227	AD9978#1	SYNC_STARTLOC
0	2228	AD9978#1	SYNC_ALIGN
1	2229	AD9978#1	CYNC_CW_EN
0	2230	AD9978#1	AFE_UPDT_SCK
0	2231	AD9978#1	AFE_UPDT_SCK
0	2232	AD9978#1	AFE_UPDT_VD
0	2233	AD9978#1	AFE_UPDT_VD
0	2234	AD9978#1	MISC_UPDT_SCK
0	2235	AD9978#1	MISC_UPDT_SCK
0	2236	AD9978#1	MISC_UPDT_VD
0	2237	AD9978#1	MISC_UPDT_VD
0	2238	AD9978#1	CLPOB_UPDT_SCK
0	2239	AD9978#1	CLPOB_UPDT_VD
0	2240	AD9978#1	TGCORE_UPDT_SCK
0	2241	AD9978#1	TGCORE_UPDT_VD
1	2242	AD9978#1	LVDS_TEST_PAT
1	2243	AD9978#1	LVDS_TEST_PAT
7	2244	AD9978#1	VGAGain B
C8	2245	AD9978#1	ClampLevel B
0	2246	AD9978#1	SHDLOC B
20	2247	AD9978#1	SHPLOC B
10	2248	AD9978#1	SHP_WIDTH B
20	2249	AD9978#1	SHP_END B
20	2250	AD9978#1	DOUTPHASEP B
0	2251	AD9978#1	DOUTPHASEN B
0	2252	AD9978#1	
0	2253	AD9978#1	
0	2254	AD9978#1	
0	2255	AD9978#1	
0	2256	AD9978#1
0	2257	AD9978#1
0	2258	AD9978#1
0	2259	AD9978#1
0	2260	AD9978#1
0	2261	AD9978#1
0	2262	AD9978#1
0	2263	AD9978#1
0	2264	AD9978#1
0	2265	AD9978#1
0	2266	AD9978#1
0	2267	AD9978#1
0	2268	AD9978#1
0	2269	AD9978#1
0	2270	AD9978#1
0	2271	AD9978#1
0	2272	AD9978#1
0	2273	AD9978#1
0	2274	AD9978#1
0	2275	AD9978#1
0	2276	AD9978#1
0	2277	AD9978#1
0	2278	AD9978#1
0	2279	AD9978#1
0	2280	AD9978#1
0	2281	AD9978#1
0	2282	AD9978#1
0	2283	AD9978#1
0	2284	AD9978#1
0	2285	AD9978#1
0	2286	AD9978#1
0	2287	AD9978#1
0	2288	AD9978#1	
0	2289	AD9978#1	
0	2290	AD9978#1	
0	2291	AD9978#1	
0	2292	AD9978#1	
0	2293	AD9978#1	
0	2294	AD9978#1	
0	2295	AD9978#1	
0	2296	AD9978#1	
0	2297	AD9978#1	
0	2298	AD9978#1	
0	2299	AD9978#1	
0	2300	AD9978#2	standbyA
0	2301	AD9978#2	standbyB
0	2302	AD9978#2	RefBuf_Pdn
1	2303	AD9978#2	ClampEnable
1	2304	AD9978#2	ClampSpeed
0	2305	AD9978#2	FastUpdate
0	2306	AD9978#2	PBLK_Lvl
0	2307	AD9978#2	DC_Bypass
0	2308	AD9978#2	Samp_Mode
0	2309	AD9978#2	ClkOutEn
0	2310	AD9978#2	DOutDisable
1	2311	AD9978#2	RetimeOutB
0	2312	AD9978#2	Pol_VD
0	2313	AD9978#2	Pol_HD
1	2314	AD9978#2	CDSGain
3	2315	AD9978#2	VGAGain
C8	2316	AD9978#2	ClampLevel
0	2317	AD9978#2	PBLKPat
0	2318	AD9978#2	CLI_Divide
0	2319	AD9978#2	CLI_Divide_Pol
1	2320	AD9978#2	DCRST_En_P
0	2321	AD9978#2	DCRST_En_N
1	2322	AD9978#2	DCRST_En
0	2323	AD9978#2	SW_Reset
0	2324	AD9978#2	Out_Control
0	2325	AD9978#2	TGCore_RSTB
0	2326	AD9978#2	CLI_Bias
0	2327	AD9978#2	Write_Mode
0	2328	AD9978#2	Update [11:0]
0	2329	AD9978#2	Update [12]
0	2330	AD9978#2	PreventUpdate
0	2331	AD9978#2	HDLatency CTL
0	2332	AD9978#2	VDLatency_CTL
11	2333	AD9978#2	Region0
13	2334	AD9978#2	Region1
FFF	2335	AD9978#2	Region2
0	2336	AD9978#2	Region3
0	2337	AD9978#2	Region4
0	2338	AD9978#2	Region5
0	2339	AD9978#2	Region6
0	2340	AD9978#2	Region_MSB
0	2341	AD9978#2	CLPOB_TOG1_RCP0
0	2342	AD9978#2	CLPOB_TOG2_RCP0
E2	2343	AD9978#2	CLPOB_TOG1_RCP1
820	2344	AD9978#2	CLPOB_TOG2_RCP1
E2	2345	AD9978#2	CLPOB_TOG1_RCP2
F2	2346	AD9978#2	CLPOB_TOG2_RCP2
0	2347	AD9978#2	CLPOB_TOG1_RCP3
0	2348	AD9978#2	CLPOB_TOG2_RCP3
0	2349	AD9978#2	CLPOB_TOG1_RCP4
0	2350	AD9978#2	CLPOB_TOG2_RCP4
0	2351	AD9978#2	CLPOB_TOG1_RCP5
0	2352	AD9978#2	CLPOB_TOG2_RCP5
0	2353	AD9978#2	CLPOB_TOG1_RCP6
0	2354	AD9978#2	CLPOB_TOG2_RCP6
0	2355	AD9978#2	CLPOB_TOG1_RCP7
0	2356	AD9978#2	CLPOB_TOG2_RCP7
0	2357	AD9978#2	CLPOB_TOG_MSB0
0	2358	AD9978#2	CLPOB_TOG_MSB1
0	2359	AD9978#2	CLPOB_TOG_MSB2
0	2360	AD9978#2	CLPOB_TOG_MSB3
0	2361	AD9978#2	CLPOB_TOG_MSB4
0	2362	AD9978#2	CLPOB_TOG_MSB
129	2363	AD9978#2	TC_RCP1_0
129	2364	AD9978#2	TC_RCP3_2
129	2365	AD9978#2	TC_RCP5_4
129	2366	AD9978#2	TC_RCP7_6
0	2367	AD9978#2	PBLKMASK_START1
0	2368	AD9978#2	PBLKMASK_END1
0	2369	AD9978#2	PBLKMASK_START2
0	2370	AD9978#2	PBLKMASK_END2
0	2371	AD9978#2	PBLKMASK_START3
0	2372	AD9978#2	PBLKMASK_END3
0	2373	AD9978#2	PBLKMASK_MSB
0	2374	AD9978#2	PBLK0_TOG1
0	2375	AD9978#2	PBLK0_TOG2
0	2376	AD9978#2	PBLK1_TOG1
0	2377	AD9978#2	PBLK1_TOG2
0	2378	AD9978#2	PBLK0_TOG_MSB
0	2379	AD9978#2	PBLK1_TOG_MSB
FFF	2380	AD9978#2	INT_PBLKCLOB_POL
0	2381	AD9978#2	SHDLOC
20	2382	AD9978#2	SHPLOC
10	2383	AD9978#2	SHP_WIDTH
20	2384	AD9978#2	SHP_END
20	2385	AD9978#2	DOUTPHASEP
0	2386	AD9978#2	DOUTPHASEN
0	2387	AD9978#2	TCLK_PDN
0	2388	AD9978#2	DOUT0_PDN
0	2389	AD9978#2	DOUT1_PDN
0	2390	AD9978#2	DOUT2_PDN
0	2391	AD9978#2	DOUT3_PDN
1	2392	AD9978#2	TX_CTRL
8	2393	AD9978#2	TCLK_DEL
0	2394	AD9978#2	CLIP_ZS
0	2395	AD9978#2	CLIP_FS
0	2396	AD9978#2	LSB_ALIGN
0	2397	AD9978#2	ZEROMSB
3	2398	AD9978#2	LVDS_DATA_FORMAT
0	2399	AD9978#2	TCLK_INV
0	2400	AD9978#2	LVDS_VCM
3	2401	AD9978#2	NUM_SYNC_WORD
1	2402	AD9978#2	NUM_CTRL_WORD
0	2403	AD9978#2	SYNC_WORD0
0	2404	AD9978#2	SYNC_WORD0
FF	2405	AD9978#2	SYNC_WORD1
FF	2406	AD9978#2	SYNC_WORD1
0	2407	AD9978#2	SYNC_WORD2
0	2408	AD9978#2	SYNC_WORD2
0	2409	AD9978#2	SYNC_WORD3
0	2410	AD9978#2	SYNC_WORD3
0	2411	AD9978#2	SYNC_WORD4
0	2412	AD9978#2	SYNC_WORD4
0	2413	AD9978#2	SYNC_WORD5
0	2414	AD9978#2	SYNC_WORD5
0	2415	AD9978#2	SYNC_WORD6
0	2416	AD9978#2	SYNC_WORD6
0	2417	AD9978#2	LVDS_TEST_ENB
0	2418	AD9978#2	LVDS_TEST_PATA
4	2419	AD9978#2	LVDS_TEST_PATB
0	2420	AD9978#2	LVDS_TEST_ENA
0	2421	AD9978#2	TCLK_PATT_LO
0	2422	AD9978#2	TCLK_PATT_HI
0	2423	AD9978#2	TCLK_MODE
20	2424	AD9978#2	SYNC_RISING_EN
0	2425	AD9978#2	SYNC_FALLING_EN
0	2426	AD9978#2	SYNC_STARTLOC
0	2427	AD9978#2	SYNC_STARTLOC
0	2428	AD9978#2	SYNC_ALIGN
1	2429	AD9978#2	CYNC_CW_EN
0	2430	AD9978#2	AFE_UPDT_SCK
0	2431	AD9978#2	AFE_UPDT_SCK
0	2432	AD9978#2	AFE_UPDT_VD
0	2433	AD9978#2	AFE_UPDT_VD
0	2434	AD9978#2	MISC_UPDT_SCK
0	2435	AD9978#2	MISC_UPDT_SCK
0	2436	AD9978#2	MISC_UPDT_VD
0	2437	AD9978#2	MISC_UPDT_VD
0	2438	AD9978#2	CLPOB_UPDT_SCK
0	2439	AD9978#2	CLPOB_UPDT_VD
0	2440	AD9978#2	TGCORE_UPDT_SCK
0	2441	AD9978#2	TGCORE_UPDT_VD
1	2442	AD9978#2	LVDS_TEST_PAT
1	2443	AD9978#2	LVDS_TEST_PAT
7	2444	AD9978#2	VGAGain B
C8	2445	AD9978#2	ClampLevel B
0	2446	AD9978#2	SHDLOC B
20	2447	AD9978#2	SHPLOC B
10	2448	AD9978#2	SHP_WIDTH B
20	2449	AD9978#2	SHP_END B
20	2450	AD9978#2	DOUTPHASEP B
0	2451	AD9978#2	DOUTPHASEN B
0	2452	AD9978#2	
0	2453	AD9978#2	
0	2454	AD9978#2	
0	2455	AD9978#2	
0	2456	AD9978#2	
0	2457	AD9978#2	
0	2458	AD9978#2	
0	2459	AD9978#2	
0	2460	AD9978#2	
0	2461	AD9978#2	
0	2462	AD9978#2	
0	2463	AD9978#2	
0	2464	AD9978#2
0	2465	AD9978#2
0	2466	AD9978#2
0	2467	AD9978#2
0	2468	AD9978#2
0	2469	AD9978#2
0	2470	AD9978#2
0	2471	AD9978#2
0	2472	AD9978#2
0	2473	AD9978#2
0	2474	AD9978#2
0	2475	AD9978#2
0	2476	AD9978#2
0	2477	AD9978#2
0	2478	AD9978#2
0	2479	AD9978#2
0	2480	AD9978#2
0	2481	AD9978#2
0	2482	AD9978#2
0	2483	AD9978#2
0	2484	AD9978#2
0	2485	AD9978#2
0	2486	AD9978#2
0	2487	AD9978#2
0	2488	AD9978#2
0	2489	AD9978#2
0	2490	AD9978#2
0	2491	AD9978#2
0	2492	AD9978#2
0	2493	AD9978#2
0	2494	AD9978#2
0	2495	AD9978#2
0	2496	AD9978#2	
0	2497	AD9978#2	
0	2498	AD9978#2	
0	2499	AD9978#2	
0	2500	AD9978#3	standbyA
0	2501	AD9978#3	standbyB
0	2502	AD9978#3	RefBuf_Pdn
0	2503	AD9978#3	ClampEnable
0	2504	AD9978#3	ClampSpeed
0	2505	AD9978#3	FastUpdate
0	2506	AD9978#3	PBLK_Lvl
0	2507	AD9978#3	DC_Bypass
0	2508	AD9978#3	Samp_Mode
0	2509	AD9978#3	ClkOutEn
0	2510	AD9978#3	DOutDisable
0	2511	AD9978#3	RetimeOutB
0	2512	AD9978#3	Pol_VD
0	2513	AD9978#3	Pol_HD
0	2514	AD9978#3	CDSGain
0	2515	AD9978#3	VGAGain
0	2516	AD9978#3	ClampLevel
0	2517	AD9978#3	PBLKPat
0	2518	AD9978#3	CLI_Divide
0	2519	AD9978#3	CLI_Divide_Pol
0	2520	AD9978#3	DCRST_En_P
0	2521	AD9978#3	DCRST_En_N
0	2522	AD9978#3	DCRST_En
0	2523	AD9978#3	SW_Reset
0	2524	AD9978#3	Out_Control
0	2525	AD9978#3	TGCore_RSTB
0	2526	AD9978#3	CLI_Bias
0	2527	AD9978#3	Write_Mode
0	2528	AD9978#3	Update [11:0]
0	2529	AD9978#3	Update [12]
0	2530	AD9978#3	PreventUpdate
0	2531	AD9978#3	HDLatency CTL
0	2532	AD9978#3	VDLatency_CTL
0	2533	AD9978#3	Region0
0	2534	AD9978#3	Region1
0	2535	AD9978#3	Region2
0	2536	AD9978#3	Region3
0	2537	AD9978#3	Region4
0	2538	AD9978#3	Region5
0	2539	AD9978#3	Region6
0	2540	AD9978#3	Region_MSB
0	2541	AD9978#3	CLPOB_TOG1_RCP0
0	2542	AD9978#3	CLPOB_TOG2_RCP0
0	2543	AD9978#3	CLPOB_TOG1_RCP1
0	2544	AD9978#3	CLPOB_TOG2_RCP1
0	2545	AD9978#3	CLPOB_TOG1_RCP2
0	2546	AD9978#3	CLPOB_TOG2_RCP2
0	2547	AD9978#3	CLPOB_TOG1_RCP3
0	2548	AD9978#3	CLPOB_TOG2_RCP3
0	2549	AD9978#3	CLPOB_TOG1_RCP4
0	2550	AD9978#3	CLPOB_TOG2_RCP4
0	2551	AD9978#3	CLPOB_TOG1_RCP5
0	2552	AD9978#3	CLPOB_TOG2_RCP5
0	2553	AD9978#3	CLPOB_TOG1_RCP6
0	2554	AD9978#3	CLPOB_TOG2_RCP6
0	2555	AD9978#3	CLPOB_TOG1_RCP7
0	2556	AD9978#3	CLPOB_TOG2_RCP7
0	2557	AD9978#3	CLPOB_TOG_MSB0
0	2558	AD9978#3	CLPOB_TOG_MSB1
0	2559	AD9978#3	CLPOB_TOG_MSB2
0	2560	AD9978#3	CLPOB_TOG_MSB3
0	2561	AD9978#3	CLPOB_TOG_MSB4
0	2562	AD9978#3	CLPOB_TOG_MSB
0	2563	AD9978#3	TC_RCP1_0
0	2564	AD9978#3	TC_RCP3_2
0	2565	AD9978#3	TC_RCP5_4
0	2566	AD9978#3	TC_RCP7_6
0	2567	AD9978#3	PBLKMASK_START1
0	2568	AD9978#3	PBLKMASK_END1
0	2569	AD9978#3	PBLKMASK_START2
0	2570	AD9978#3	PBLKMASK_END2
0	2571	AD9978#3	PBLKMASK_START3
0	2572	AD9978#3	PBLKMASK_END3
0	2573	AD9978#3	PBLKMASK_MSB
0	2574	AD9978#3	PBLK0_TOG1
0	2575	AD9978#3	PBLK0_TOG2
0	2576	AD9978#3	PBLK1_TOG1
0	2577	AD9978#3	PBLK1_TOG2
0	2578	AD9978#3	PBLK0_TOG_MSB
0	2579	AD9978#3	PBLK1_TOG_MSB
0	2580	AD9978#3	INT_PBLKCLOB_POL
0	2581	AD9978#3	SHDLOC
0	2582	AD9978#3	SHPLOC
0	2583	AD9978#3	SHP_WIDTH
0	2584	AD9978#3	SHP_END
0	2585	AD9978#3	DOUTPHASEP
0	2586	AD9978#3	DOUTPHASEN
0	2587	AD9978#3	TCLK_PDN
0	2588	AD9978#3	DOUT0_PDN
0	2589	AD9978#3	DOUT1_PDN
0	2590	AD9978#3	DOUT2_PDN
0	2591	AD9978#3	DOUT3_PDN
0	2592	AD9978#3	TX_CTRL
0	2593	AD9978#3	TCLK_DEL
0	2594	AD9978#3	CLIP_ZS
0	2595	AD9978#3	CLIP_FS
0	2596	AD9978#3	LSB_ALIGN
0	2597	AD9978#3	ZEROMSB
0	2598	AD9978#3	LVDS_DATA_FORMAT
0	2599	AD9978#3	TCLK_INV
0	2600	AD9978#3	LVDS_VCM
0	2601	AD9978#3	NUM_SYNC_WORD
0	2602	AD9978#3	NUM_CTRL_WORD
0	2603	AD9978#3	SYNC_WORD0
0	2604	AD9978#3	SYNC_WORD0
0	2605	AD9978#3	SYNC_WORD1
0	2606	AD9978#3	SYNC_WORD1
0	2607	AD9978#3	SYNC_WORD2
0	2608	AD9978#3	SYNC_WORD2
0	2609	AD9978#3	SYNC_WORD3
0	2610	AD9978#3	SYNC_WORD3
0	2611	AD9978#3	SYNC_WORD4
0	2612	AD9978#3	SYNC_WORD4
0	2613	AD9978#3	SYNC_WORD5
0	2614	AD9978#3	SYNC_WORD5
0	2615	AD9978#3	SYNC_WORD6
0	2616	AD9978#3	SYNC_WORD6
0	2617	AD9978#3	LVDS_TEST_ENB
0	2618	AD9978#3	LVDS_TEST_PATA
0	2619	AD9978#3	LVDS_TEST_PATB
0	2620	AD9978#3	LVDS_TEST_ENA
0	2621	AD9978#3	TCLK_PATT_LO
0	2622	AD9978#3	TCLK_PATT_HI
0	2623	AD9978#3	TCLK_MODE
0	2624	AD9978#3	SYNC_RISING_EN
0	2625	AD9978#3	SYNC_FALLING_EN
0	2626	AD9978#3	SYNC_STARTLOC
0	2627	AD9978#3	SYNC_STARTLOC
0	2628	AD9978#3	SYNC_ALIGN
0	2629	AD9978#3	CYNC_CW_EN
0	2630	AD9978#3	AFE_UPDT_SCK
0	2631	AD9978#3	AFE_UPDT_SCK
0	2632	AD9978#3	AFE_UPDT_VD
0	2633	AD9978#3	AFE_UPDT_VD
0	2634	AD9978#3	MISC_UPDT_SCK
0	2635	AD9978#3	MISC_UPDT_SCK
0	2636	AD9978#3	MISC_UPDT_VD
0	2637	AD9978#3	MISC_UPDT_VD
0	2638	AD9978#3	CLPOB_UPDT_SCK
0	2639	AD9978#3	CLPOB_UPDT_VD
0	2640	AD9978#3	TGCORE_UPDT_SCK
0	2641	AD9978#3	TGCORE_UPDT_VD
0	2642	AD9978#3	LVDS_TEST_PAT
0	2643	AD9978#3	LVDS_TEST_PAT
0	2644	AD9978#3	VGAGain B
0	2645	AD9978#3	ClampLevel B
0	2646	AD9978#3	SHDLOC B
0	2647	AD9978#3	SHPLOC B
0	2648	AD9978#3	SHP_WIDTH B
0	2649	AD9978#3	SHP_END B
0	2650	AD9978#3	DOUTPHASEP B
0	2651	AD9978#3	DOUTPHASEN B
0	2652	AD9978#3	
0	2653	AD9978#3	
0	2654	AD9978#3	
0	2655	AD9978#3	
0	2656	AD9978#3
0	2657	AD9978#3
0	2658	AD9978#3
0	2659	AD9978#3
0	2660	AD9978#3
0	2661	AD9978#3
0	2662	AD9978#3
0	2663	AD9978#3
0	2664	AD9978#3
0	2665	AD9978#3
0	2666	AD9978#3
0	2667	AD9978#3
0	2668	AD9978#3
0	2669	AD9978#3
0	2670	AD9978#3
0	2671	AD9978#3
0	2672	AD9978#3
0	2673	AD9978#3
0	2674	AD9978#3
0	2675	AD9978#3
0	2676	AD9978#3
0	2677	AD9978#3
0	2678	AD9978#3
0	2679	AD9978#3
0	2680	AD9978#3
0	2681	AD9978#3
0	2682	AD9978#3
0	2683	AD9978#3
0	2684	AD9978#3
0	2685	AD9978#3
0	2686	AD9978#3
0	2687	AD9978#3
0	2688	AD9978#3	
0	2689	AD9978#3	
0	2690	AD9978#3	
0	2691	AD9978#3	
0	2692	AD9978#3	
0	2693	AD9978#3	
0	2694	AD9978#3	
0	2695	AD9978#3	
0	2696	AD9978#3	
0	2697	AD9978#3	
0	2698	AD9978#3	
0	2699	AD9978#3	
0	2700	AD9978 MP	VGA GAIN 1_1
0	2701	AD9978 MP	Clamp Level 1_1
0	2702	AD9978 MP	VGA GAIN 1_2
0	2703	AD9978 MP	Clamp Level 1_2
0	2704	AD9978 MP	VGA GAIN 1_3
0	2705	AD9978 MP	Clamp Level 1_3
0	2706	AD9978 MP	VGA GAIN 1_4
0	2707	AD9978 MP	Clamp Level 1_4
0	2708	AD9978 MP	VGA GAIN 1_5
0	2709	AD9978 MP	Clamp Level 1_5
0	2710	AD9978 MP	VGA GAIN 1_6
0	2711	AD9978 MP	Clamp Level 1_6
0	2712	AD9978 MP	Black Clamp 1
0	2713	AD9978 MP	CDS Gain 1
0	2714	AD9978 MP	DAC 1_1
0	2715	AD9978 MP	DAC 1_2
0	2716	AD9978 MP	DAC 1_3
0	2717	AD9978 MP	DAC 1_4
0	2718	AD9978 MP	DAC 1_5
0	2719	AD9978 MP	DAC 1_6
0	2720	AD9978 MP	VGA GAIN 2_1
0	2721	AD9978 MP	Clamp Level 2_1
0	2722	AD9978 MP	VGA GAIN 2_2
0	2723	AD9978 MP	Clamp Level 2_2
0	2724	AD9978 MP	VGA GAIN 2_3
0	2725	AD9978 MP	Clamp Level 2_3
0	2726	AD9978 MP	VGA GAIN 2_4
0	2727	AD9978 MP	Clamp Level 2_4
0	2728	AD9978 MP	VGA GAIN 2_5
0	2729	AD9978 MP	Clamp Level 2_5
0	2730	AD9978 MP	VGA GAIN 2_6
0	2731	AD9978 MP	Clamp Level 2_6
0	2732	AD9978 MP	Black Clamp 2
0	2733	AD9978 MP	CDS Gain 2
0	2734	AD9978 MP	DAC 2_1
0	2735	AD9978 MP	DAC 2_2
0	2736	AD9978 MP	DAC 2_3
0	2737	AD9978 MP	DAC 2_4
0	2738	AD9978 MP	DAC 2_5
0	2739	AD9978 MP	DAC 2_6
0	2740	AD9978 MP	VGA GAIN 3_1
0	2741	AD9978 MP	Clamp Level 3_1
0	2742	AD9978 MP	VGA GAIN 3_2
0	2743	AD9978 MP	Clamp Level 3_2
0	2744	AD9978 MP	VGA GAIN 3_3
0	2745	AD9978 MP	Clamp Level 3_3
0	2746	AD9978 MP	VGA GAIN 3_4
0	2747	AD9978 MP	Clamp Level 3_4
0	2748	AD9978 MP	VGA GAIN 3_5
0	2749	AD9978 MP	Clamp Level 3_5
0	2750	AD9978 MP	VGA GAIN 3_6
0	2751	AD9978 MP	Clamp Level 3_6
0	2752	AD9978 MP	Black Clamp 3
0	2753	AD9978 MP	CDS Gain 3
0	2754	AD9978 MP	DAC 3_1
0	2755	AD9978 MP	DAC 3_2
0	2756	AD9978 MP	DAC 3_3
0	2757	AD9978 MP	DAC 3_4
0	2758	AD9978 MP	DAC 3_5
0	2759	AD9978 MP	DAC 3_6
0	2760	AD9978 MP	VGA GAIN 4_1
0	2761	AD9978 MP	Clamp Level 4_1
0	2762	AD9978 MP	VGA GAIN 4_2
0	2763	AD9978 MP	Clamp Level 4_2
0	2764	AD9978 MP	VGA GAIN 4_3
0	2765	AD9978 MP	Clamp Level 4_3
0	2766	AD9978 MP	VGA GAIN 4_4
0	2767	AD9978 MP	Clamp Level 4_4
0	2768	AD9978 MP	VGA GAIN 4_5
0	2769	AD9978 MP	Clamp Level 4_5
0	2770	AD9978 MP	VGA GAIN 4_6
0	2771	AD9978 MP	Clamp Level 4_6
0	2772	AD9978 MP	Black Clamp 4
0	2773	AD9978 MP	CDS Gain 4
0	2774	AD9978 MP	DAC 4_1
0	2775	AD9978 MP	DAC 4_2
0	2776	AD9978 MP	DAC 4_3
0	2777	AD9978 MP	DAC 4_4
0	2778	AD9978 MP	DAC 4_5
0	2779	AD9978 MP	DAC 4_6
0	2780	AD9978 MP	reg1
0	2781	AD9978 MP	reg2
0	2782	AD9978 MP	reg3
0	2783	AD9978 MP	reg4
0	2784	AD9978 MP	reg5
0	2785	AD9978 MP	reg6
0	2786	AD9978 MP	reg7
0	2787	AD9978 MP	reg8
0	2788	AD9978 MP	reg9
0	2789	AD9978 MP	reg10
0	2790	AD9978 MP	
0	2791	AD9978 MP	
0	2792	AD9978 MP	
0	2793	AD9978 MP	
0	2794	AD9978 MP	
0	2795	AD9978 MP	
0	2796	AD9978 MP	
0	2797	AD9978 MP	
0	2798	AD9978 MP	
0	2799	AD9978 MP	
0	2800	AD9978 MP	SHPLOC 1_1
0	2801	AD9978 MP	SHDLOC 1_1
0	2802	AD9978 MP	SHP_width 1_1
0	2803	AD9978 MP	SHP_end 1_1
0	2804	AD9978 MP	SHPLOC 1_2
0	2805	AD9978 MP	SHDLOC 1_2
0	2806	AD9978 MP	SHP_width 1_2
0	2807	AD9978 MP	SHP_end 1_2
0	2808	AD9978 MP	SHPLOC 1_3
0	2809	AD9978 MP	SHDLOC 1_3
0	2810	AD9978 MP	SHP_width 1_3
0	2811	AD9978 MP	SHP_end 1_3
0	2812	AD9978 MP	SHPLOC 1_4
0	2813	AD9978 MP	SHDLOC 1_4
0	2814	AD9978 MP	SHP_width 1_4
0	2815	AD9978 MP	SHP_end 1_4
0	2816	AD9978 MP	SHPLOC 1_5
0	2817	AD9978 MP	SHDLOC 1_5
0	2818	AD9978 MP	SHP_width 1_5
0	2819	AD9978 MP	SHP_end 1_5
0	2820	AD9978 MP	SHPLOC 1_6
0	2821	AD9978 MP	SHDLOC 1_6
0	2822	AD9978 MP	SHP_width 1_6
0	2823	AD9978 MP	SHP_end 1_6
0	2824	AD9978 MP	
0	2825	AD9978 MP	
0	2826	AD9978 MP	
0	2827	AD9978 MP	
0	2828	AD9978 MP	
0	2829	AD9978 MP	
0	2830	AD9978 MP	SHPLOC 2_1
0	2831	AD9978 MP	SHDLOC 2_1
0	2832	AD9978 MP	SHP_width 2_1
0	2833	AD9978 MP	SHP_end 2_1
0	2834	AD9978 MP	SHPLOC 2_2
0	2835	AD9978 MP	SHDLOC 2_2
0	2836	AD9978 MP	SHP_width 2_2
0	2837	AD9978 MP	SHP_end 2_2
0	2838	AD9978 MP	SHPLOC 2_3
0	2839	AD9978 MP	SHDLOC 2_3
0	2840	AD9978 MP	SHP_width 2_3
0	2841	AD9978 MP	SHP_end 2_3
0	2842	AD9978 MP	SHPLOC 2_4
0	2843	AD9978 MP	SHDLOC 2_4
0	2844	AD9978 MP	SHP_width 2_4
0	2845	AD9978 MP	SHP_end 2_4
0	2846	AD9978 MP	SHPLOC 2_5
0	2847	AD9978 MP	SHDLOC 2_5
0	2848	AD9978 MP	SHP_width 2_5
0	2849	AD9978 MP	SHP_end 2_5
0	2850	AD9978 MP	SHPLOC 2_6
0	2851	AD9978 MP	SHDLOC 2_6
0	2852	AD9978 MP	SHP_width 2_6
0	2853	AD9978 MP	SHP_end 2_6
0	2854	AD9978 MP	
0	2855	AD9978 MP	
0	2856	AD9978 MP	
0	2857	AD9978 MP	
0	2858	AD9978 MP	
0	2859	AD9978 MP	
0	2860	AD9978 MP	SHPLOC 3_1
0	2861	AD9978 MP	SHDLOC 3_1
0	2862	AD9978 MP	SHP_width 3_1
0	2863	AD9978 MP	SHP_end 3_1
0	2864	AD9978 MP	SHPLOC 3_2
0	2865	AD9978 MP	SHDLOC 3_2
0	2866	AD9978 MP	SHP_width 3_2
0	2867	AD9978 MP	SHP_end 3_2
0	2868	AD9978 MP	SHPLOC 3_3
0	2869	AD9978 MP	SHDLOC 3_3
0	2870	AD9978 MP	SHP_width 1_3
0	2871	AD9978 MP	SHP_end 3_3
0	2872	AD9978 MP	SHPLOC 3_4
0	2873	AD9978 MP	SHDLOC 3_4
0	2874	AD9978 MP	SHP_width 3_4
0	2875	AD9978 MP	SHP_end 3_4
0	2876	AD9978 MP	SHPLOC 3_5
0	2877	AD9978 MP	SHDLOC 3_5
0	2878	AD9978 MP	SHP_width 3_5
0	2879	AD9978 MP	SHP_end 3_5
0	2880	AD9978 MP	SHPLOC 3_6
0	2881	AD9978 MP	SHDLOC 3_6
0	2882	AD9978 MP	SHP_width 3_6
0	2883	AD9978 MP	SHP_end 3_6
0	2884	AD9978 MP	
0	2885	AD9978 MP	
0	2886	AD9978 MP	
0	2887	AD9978 MP	
0	2888	AD9978 MP	
0	2889	AD9978 MP	
0	2890	AD9978 MP	SHPLOC 4_1
0	2891	AD9978 MP	SHDLOC 4_1
0	2892	AD9978 MP	SHP_width 4_1
0	2893	AD9978 MP	SHP_end 4_1
0	2894	AD9978 MP	SHPLOC 4_2
0	2895	AD9978 MP	SHDLOC 4_2
0	2896	AD9978 MP	SHP_width 4_2
0	2897	AD9978 MP	SHP_end 4_2
0	2898	AD9978 MP	SHPLOC 4_3
0	2899	AD9978 MP	SHDLOC 4_3
0	2900	AD9978 MP	SHP_width 4_3
0	2901	AD9978 MP	SHP_end 4_3
0	2902	AD9978 MP	SHPLOC 4_4
0	2903	AD9978 MP	SHDLOC 4_4
0	2904	AD9978 MP	SHP_width 4_4
0	2905	AD9978 MP	SHP_end 4_4
0	2906	AD9978 MP	SHPLOC 4_5
0	2907	AD9978 MP	SHDLOC 4_5
0	2908	AD9978 MP	SHP_width 4_5
0	2909	AD9978 MP	SHP_end 4_5
0	2910	AD9978 MP	SHPLOC 4_6
0	2911	AD9978 MP	SHDLOC 4_6
0	2912	AD9978 MP	SHP_width 4_6
0	2913	AD9978 MP	SHP_end 4_6
0	2914		
0	2915		
0	2916		
0	2917		
0	2918		
0	2919		
0	2920		
0	2921		
0	2922		
0	2923		
0	2924		
0	2925		
0	2926		
0	2927		
0	2928
0	2929
0	2930
0	2931
0	2932
0	2933
0	2934
0	2935
0	2936
0	2937
0	2938
0	2939
0	2940
0	2941
0	2942
0	2943
0	2944
0	2945
0	2946
0	2947
0	2948
0	2949
0	2950
0	2951
0	2952
0	2953
0	2954
0	2955
0	2956
0	2957
0	2958
0	2959
0	2960
0	2961
0	2962
0	2963
0	2964
0	2965
0	2966
0	2967
0	2968
0	2969
0	2970
0	2971
0	2972
0	2973
0	2974
0	2975
0	2976
0	2977
0	2978
0	2979
0	2980
0	2981
0	2982
0	2983
0	2984
0	2985
0	2986
0	2987
0	2988
0	2989
0	2990
0	2991
0	2992		
0	2993		
0	2994		
0	2995		
0	2996		
0	2997		
0	2998		
0	2999		
0	3000	AD9978#4	standbyA
0	3001	AD9978#4	standbyB
0	3002	AD9978#4	RefBuf_Pdn
0	3003	AD9978#4	ClampEnable
0	3004	AD9978#4	ClampSpeed
0	3005	AD9978#4	FastUpdate
0	3006	AD9978#4	PBLK_Lvl
0	3007	AD9978#4	DC_Bypass
0	3008	AD9978#4	Samp_Mode
0	3009	AD9978#4	ClkOutEn
0	3010	AD9978#4	DOutDisable
0	3011	AD9978#4	RetimeOutB
0	3012	AD9978#4	Pol_VD
0	3013	AD9978#4	Pol_HD
0	3014	AD9978#4	CDSGain
0	3015	AD9978#4	VGAGain
0	3016	AD9978#4	ClampLevel
0	3017	AD9978#4	PBLKPat
0	3018	AD9978#4	CLI_Divide
0	3019	AD9978#4	CLI_Divide_Pol
0	3020	AD9978#4	DCRST_En_P
0	3021	AD9978#4	DCRST_En_N
0	3022	AD9978#4	DCRST_En
0	3023	AD9978#4	SW_Reset
0	3024	AD9978#4	Out_Control
0	3025	AD9978#4	TGCore_RSTB
0	3026	AD9978#4	CLI_Bias
0	3027	AD9978#4	Write_Mode
0	3028	AD9978#4	Update [11:0]
0	3029	AD9978#4	Update [12]
0	3030	AD9978#4	PreventUpdate
0	3031	AD9978#4	HDLatency CTL
0	3032	AD9978#4	VDLatency_CTL
0	3033	AD9978#4	Region0
0	3034	AD9978#4	Region1
0	3035	AD9978#4	Region2
0	3036	AD9978#4	Region3
0	3037	AD9978#4	Region4
0	3038	AD9978#4	Region5
0	3039	AD9978#4	Region6
0	3040	AD9978#4	Region_MSB
0	3041	AD9978#4	CLPOB_TOG1_RCP0
0	3042	AD9978#4	CLPOB_TOG2_RCP0
0	3043	AD9978#4	CLPOB_TOG1_RCP1
0	3044	AD9978#4	CLPOB_TOG2_RCP1
0	3045	AD9978#4	CLPOB_TOG1_RCP2
0	3046	AD9978#4	CLPOB_TOG2_RCP2
0	3047	AD9978#4	CLPOB_TOG1_RCP3
0	3048	AD9978#4	CLPOB_TOG2_RCP3
0	3049	AD9978#4	CLPOB_TOG1_RCP4
0	3050	AD9978#4	CLPOB_TOG2_RCP4
0	3051	AD9978#4	CLPOB_TOG1_RCP5
0	3052	AD9978#4	CLPOB_TOG2_RCP5
0	3053	AD9978#4	CLPOB_TOG1_RCP6
0	3054	AD9978#4	CLPOB_TOG2_RCP6
0	3055	AD9978#4	CLPOB_TOG1_RCP7
0	3056	AD9978#4	CLPOB_TOG2_RCP7
0	3057	AD9978#4	CLPOB_TOG_MSB0
0	3058	AD9978#4	CLPOB_TOG_MSB1
0	3059	AD9978#4	CLPOB_TOG_MSB2
0	3060	AD9978#4	CLPOB_TOG_MSB3
0	3061	AD9978#4	CLPOB_TOG_MSB4
0	3062	AD9978#4	CLPOB_TOG_MSB
0	3063	AD9978#4	TC_RCP1_0
0	3064	AD9978#4	TC_RCP3_2
0	3065	AD9978#4	TC_RCP5_4
0	3066	AD9978#4	TC_RCP7_6
0	3067	AD9978#4	PBLKMASK_START1
0	3068	AD9978#4	PBLKMASK_END1
0	3069	AD9978#4	PBLKMASK_START2
0	3070	AD9978#4	PBLKMASK_END2
0	3071	AD9978#4	PBLKMASK_START3
0	3072	AD9978#4	PBLKMASK_END3
0	3073	AD9978#4	PBLKMASK_MSB
0	3074	AD9978#4	PBLK0_TOG1
0	3075	AD9978#4	PBLK0_TOG2
0	3076	AD9978#4	PBLK1_TOG1
0	3077	AD9978#4	PBLK1_TOG2
0	3078	AD9978#4	PBLK0_TOG_MSB
0	3079	AD9978#4	PBLK1_TOG_MSB
0	3080	AD9978#4	INT_PBLKCLOB_POL
0	3081	AD9978#4	SHDLOC
0	3082	AD9978#4	SHPLOC
0	3083	AD9978#4	SHP_WIDTH
0	3084	AD9978#4	SHP_END
0	3085	AD9978#4	DOUTPHASEP
0	3086	AD9978#4	DOUTPHASEN
0	3087	AD9978#4	TCLK_PDN
0	3088	AD9978#4	DOUT0_PDN
0	3089	AD9978#4	DOUT1_PDN
0	3090	AD9978#4	DOUT2_PDN
0	3091	AD9978#4	DOUT3_PDN
0	3092	AD9978#4	TX_CTRL
0	3093	AD9978#4	TCLK_DEL
0	3094	AD9978#4	CLIP_ZS
0	3095	AD9978#4	CLIP_FS
0	3096	AD9978#4	LSB_ALIGN
0	3097	AD9978#4	ZEROMSB
0	3098	AD9978#4	LVDS_DATA_FORMAT
0	3099	AD9978#4	TCLK_INV
0	3100	AD9978#4	LVDS_VCM
0	3101	AD9978#4	NUM_SYNC_WORD
0	3102	AD9978#4	NUM_CTRL_WORD
0	3103	AD9978#4	SYNC_WORD0
0	3104	AD9978#4	SYNC_WORD0
0	3105	AD9978#4	SYNC_WORD1
0	3106	AD9978#4	SYNC_WORD1
0	3107	AD9978#4	SYNC_WORD2
0	3108	AD9978#4	SYNC_WORD2
0	3109	AD9978#4	SYNC_WORD3
0	3110	AD9978#4	SYNC_WORD3
0	3111	AD9978#4	SYNC_WORD4
0	3112	AD9978#4	SYNC_WORD4
0	3113	AD9978#4	SYNC_WORD5
0	3114	AD9978#4	SYNC_WORD5
0	3115	AD9978#4	SYNC_WORD6
0	3116	AD9978#4	SYNC_WORD6
0	3117	AD9978#4	LVDS_TEST_ENB
0	3118	AD9978#4	LVDS_TEST_PATA
0	3119	AD9978#4	LVDS_TEST_PATB
0	3120	AD9978#4	LVDS_TEST_ENA
0	3121	AD9978#4	TCLK_PATT_LO
0	3122	AD9978#4	TCLK_PATT_HI
0	3123	AD9978#4	TCLK_MODE
0	3124	AD9978#4	SYNC_RISING_EN
0	3125	AD9978#4	SYNC_FALLING_EN
0	3126	AD9978#4	SYNC_STARTLOC
0	3127	AD9978#4	SYNC_STARTLOC
0	3128	AD9978#4	SYNC_ALIGN
0	3129	AD9978#4	CYNC_CW_EN
0	3130	AD9978#4	AFE_UPDT_SCK
0	3131	AD9978#4	AFE_UPDT_SCK
0	3132	AD9978#4	AFE_UPDT_VD
0	3133	AD9978#4	AFE_UPDT_VD
0	3134	AD9978#4	MISC_UPDT_SCK
0	3135	AD9978#4	MISC_UPDT_SCK
0	3136	AD9978#4	MISC_UPDT_VD
0	3137	AD9978#4	MISC_UPDT_VD
0	3138	AD9978#4	CLPOB_UPDT_SCK
0	3139	AD9978#4	CLPOB_UPDT_VD
0	3140	AD9978#4	TGCORE_UPDT_SCK
0	3141	AD9978#4	TGCORE_UPDT_VD
0	3142	AD9978#4	LVDS_TEST_PAT
0	3143	AD9978#4	LVDS_TEST_PAT
0	3144	AD9978#4	VGAGain B
0	3145	AD9978#4	ClampLevel B
0	3146	AD9978#4	SHDLOC B
0	3147	AD9978#4	SHPLOC B
0	3148	AD9978#4	SHP_WIDTH B
0	3149	AD9978#4	SHP_END B
0	3150	AD9978#4	DOUTPHASEP B
0	3151	AD9978#4	DOUTPHASEN B
0	3152	AD9978#4
0	3153	AD9978#4
0	3154	AD9978#4
0	3155	AD9978#4
0	3156	AD9978#4
0	3157	AD9978#4
0	3158	AD9978#4
0	3159	AD9978#4
0	3160	AD9978#4
0	3161	AD9978#4
0	3162	AD9978#4
0	3163	AD9978#4
0	3164	AD9978#4
0	3165	AD9978#4
0	3166	AD9978#4
0	3167	AD9978#4
0	3168	AD9978#4
0	3169	AD9978#4
0	3170	AD9978#4
0	3171	AD9978#4
0	3172	AD9978#4
0	3173	AD9978#4
0	3174	AD9978#4
0	3175	AD9978#4
0	3176	AD9978#4
0	3177	AD9978#4
0	3178	AD9978#4
0	3179	AD9978#4
0	3180	AD9978#4
0	3181	AD9978#4
0	3182	AD9978#4
0	3183	AD9978#4
0	3184	AD9978#4
0	3185	AD9978#4
0	3186	AD9978#4
0	3187	AD9978#4
0	3188	AD9978#4
0	3189	AD9978#4
0	3190	AD9978#4
0	3191	AD9978#4
0	3192	AD9978#4
0	3193	AD9978#4
0	3194	AD9978#4
0	3195	AD9978#4
0	3196	AD9978#4
0	3197	AD9978#4
0	3198	AD9978#4
0	3199	AD9978#4
2	3200	test panel	reg 0
3	3201	test panel	reg 1
3	3202	test panel	reg 2
4	3203	test panel	reg 3
5	3204	test panel	reg 4
FF06	3205	test panel	reg 5
B	3206	test panel	reg 6
3	3207	test panel	reg 7
48	3208	test panel	reg 8
0	3209	test panel	reg 9
1	3210	test panel	reg 10
1	3211	test panel	reg 11
C	3212	test panel	reg 12
0	3213	test panel	reg 13
F	3214	test panel	reg 14
0	3215	test panel	reg 15
F	3216	test panel	reg 16
0	3217	test panel	reg 17
11	3218	test panel	reg 18
0	3219	test panel	reg 19
13	3220	test panel	reg 20
0	3221	test panel	reg 21
10	3222	test panel	reg 22
0	3223	test panel	reg 23
1B	3224	test panel	reg 24
1	3225	test panel	reg 25
7	3226	test panel	reg 26
0	3227	test panel	reg 27
2C	3228	test panel	reg 28
1	3229	test panel	reg 29
7	3230	test panel	reg 30
0	3231	test panel	reg 31
2C	3232	test panel	reg 32
0	3233	test panel	reg 33
16	3234	test panel	reg 34
0	3235	test panel	reg 35
18	3236	test panel	reg 36
0	3237	test panel	reg 37
1A	3238	test panel	reg 38
0	3239	test panel	reg 39
1C	3240	test panel	reg 40
1	3241	test panel	reg 41
0	3242	test panel	reg 42
0	3243	test panel	reg 43
0	3244	test panel	reg 44
0	3245	test panel	reg 45
0	3246	test panel	reg 46
0	3247	test panel	reg 47
0	3248	test panel	reg 48
0	3249	test panel	reg 49
0	3250	test panel	reg 50
0	3251	test panel	reg 51
0	3252	test panel	reg 52
0	3253	test panel	reg 53
0	3254	test panel	reg 54
0	3255	test panel	reg 55
0	3256	test panel	reg 56
0	3257	test panel	reg 57
0	3258	test panel	reg 58
0	3259	test panel	reg 59
0	3260	test panel	reg 60
0	3261	test panel	reg 61
0	3262	test panel	reg 62
0	3263	test panel	reg 63
0	3264	test panel	reg 64
0	3265	test panel	reg 65
0	3266	test panel	reg 66
0	3267	test panel	reg 67
0	3268	test panel	reg 68
0	3269	test panel	reg 69
0	3270	test panel	reg 70
0	3271	test panel	reg 71
0	3272	test panel	reg 72
0	3273	test panel	reg 73
0	3274	test panel	reg 74
0	3275	test panel	reg 75
0	3276	test panel	reg 76
0	3277	test panel	reg 77
0	3278	test panel	reg 78
0	3279	test panel	reg 79
0	3280	test panel	reg 80
0	3281	test panel	reg 81
0	3282	test panel	reg 82
0	3283	test panel	reg 83
0	3284	test panel	reg 84
0	3285	test panel	reg 85
0	3286	test panel	reg 86
0	3287	test panel	reg 87
0	3288	test panel	reg 88
0	3289	test panel	reg 89
0	3290	test panel	reg 90
0	3291	test panel	reg 91
0	3292	test panel	reg 92
0	3293	test panel	reg 93
0	3294	test panel	reg 94
0	3295	test panel	reg 95
0	3296	test panel	reg 96
0	3297	test panel	reg 97
0	3298	test panel	reg 98
0	3299	test panel	reg 99
0	3300	DataPath	reg 0
0	3301	DataPath	reg 1
0	3302	DataPath	reg 2
0	3303	DataPath	reg 3
0	3304	DataPath	reg 4
0	3305	DataPath	reg 5
0	3306	DataPath	reg 6
0	3307	DataPath	reg 7
0	3308	DataPath	reg 8
0	3309	DataPath	reg 9
0	3310	DataPath	reg 10
0	3311	DataPath	reg 11
0	3312	DataPath	reg 12
0	3313	DataPath	reg 13
0	3314	DataPath	reg 14
0	3315	DataPath	reg 15
0	3316	DataPath	reg 16
0	3317	DataPath	reg 17
0	3318	DataPath	reg 18
0	3319	DataPath	reg 19
0	3320	DataPath	reg 20
0	3321	DataPath	reg 21
0	3322	DataPath	reg 22
0	3323	DataPath	reg 23
0	3324	DataPath	reg 24
0	3325	DataPath	reg 25
0	3326	DataPath	reg 26
0	3327	DataPath	reg 27
0	3328	DataPath	reg 28
0	3329	DataPath	reg 29
0	3330	DataPath	reg 30
0	3331	DataPath	reg 31
0	3332	DataPath	reg 32
0	3333	DataPath	reg 33
0	3334	DataPath	reg 34
0	3335	DataPath	reg 35
0	3336	DataPath	reg 36
0	3337	DataPath	reg 37
0	3338	DataPath	reg 38
0	3339	DataPath	reg 39
0	3340	DataPath	reg 40
0	3341	DataPath	reg 41
0	3342	DataPath	reg 42
0	3343	DataPath	reg 43
0	3344	DataPath	reg 44
0	3345	DataPath	reg 45
0	3346	DataPath	reg 46
0	3347	DataPath	reg 47
0	3348	DataPath	reg 48
0	3349	DataPath	reg 49
0	3350	DataPath	reg 50
0	3351	DataPath	reg 51
0	3352	DataPath	reg 52
0	3353	DataPath	reg 53
0	3354	DataPath	reg 54
0	3355	DataPath	reg 55
0	3356	DataPath	reg 56
0	3357	DataPath	reg 57
0	3358	DataPath	reg 58
0	3359	DataPath	reg 59
0	3360	DataPath	reg 60
0	3361	DataPath	reg 61
0	3362	DataPath	reg 62
0	3363	DataPath	reg 63
0	3364	DataPath	reg 64
0	3365	DataPath	reg 65
0	3366	DataPath	reg 66
0	3367	DataPath	reg 67
0	3368	DataPath	reg 68
0	3369	DataPath	reg 69
0	3370	DataPath	reg 70
0	3371	DataPath	reg 71
0	3372	DataPath	reg 72
0	3373	DataPath	reg 73
0	3374	DataPath	reg 74
0	3375	DataPath	reg 75
0	3376	DataPath	reg 76
0	3377	DataPath	reg 77
0	3378	DataPath	reg 78
0	3379	DataPath	reg 79
0	3380	DataPath	reg 80
0	3381	DataPath	reg 81
0	3382	DataPath	reg 82
0	3383	DataPath	reg 83
0	3384	DataPath	reg 84
0	3385	DataPath	reg 85
0	3386	DataPath	reg 86
0	3387	DataPath	reg 87
0	3388	DataPath	reg 88
0	3389	DataPath	reg 89
0	3390	DataPath	reg 90
0	3391	DataPath	reg 91
0	3392	DataPath	reg 92
0	3393	DataPath	reg 93
0	3394	DataPath	reg 94
0	3395	DataPath	reg 95
0	3396	DataPath	reg 96
0	3397	DataPath	reg 97
0	3398	DataPath	reg 98
0	3399	DataPath	reg 99
0	3400		
0	3401		
0	3402		
0	3403		
0	3404		
0	3405		
0	3406		
0	3407		
0	3408
0	3409
0	3410
0	3411
0	3412
0	3413
0	3414
0	3415
0	3416
0	3417
0	3418
0	3419
0	3420
0	3421
0	3422
0	3423
0	3424
0	3425
0	3426
0	3427
0	3428
0	3429
0	3430
0	3431
0	3432
0	3433
0	3434
0	3435
0	3436
0	3437
0	3438
0	3439
0	3440
0	3441
0	3442
0	3443
0	3444
0	3445
0	3446
0	3447
0	3448
0	3449
0	3450
0	3451
0	3452
0	3453
0	3454
0	3455
0	3456
0	3457
0	3458
0	3459
0	3460
0	3461
0	3462
0	3463
0	3464
0	3465
0	3466
0	3467
0	3468
0	3469
0	3470
0	3471
0	3472
0	3473
0	3474
0	3475
0	3476
0	3477
0	3478
0	3479
0	3480
0	3481
0	3482
0	3483
0	3484
0	3485
0	3486
0	3487
0	3488		
0	3489		
0	3490		
0	3491		
0	3492		
0	3493		
0	3494		
0	3495		
0	3496		
0	3497		
0	3498		
0	3499		
0	3500	ADDI7004#1	standbyA
0	3501	ADDI7004#1	standbyB
0	3502	ADDI7004#1	standbyC
0	3503	ADDI7004#1	standbyD
0	3504	ADDI7004#1	RefBuf_Pdn_A
0	3505	ADDI7004#1	RefBuf_Pdn_B
0	3506	ADDI7004#1	RefBuf_Pdn_C
0	3507	ADDI7004#1	RefBuf_Pdn_D
0	3508	ADDI7004#1	ClampEnable
0	3509	ADDI7004#1	ClampSpeed
0	3510	ADDI7004#1	FastUpdate
0	3511	ADDI7004#1	ExtCLPOB
0	3512	ADDI7004#1	PBLK_Lvl
0	3513	ADDI7004#1	PBLKPat
0	3514	ADDI7004#1	DC_Bypass
0	3515	ADDI7004#1	ExtPBLK
0	3516	ADDI7004#1	ExtSHPD
0	3517	ADDI7004#1	PolSHP
0	3518	ADDI7004#1	PolSHD
0	3519	ADDI7004#1	MonitorIntCLK
0	3520	ADDI7004#1	Pol_VD
0	3521	ADDI7004#1	Pol_HD
0	3522	ADDI7004#1	SampMode
0	3523	ADDI7004#1	CDSGain A
0	3524	ADDI7004#1	CDSGain B
0	3525	ADDI7004#1	CDSGain C
0	3526	ADDI7004#1	CDSGain D
0	3527	ADDI7004#1	VGAGain A
0	3528	ADDI7004#1	VGAGain B
0	3529	ADDI7004#1	VGAGain C
0	3530	ADDI7004#1	VGAGain D
0	3531	ADDI7004#1	ClampLevel A
0	3532	ADDI7004#1	ClampLevel B
0	3533	ADDI7004#1	ClampLevel C
0	3534	ADDI7004#1	ClampLevel D
0	3535	ADDI7004#1	CLI_Divide
0	3536	ADDI7004#1	DCRST_En_P
0	3537	ADDI7004#1	DCRST_En_N
0	3538	ADDI7004#1	DCRST_En A
0	3539	ADDI7004#1	DCRST_En B
0	3540	ADDI7004#1	DCRST_En C
0	3541	ADDI7004#1	DCRST_En D
0	3542	ADDI7004#1	SW_Reset
0	3543	ADDI7004#1	Out_Control
0	3544	ADDI7004#1	TGCore_RSTB
0	3545	ADDI7004#1	CLI_Bias
0	3546	ADDI7004#1	ReadBack
0	3547	ADDI7004#1	VDUpdate
0	3548	ADDI7004#1	PreventUpdate
0	3549	ADDI7004#1	RCP0
0	3550	ADDI7004#1	RCP1
0	3551	ADDI7004#1	RCP2
0	3552	ADDI7004#1	RCP3
0	3553	ADDI7004#1	RCP4
0	3554	ADDI7004#1	RCP5
0	3555	ADDI7004#1	RCP6
0	3556	ADDI7004#1	CLPOB_TOG1_RCP0
0	3557	ADDI7004#1	CLPOB_TOG2_RCP0
0	3558	ADDI7004#1	CLPOB_TOG1_RCP1
0	3559	ADDI7004#1	CLPOB_TOG2_RCP1
0	3560	ADDI7004#1	CLPOB_TOG1_RCP2
0	3561	ADDI7004#1	CLPOB_TOG2_RCP2
0	3562	ADDI7004#1	CLPOB_TOG1_RCP3
0	3563	ADDI7004#1	CLPOB_TOG2_RCP3
0	3564	ADDI7004#1	CLPOB_TOG1_RCP4
0	3565	ADDI7004#1	CLPOB_TOG2_RCP4
0	3566	ADDI7004#1	CLPOB_TOG1_RCP5
0	3567	ADDI7004#1	CLPOB_TOG2_RCP5
0	3568	ADDI7004#1	CLPOB_TOG1_RCP6
0	3569	ADDI7004#1	CLPOB_TOG2_RCP6
0	3570	ADDI7004#1	CLPOB_TOG1_RCP7
0	3571	ADDI7004#1	CLPOB_TOG2_RCP7
0	3572	ADDI7004#1	TC_RCP 0
0	3573	ADDI7004#1	TC_RCP 1
0	3574	ADDI7004#1	TC_RCP 2
0	3575	ADDI7004#1	TC_RCP 3
0	3576	ADDI7004#1	TC_RCP 4
0	3577	ADDI7004#1	TC_RCP 5
0	3578	ADDI7004#1	TC_RCP 6
0	3579	ADDI7004#1	TC_RCP 7
0	3580	ADDI7004#1	PBLKMASK_START1
0	3581	ADDI7004#1	PBLKMASK_END1
0	3582	ADDI7004#1	PBLKMASK_START2
0	3583	ADDI7004#1	PBLKMASK_END2
0	3584	ADDI7004#1	PBLKMASK_START3
0	3585	ADDI7004#1	PBLKMASK_END3
0	3586	ADDI7004#1	PBLK0_TOG1
0	3587	ADDI7004#1	PBLK0_TOG2
0	3588	ADDI7004#1	PBLK1_TOG1
0	3589	ADDI7004#1	PBLK1_TOG2
0	3590	ADDI7004#1	INT_CLPOB_POL
0	3591	ADDI7004#1	INT_PBLK_POL
0	3592	ADDI7004#1	SHDLOC
0	3593	ADDI7004#1	SHPLOC
0	3594	ADDI7004#1	DOUTPHASEP
0	3595	ADDI7004#1	DOUTPHASEN
0	3596	ADDI7004#1	TCLK0_PDN
0	3597	ADDI7004#1	TCLK1_PDN
0	3598	ADDI7004#1	DOUT0_PDN
0	3599	ADDI7004#1	DOUT1_PDN
0	3600	ADDI7004#1	DOUT2_PDN
0	3601	ADDI7004#1	DOUT3_PDN
0	3602	ADDI7004#1	DOUT4_PDN
0	3603	ADDI7004#1	DOUT5_PDN
0	3604	ADDI7004#1	DOUT6_PDN
0	3605	ADDI7004#1	DOUT7_PDN
0	3606	ADDI7004#1	LVDS_Vdiff Sel _En
0	3607	ADDI7004#1	LVDS_Vdiff Sel
0	3608	ADDI7004#1	LVDS_VCM
0	3609	ADDI7004#1	TX_CTRL
0	3610	ADDI7004#1	TCLK_DEL
0	3611	ADDI7004#1	CLIP_ZS
0	3612	ADDI7004#1	CLIP_FS
0	3613	ADDI7004#1	LSB_ALIGN
0	3614	ADDI7004#1	ZEROMSB
0	3615	ADDI7004#1	NUM_SYNC_WORD
0	3616	ADDI7004#1	CTRL_WORD_EN
0	3617	ADDI7004#1	SYNC_WORD0
0	3618	ADDI7004#1	SYNC_WORD1
0	3619	ADDI7004#1	SYNC_WORD2
0	3620	ADDI7004#1	SYNC_WORD3
0	3621	ADDI7004#1	SYNC_WORD4
0	3622	ADDI7004#1	SYNC_WORD5
0	3623	ADDI7004#1	SYNC_WORD6
0	3624	ADDI7004#1	LVDS_TEST_EN_A
0	3625	ADDI7004#1	LVDS_TEST_TYPE_A
0	3626	ADDI7004#1	TEST_PATTERN A
0	3627	ADDI7004#1	LVDS_TEST_EN_B
0	3628	ADDI7004#1	LVDS_TEST_TYPE_B
0	3629	ADDI7004#1	TEST_PATTERN B
0	3630	ADDI7004#1	LVDS_TEST_EN_C
0	3631	ADDI7004#1	LVDS_TEST_TYPE_C
0	3632	ADDI7004#1	TEST_PATTERN C
0	3633	ADDI7004#1	LVDS_TEST_EN_D
0	3634	ADDI7004#1	LVDS_TEST_TYPE_D
0	3635	ADDI7004#1	TEST_PATTERN D
0	3636	ADDI7004#1	TCLK_PATTERN
0	3637	ADDI7004#1	TCLK_MODE
0	3638	ADDI7004#1	SYNC_RISING_EN
0	3639	ADDI7004#1	SYNC_FALLING_EN
0	3640	ADDI7004#1	SYNC_STARTLOC
0	3641	ADDI7004#1	SYNC_ALIGN
0	3642	ADDI7004#1	CYNC_CW_EN
0	3643	ADDI7004#1	AFE_UPDT_SCK
0	3644	ADDI7004#1	AFE_UPDT_SCK
0	3645	ADDI7004#1	MISC_UPDT_SCK
0	3646	ADDI7004#1	CLPOB_UPDT_SCK
0	3647	ADDI7004#1	TGCORE_UPDT_SCK
0	3648	ADDI7004#1	LVDS_UPDT_SCK
0	3649	ADDI7004#1	LVDS_UPDT_SCK
0	3650	ADDI7004#1	LVDS_UPDT_SCK
0	3651	ADDI7004#1	reserved
0	3652	ADDI7004#1	reserved
0	3653	ADDI7004#1	reserved
0	3654	ADDI7004#1	reserved
0	3655	ADDI7004#1	reserved
0	3656	ADDI7004#1	reserved
0	3657	ADDI7004#1	reserved
0	3658	ADDI7004#1	reserved
0	3659	ADDI7004#1	reserved
0	3660	ADDI7004#2	standbyA
0	3661	ADDI7004#2	standbyB
0	3662	ADDI7004#2	standbyC
0	3663	ADDI7004#2	standbyD
0	3664	ADDI7004#2	RefBuf_Pdn_A
0	3665	ADDI7004#2	RefBuf_Pdn_B
0	3666	ADDI7004#2	RefBuf_Pdn_C
0	3667	ADDI7004#2	RefBuf_Pdn_D
0	3668	ADDI7004#2	ClampEnable
0	3669	ADDI7004#2	ClampSpeed
0	3670	ADDI7004#2	FastUpdate
0	3671	ADDI7004#2	ExtCLPOB
0	3672	ADDI7004#2	PBLK_Lvl
0	3673	ADDI7004#2	PBLKPat
0	3674	ADDI7004#2	DC_Bypass
0	3675	ADDI7004#2	ExtPBLK
0	3676	ADDI7004#2	ExtSHPD
0	3677	ADDI7004#2	PolSHP
0	3678	ADDI7004#2	PolSHD
0	3679	ADDI7004#2	MonitorIntCLK
0	3680	ADDI7004#2	Pol_VD
0	3681	ADDI7004#2	Pol_HD
0	3682	ADDI7004#2	SampMode
0	3683	ADDI7004#2	CDSGain A
0	3684	ADDI7004#2	CDSGain B
0	3685	ADDI7004#2	CDSGain C
0	3686	ADDI7004#2	CDSGain D
0	3687	ADDI7004#2	VGAGain A
0	3688	ADDI7004#2	VGAGain B
0	3689	ADDI7004#2	VGAGain C
0	3690	ADDI7004#2	VGAGain D
0	3691	ADDI7004#2	ClampLevel A
0	3692	ADDI7004#2	ClampLevel B
0	3693	ADDI7004#2	ClampLevel C
0	3694	ADDI7004#2	ClampLevel D
0	3695	ADDI7004#2	CLI_Divide
0	3696	ADDI7004#2	DCRST_En_P
0	3697	ADDI7004#2	DCRST_En_N
0	3698	ADDI7004#2	DCRST_En A
0	3699	ADDI7004#2	DCRST_En B
0	3700	ADDI7004#2	DCRST_En C
0	3701	ADDI7004#2	DCRST_En D
0	3702	ADDI7004#2	SW_Reset
0	3703	ADDI7004#2	Out_Control
0	3704	ADDI7004#2	TGCore_RSTB
0	3705	ADDI7004#2	CLI_Bias
0	3706	ADDI7004#2	ReadBack
0	3707	ADDI7004#2	VDUpdate
0	3708	ADDI7004#2	PreventUpdate
0	3709	ADDI7004#2	RCP0
0	3710	ADDI7004#2	RCP1
0	3711	ADDI7004#2	RCP2
0	3712	ADDI7004#2	RCP3
0	3713	ADDI7004#2	RCP4
0	3714	ADDI7004#2	RCP5
0	3715	ADDI7004#2	RCP6
0	3716	ADDI7004#2	CLPOB_TOG1_RCP0
0	3717	ADDI7004#2	CLPOB_TOG2_RCP0
0	3718	ADDI7004#2	CLPOB_TOG1_RCP1
0	3719	ADDI7004#2	CLPOB_TOG2_RCP1
0	3720	ADDI7004#2	CLPOB_TOG1_RCP2
0	3721	ADDI7004#2	CLPOB_TOG2_RCP2
0	3722	ADDI7004#2	CLPOB_TOG1_RCP3
0	3723	ADDI7004#2	CLPOB_TOG2_RCP3
0	3724	ADDI7004#2	CLPOB_TOG1_RCP4
0	3725	ADDI7004#2	CLPOB_TOG2_RCP4
0	3726	ADDI7004#2	CLPOB_TOG1_RCP5
0	3727	ADDI7004#2	CLPOB_TOG2_RCP5
0	3728	ADDI7004#2	CLPOB_TOG1_RCP6
0	3729	ADDI7004#2	CLPOB_TOG2_RCP6
0	3730	ADDI7004#2	CLPOB_TOG1_RCP7
0	3731	ADDI7004#2	CLPOB_TOG2_RCP7
0	3732	ADDI7004#2	TC_RCP 0
0	3733	ADDI7004#2	TC_RCP 1
0	3734	ADDI7004#2	TC_RCP 2
0	3735	ADDI7004#2	TC_RCP 3
0	3736	ADDI7004#2	TC_RCP 4
0	3737	ADDI7004#2	TC_RCP 5
0	3738	ADDI7004#2	TC_RCP 6
0	3739	ADDI7004#2	TC_RCP 7
0	3740	ADDI7004#2	PBLKMASK_START1
0	3741	ADDI7004#2	PBLKMASK_END1
0	3742	ADDI7004#2	PBLKMASK_START2
0	3743	ADDI7004#2	PBLKMASK_END2
0	3744	ADDI7004#2	PBLKMASK_START3
0	3745	ADDI7004#2	PBLKMASK_END3
0	3746	ADDI7004#2	PBLK0_TOG1
0	3747	ADDI7004#2	PBLK0_TOG2
0	3748	ADDI7004#2	PBLK1_TOG1
0	3749	ADDI7004#2	PBLK1_TOG2
0	3750	ADDI7004#2	INT_CLPOB_POL
0	3751	ADDI7004#2	INT_PBLK_POL
0	3752	ADDI7004#2	SHDLOC
0	3753	ADDI7004#2	SHPLOC
0	3754	ADDI7004#2	DOUTPHASEP
0	3755	ADDI7004#2	DOUTPHASEN
0	3756	ADDI7004#2	TCLK0_PDN
0	3757	ADDI7004#2	TCLK1_PDN
0	3758	ADDI7004#2	DOUT0_PDN
0	3759	ADDI7004#2	DOUT1_PDN
0	3760	ADDI7004#2	DOUT2_PDN
0	3761	ADDI7004#2	DOUT3_PDN
0	3762	ADDI7004#2	DOUT4_PDN
0	3763	ADDI7004#2	DOUT5_PDN
0	3764	ADDI7004#2	DOUT6_PDN
0	3765	ADDI7004#2	DOUT7_PDN
0	3766	ADDI7004#2	LVDS_Vdiff Sel _En
0	3767	ADDI7004#2	LVDS_Vdiff Sel
0	3768	ADDI7004#2	LVDS_VCM
0	3769	ADDI7004#2	TX_CTRL
0	3770	ADDI7004#2	TCLK_DEL
0	3771	ADDI7004#2	CLIP_ZS
0	3772	ADDI7004#2	CLIP_FS
0	3773	ADDI7004#2	LSB_ALIGN
0	3774	ADDI7004#2	ZEROMSB
0	3775	ADDI7004#2	NUM_SYNC_WORD
0	3776	ADDI7004#2	CTRL_WORD_EN
0	3777	ADDI7004#2	SYNC_WORD0
0	3778	ADDI7004#2	SYNC_WORD1
0	3779	ADDI7004#2	SYNC_WORD2
0	3780	ADDI7004#2	SYNC_WORD3
0	3781	ADDI7004#2	SYNC_WORD4
0	3782	ADDI7004#2	SYNC_WORD5
0	3783	ADDI7004#2	SYNC_WORD6
0	3784	ADDI7004#2	LVDS_TEST_EN_A
0	3785	ADDI7004#2	LVDS_TEST_TYPE_A
0	3786	ADDI7004#2	TEST_PATTERN A
0	3787	ADDI7004#2	LVDS_TEST_EN_B
0	3788	ADDI7004#2	LVDS_TEST_TYPE_B
0	3789	ADDI7004#2	TEST_PATTERN B
0	3790	ADDI7004#2	LVDS_TEST_EN_C
0	3791	ADDI7004#2	LVDS_TEST_TYPE_C
0	3792	ADDI7004#2	TEST_PATTERN C
0	3793	ADDI7004#2	LVDS_TEST_EN_D
0	3794	ADDI7004#2	LVDS_TEST_TYPE_D
0	3795	ADDI7004#2	TEST_PATTERN D
0	3796	ADDI7004#2	TCLK_PATTERN
0	3797	ADDI7004#2	TCLK_MODE
0	3798	ADDI7004#2	SYNC_RISING_EN
0	3799	ADDI7004#2	SYNC_FALLING_EN
0	3800	ADDI7004#2	SYNC_STARTLOC
0	3801	ADDI7004#2	SYNC_ALIGN
0	3802	ADDI7004#2	CYNC_CW_EN
0	3803	ADDI7004#2	AFE_UPDT_SCK
0	3804	ADDI7004#2	AFE_UPDT_SCK
0	3805	ADDI7004#2	MISC_UPDT_SCK
0	3806	ADDI7004#2	CLPOB_UPDT_SCK
0	3807	ADDI7004#2	TGCORE_UPDT_SCK
0	3808	ADDI7004#2	LVDS_UPDT_SCK
0	3809	ADDI7004#2	LVDS_UPDT_SCK
0	3810	ADDI7004#2	LVDS_UPDT_SCK
0	3811	ADDI7004#2	reserved
0	3812	ADDI7004#2	reserved
0	3813	ADDI7004#2	reserved
0	3814	ADDI7004#2	reserved
0	3815	ADDI7004#2	reserved
0	3816	ADDI7004#2	reserved
0	3817	ADDI7004#2	reserved
0	3818	ADDI7004#2	reserved
0	3819	ADDI7004#2	reserved
0	3820	ADDI7004#3	standbyA
0	3821	ADDI7004#3	standbyB
0	3822	ADDI7004#3	standbyC
0	3823	ADDI7004#3	standbyD
0	3824	ADDI7004#3	RefBuf_Pdn_A
0	3825	ADDI7004#3	RefBuf_Pdn_B
0	3826	ADDI7004#3	RefBuf_Pdn_C
0	3827	ADDI7004#3	RefBuf_Pdn_D
0	3828	ADDI7004#3	ClampEnable
0	3829	ADDI7004#3	ClampSpeed
0	3830	ADDI7004#3	FastUpdate
0	3831	ADDI7004#3	ExtCLPOB
0	3832	ADDI7004#3	PBLK_Lvl
0	3833	ADDI7004#3	PBLKPat
0	3834	ADDI7004#3	DC_Bypass
0	3835	ADDI7004#3	ExtPBLK
0	3836	ADDI7004#3	ExtSHPD
0	3837	ADDI7004#3	PolSHP
0	3838	ADDI7004#3	PolSHD
0	3839	ADDI7004#3	MonitorIntCLK
0	3840	ADDI7004#3	Pol_VD
0	3841	ADDI7004#3	Pol_HD
0	3842	ADDI7004#3	SampMode
0	3843	ADDI7004#3	CDSGain A
0	3844	ADDI7004#3	CDSGain B
0	3845	ADDI7004#3	CDSGain C
0	3846	ADDI7004#3	CDSGain D
0	3847	ADDI7004#3	VGAGain A
0	3848	ADDI7004#3	VGAGain B
0	3849	ADDI7004#3	VGAGain C
0	3850	ADDI7004#3	VGAGain D
0	3851	ADDI7004#3	ClampLevel A
0	3852	ADDI7004#3	ClampLevel B
0	3853	ADDI7004#3	ClampLevel C
0	3854	ADDI7004#3	ClampLevel D
0	3855	ADDI7004#3	CLI_Divide
0	3856	ADDI7004#3	DCRST_En_P
0	3857	ADDI7004#3	DCRST_En_N
0	3858	ADDI7004#3	DCRST_En A
0	3859	ADDI7004#3	DCRST_En B
0	3860	ADDI7004#3	DCRST_En C
0	3861	ADDI7004#3	DCRST_En D
0	3862	ADDI7004#3	SW_Reset
0	3863	ADDI7004#3	Out_Control
0	3864	ADDI7004#3	TGCore_RSTB
0	3865	ADDI7004#3	CLI_Bias
0	3866	ADDI7004#3	ReadBack
0	3867	ADDI7004#3	VDUpdate
0	3868	ADDI7004#3	PreventUpdate
0	3869	ADDI7004#3	RCP0
0	3870	ADDI7004#3	RCP1
0	3871	ADDI7004#3	RCP2
0	3872	ADDI7004#3	RCP3
0	3873	ADDI7004#3	RCP4
0	3874	ADDI7004#3	RCP5
0	3875	ADDI7004#3	RCP6
0	3876	ADDI7004#3	CLPOB_TOG1_RCP0
0	3877	ADDI7004#3	CLPOB_TOG2_RCP0
0	3878	ADDI7004#3	CLPOB_TOG1_RCP1
0	3879	ADDI7004#3	CLPOB_TOG2_RCP1
0	3880	ADDI7004#3	CLPOB_TOG1_RCP2
0	3881	ADDI7004#3	CLPOB_TOG2_RCP2
0	3882	ADDI7004#3	CLPOB_TOG1_RCP3
0	3883	ADDI7004#3	CLPOB_TOG2_RCP3
0	3884	ADDI7004#3	CLPOB_TOG1_RCP4
0	3885	ADDI7004#3	CLPOB_TOG2_RCP4
0	3886	ADDI7004#3	CLPOB_TOG1_RCP5
0	3887	ADDI7004#3	CLPOB_TOG2_RCP5
0	3888	ADDI7004#3	CLPOB_TOG1_RCP6
0	3889	ADDI7004#3	CLPOB_TOG2_RCP6
0	3890	ADDI7004#3	CLPOB_TOG1_RCP7
0	3891	ADDI7004#3	CLPOB_TOG2_RCP7
0	3892	ADDI7004#3	TC_RCP 0
0	3893	ADDI7004#3	TC_RCP 1
0	3894	ADDI7004#3	TC_RCP 2
0	3895	ADDI7004#3	TC_RCP 3
0	3896	ADDI7004#3	TC_RCP 4
0	3897	ADDI7004#3	TC_RCP 5
0	3898	ADDI7004#3	TC_RCP 6
0	3899	ADDI7004#3	TC_RCP 7
0	3900	ADDI7004#3	PBLKMASK_START1
0	3901	ADDI7004#3	PBLKMASK_END1
0	3902	ADDI7004#3	PBLKMASK_START2
0	3903	ADDI7004#3	PBLKMASK_END2
0	3904	ADDI7004#3	PBLKMASK_START3
0	3905	ADDI7004#3	PBLKMASK_END3
0	3906	ADDI7004#3	PBLK0_TOG1
0	3907	ADDI7004#3	PBLK0_TOG2
0	3908	ADDI7004#3	PBLK1_TOG1
0	3909	ADDI7004#3	PBLK1_TOG2
0	3910	ADDI7004#3	INT_CLPOB_POL
0	3911	ADDI7004#3	INT_PBLK_POL
0	3912	ADDI7004#3	SHDLOC
0	3913	ADDI7004#3	SHPLOC
0	3914	ADDI7004#3	DOUTPHASEP
0	3915	ADDI7004#3	DOUTPHASEN
0	3916	ADDI7004#3	TCLK0_PDN
0	3917	ADDI7004#3	TCLK1_PDN
0	3918	ADDI7004#3	DOUT0_PDN
0	3919	ADDI7004#3	DOUT1_PDN
0	3920	ADDI7004#3	DOUT2_PDN
0	3921	ADDI7004#3	DOUT3_PDN
0	3922	ADDI7004#3	DOUT4_PDN
0	3923	ADDI7004#3	DOUT5_PDN
0	3924	ADDI7004#3	DOUT6_PDN
0	3925	ADDI7004#3	DOUT7_PDN
0	3926	ADDI7004#3	LVDS_Vdiff Sel _En
0	3927	ADDI7004#3	LVDS_Vdiff Sel
0	3928	ADDI7004#3	LVDS_VCM
0	3929	ADDI7004#3	TX_CTRL
0	3930	ADDI7004#3	TCLK_DEL
0	3931	ADDI7004#3	CLIP_ZS
0	3932	ADDI7004#3	CLIP_FS
0	3933	ADDI7004#3	LSB_ALIGN
0	3934	ADDI7004#3	ZEROMSB
0	3935	ADDI7004#3	NUM_SYNC_WORD
0	3936	ADDI7004#3	CTRL_WORD_EN
0	3937	ADDI7004#3	SYNC_WORD0
0	3938	ADDI7004#3	SYNC_WORD1
0	3939	ADDI7004#3	SYNC_WORD2
0	3940	ADDI7004#3	SYNC_WORD3
0	3941	ADDI7004#3	SYNC_WORD4
0	3942	ADDI7004#3	SYNC_WORD5
0	3943	ADDI7004#3	SYNC_WORD6
0	3944	ADDI7004#3	LVDS_TEST_EN_A
0	3945	ADDI7004#3	LVDS_TEST_TYPE_A
0	3946	ADDI7004#3	TEST_PATTERN A
0	3947	ADDI7004#3	LVDS_TEST_EN_B
0	3948	ADDI7004#3	LVDS_TEST_TYPE_B
0	3949	ADDI7004#3	TEST_PATTERN B
0	3950	ADDI7004#3	LVDS_TEST_EN_C
0	3951	ADDI7004#3	LVDS_TEST_TYPE_C
0	3952	ADDI7004#3	TEST_PATTERN C
0	3953	ADDI7004#3	LVDS_TEST_EN_D
0	3954	ADDI7004#3	LVDS_TEST_TYPE_D
0	3955	ADDI7004#3	TEST_PATTERN D
0	3956	ADDI7004#3	TCLK_PATTERN
0	3957	ADDI7004#3	TCLK_MODE
0	3958	ADDI7004#3	SYNC_RISING_EN
0	3959	ADDI7004#3	SYNC_FALLING_EN
0	3960	ADDI7004#3	SYNC_STARTLOC
0	3961	ADDI7004#3	SYNC_ALIGN
0	3962	ADDI7004#3	CYNC_CW_EN
0	3963	ADDI7004#3	AFE_UPDT_SCK
0	3964	ADDI7004#3	AFE_UPDT_SCK
0	3965	ADDI7004#3	MISC_UPDT_SCK
0	3966	ADDI7004#3	CLPOB_UPDT_SCK
0	3967	ADDI7004#3	TGCORE_UPDT_SCK
0	3968	ADDI7004#3	LVDS_UPDT_SCK
0	3969	ADDI7004#3	LVDS_UPDT_SCK
0	3970	ADDI7004#3	LVDS_UPDT_SCK
0	3971	ADDI7004#3	reserved
0	3972	ADDI7004#3	reserved
0	3973	ADDI7004#3	reserved
0	3974	ADDI7004#3	reserved
0	3975	ADDI7004#3	reserved
0	3976	ADDI7004#3	reserved
0	3977	ADDI7004#3	reserved
0	3978	ADDI7004#3	reserved
0	3979	ADDI7004#3	reserved
0	3980	ADDI7004#4	standbyA
0	3981	ADDI7004#4	standbyB
0	3982	ADDI7004#4	standbyC
0	3983	ADDI7004#4	standbyD
0	3984	ADDI7004#4	RefBuf_Pdn_A
0	3985	ADDI7004#4	RefBuf_Pdn_B
0	3986	ADDI7004#4	RefBuf_Pdn_C
0	3987	ADDI7004#4	RefBuf_Pdn_D
0	3988	ADDI7004#4	ClampEnable
0	3989	ADDI7004#4	ClampSpeed
0	3990	ADDI7004#4	FastUpdate
0	3991	ADDI7004#4	ExtCLPOB
0	3992	ADDI7004#4	PBLK_Lvl
0	3993	ADDI7004#4	PBLKPat
0	3994	ADDI7004#4	DC_Bypass
0	3995	ADDI7004#4	ExtPBLK
0	3996	ADDI7004#4	ExtSHPD
0	3997	ADDI7004#4	PolSHP
0	3998	ADDI7004#4	PolSHD
0	3999	ADDI7004#4	MonitorIntCLK
0	4000	ADDI7004#4	Pol_VD
0	4001	ADDI7004#4	Pol_HD
0	4002	ADDI7004#4	SampMode
0	4003	ADDI7004#4	CDSGain A
0	4004	ADDI7004#4	CDSGain B
0	4005	ADDI7004#4	CDSGain C
0	4006	ADDI7004#4	CDSGain D
0	4007	ADDI7004#4	VGAGain A
0	4008	ADDI7004#4	VGAGain B
0	4009	ADDI7004#4	VGAGain C
0	4010	ADDI7004#4	VGAGain D
0	4011	ADDI7004#4	ClampLevel A
0	4012	ADDI7004#4	ClampLevel B
0	4013	ADDI7004#4	ClampLevel C
0	4014	ADDI7004#4	ClampLevel D
0	4015	ADDI7004#4	CLI_Divide
0	4016	ADDI7004#4	DCRST_En_P
0	4017	ADDI7004#4	DCRST_En_N
0	4018	ADDI7004#4	DCRST_En A
0	4019	ADDI7004#4	DCRST_En B
0	4020	ADDI7004#4	DCRST_En C
0	4021	ADDI7004#4	DCRST_En D
0	4022	ADDI7004#4	SW_Reset
0	4023	ADDI7004#4	Out_Control
0	4024	ADDI7004#4	TGCore_RSTB
0	4025	ADDI7004#4	CLI_Bias
0	4026	ADDI7004#4	ReadBack
0	4027	ADDI7004#4	VDUpdate
0	4028	ADDI7004#4	PreventUpdate
0	4029	ADDI7004#4	RCP0
0	4030	ADDI7004#4	RCP1
0	4031	ADDI7004#4	RCP2
0	4032	ADDI7004#4	RCP3
0	4033	ADDI7004#4	RCP4
0	4034	ADDI7004#4	RCP5
0	4035	ADDI7004#4	RCP6
0	4036	ADDI7004#4	CLPOB_TOG1_RCP0
0	4037	ADDI7004#4	CLPOB_TOG2_RCP0
0	4038	ADDI7004#4	CLPOB_TOG1_RCP1
0	4039	ADDI7004#4	CLPOB_TOG2_RCP1
0	4040	ADDI7004#4	CLPOB_TOG1_RCP2
0	4041	ADDI7004#4	CLPOB_TOG2_RCP2
0	4042	ADDI7004#4	CLPOB_TOG1_RCP3
0	4043	ADDI7004#4	CLPOB_TOG2_RCP3
0	4044	ADDI7004#4	CLPOB_TOG1_RCP4
0	4045	ADDI7004#4	CLPOB_TOG2_RCP4
0	4046	ADDI7004#4	CLPOB_TOG1_RCP5
0	4047	ADDI7004#4	CLPOB_TOG2_RCP5
0	4048	ADDI7004#4	CLPOB_TOG1_RCP6
0	4049	ADDI7004#4	CLPOB_TOG2_RCP6
0	4050	ADDI7004#4	CLPOB_TOG1_RCP7
0	4051	ADDI7004#4	CLPOB_TOG2_RCP7
0	4052	ADDI7004#4	TC_RCP 0
0	4053	ADDI7004#4	TC_RCP 1
0	4054	ADDI7004#4	TC_RCP 2
0	4055	ADDI7004#4	TC_RCP 3
0	4056	ADDI7004#4	TC_RCP 4
0	4057	ADDI7004#4	TC_RCP 5
0	4058	ADDI7004#4	TC_RCP 6
0	4059	ADDI7004#4	TC_RCP 7
0	4060	ADDI7004#4	PBLKMASK_START1
0	4061	ADDI7004#4	PBLKMASK_END1
0	4062	ADDI7004#4	PBLKMASK_START2
0	4063	ADDI7004#4	PBLKMASK_END2
0	4064	ADDI7004#4	PBLKMASK_START3
0	4065	ADDI7004#4	PBLKMASK_END3
0	4066	ADDI7004#4	PBLK0_TOG1
0	4067	ADDI7004#4	PBLK0_TOG2
0	4068	ADDI7004#4	PBLK1_TOG1
0	4069	ADDI7004#4	PBLK1_TOG2
0	4070	ADDI7004#4	INT_CLPOB_POL
0	4071	ADDI7004#4	INT_PBLK_POL
0	4072	ADDI7004#4	SHDLOC
0	4073	ADDI7004#4	SHPLOC
0	4074	ADDI7004#4	DOUTPHASEP
0	4075	ADDI7004#4	DOUTPHASEN
0	4076	ADDI7004#4	TCLK0_PDN
0	4077	ADDI7004#4	TCLK1_PDN
0	4078	ADDI7004#4	DOUT0_PDN
0	4079	ADDI7004#4	DOUT1_PDN
0	4080	ADDI7004#4	DOUT2_PDN
0	4081	ADDI7004#4	DOUT3_PDN
0	4082	ADDI7004#4	DOUT4_PDN
0	4083	ADDI7004#4	DOUT5_PDN
0	4084	ADDI7004#4	DOUT6_PDN
0	4085	ADDI7004#4	DOUT7_PDN
0	4086	ADDI7004#4	LVDS_Vdiff Sel _En
0	4087	ADDI7004#4	LVDS_Vdiff Sel
0	4088	ADDI7004#4	LVDS_VCM
0	4089	ADDI7004#4	TX_CTRL
0	4090	ADDI7004#4	TCLK_DEL
0	4091	ADDI7004#4	CLIP_ZS
0	4092	ADDI7004#4	CLIP_FS
0	4093	ADDI7004#4	LSB_ALIGN
0	4094	ADDI7004#4	ZEROMSB
0	4095	ADDI7004#4	NUM_SYNC_WORD
0	4096	ADDI7004#4	CTRL_WORD_EN
0	4097	ADDI7004#4	SYNC_WORD0
0	4098	ADDI7004#4	SYNC_WORD1
0	4099	ADDI7004#4	SYNC_WORD2
0	4100	ADDI7004#4	SYNC_WORD3
0	4101	ADDI7004#4	SYNC_WORD4
0	4102	ADDI7004#4	SYNC_WORD5
0	4103	ADDI7004#4	SYNC_WORD6
0	4104	ADDI7004#4	LVDS_TEST_EN_A
0	4105	ADDI7004#4	LVDS_TEST_TYPE_A
0	4106	ADDI7004#4	TEST_PATTERN A
0	4107	ADDI7004#4	LVDS_TEST_EN_B
0	4108	ADDI7004#4	LVDS_TEST_TYPE_B
0	4109	ADDI7004#4	TEST_PATTERN B
0	4110	ADDI7004#4	LVDS_TEST_EN_C
0	4111	ADDI7004#4	LVDS_TEST_TYPE_C
0	4112	ADDI7004#4	TEST_PATTERN C
0	4113	ADDI7004#4	LVDS_TEST_EN_D
0	4114	ADDI7004#4	LVDS_TEST_TYPE_D
0	4115	ADDI7004#4	TEST_PATTERN D
0	4116	ADDI7004#4	TCLK_PATTERN
0	4117	ADDI7004#4	TCLK_MODE
0	4118	ADDI7004#4	SYNC_RISING_EN
0	4119	ADDI7004#4	SYNC_FALLING_EN
0	4120	ADDI7004#4	SYNC_STARTLOC
0	4121	ADDI7004#4	SYNC_ALIGN
0	4122	ADDI7004#4	CYNC_CW_EN
0	4123	ADDI7004#4	AFE_UPDT_SCK
0	4124	ADDI7004#4	AFE_UPDT_SCK
0	4125	ADDI7004#4	MISC_UPDT_SCK
0	4126	ADDI7004#4	CLPOB_UPDT_SCK
0	4127	ADDI7004#4	TGCORE_UPDT_SCK
0	4128	ADDI7004#4	LVDS_UPDT_SCK
0	4129	ADDI7004#4	LVDS_UPDT_SCK
0	4130	ADDI7004#4	LVDS_UPDT_SCK
0	4131	ADDI7004#4	reserved
0	4132	ADDI7004#4	reserved
0	4133	ADDI7004#4	reserved
0	4134	ADDI7004#4	reserved
0	4135	ADDI7004#4	reserved
0	4136	ADDI7004#4	reserved
0	4137	ADDI7004#4	reserved
0	4138	ADDI7004#4	reserved
0	4139	ADDI7004#4	reserved
