// Seed: 2039278721
module module_0;
  logic [7:0] id_2 = id_1;
  id_3(
      .id_0(),
      .id_1(!1),
      .id_2(id_1),
      .id_3(id_1[1]),
      .id_4(id_2),
      .id_5(1),
      .id_6(~-1 - 1),
      .id_7(1)
  );
  wire id_4;
  assign module_1.type_5 = 0;
  id_5(
      id_3
  );
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1
);
  module_0 modCall_1 ();
  always id_3 <= -1;
endmodule
