WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1255586 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1255586 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 15742314 heartbeat IPC: 0.6352 cumulative IPC: 0.3451 (Simulation time: 00 hr 01 min 19 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 14486730 cumulative IPC: 0.3451 (Simulation time: 00 hr 01 min 19 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 14486730 cumulative IPC: 0.3451 (Simulation time: 00 hr 01 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3451 instructions: 5000003 cycles: 14486730
CPU 0 Branch Prediction Accuracy: 96.67% MPKI: 7.966 Average ROB Occupancy at Mispredict: 75.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.0262
BRANCH_CONDITIONAL: 7.88
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0348
BRANCH_RETURN: 0.0212

LLC TOTAL        ACCESS:     188235 HIT:      83507 MISS:     104728
LLC LOAD         ACCESS:     105888 HIT:      26283 MISS:      79605
LLC RFO          ACCESS:      14419 HIT:       1488 MISS:      12931
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      51084 HIT:      51034 MISS:         50
LLC TRANSLATION  ACCESS:      16844 HIT:       4702 MISS:      12142
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 467.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1435749 HIT:    1293662 MISS:     142087
cpu0_DTLB LOAD         ACCESS:    1435749 HIT:    1293662 MISS:     142087
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 54.65 cycles
cpu0_ITLB TOTAL        ACCESS:     217289 HIT:     217024 MISS:        265
cpu0_ITLB LOAD         ACCESS:     217289 HIT:     217024 MISS:        265
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 56.97 cycles
cpu0_L1D TOTAL        ACCESS:    1818939 HIT:    1487395 MISS:     331544
cpu0_L1D LOAD         ACCESS:     925624 HIT:     719540 MISS:     206084
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     866239 HIT:     765222 MISS:     101017
cpu0_L1D TRANSLATION  ACCESS:      27076 HIT:       2633 MISS:      24443
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 155.7 cycles
cpu0_L1I TOTAL        ACCESS:     235941 HIT:     235572 MISS:        369
cpu0_L1I LOAD         ACCESS:     235941 HIT:     235572 MISS:        369
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 92.27 cycles
cpu0_L2C TOTAL        ACCESS:     218929 HIT:      81512 MISS:     137417
cpu0_L2C LOAD         ACCESS:     120528 HIT:      14640 MISS:     105888
cpu0_L2C RFO          ACCESS:      16228 HIT:       1809 MISS:      14419
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      57806 HIT:      57540 MISS:        266
cpu0_L2C TRANSLATION  ACCESS:      24367 HIT:       7523 MISS:      16844
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 377.3 cycles
cpu0_STLB TOTAL        ACCESS:      90567 HIT:      64622 MISS:      25945
cpu0_STLB LOAD         ACCESS:      90567 HIT:      64622 MISS:      25945
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 305.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14538
  ROW_BUFFER_MISS:      90042
 AVG DBUS CONGESTED CYCLE: 3.945
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        116
  FULL:      42388
