{:input (genetic.mutation/change-names-remove-clause 1538365163 (genetic.mutation/change-constant-value 1719792731 (genetic.mutation/change-constant-value 1434776501 (genetic.mutation/change-constant-value 553285304 (genetic.mutation/change-constant-value 1999457424 (genetic.mutation/change-constant-value 1604116307 (genetic.mutation/change-constant-value 323011997 (genetic.mutation/change-constant-value 2048927328 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_6, wire1_6, wire2_7);\n  wire \\:missing_edge ;\n  input wire0_6;\n  wire wire0_6;\n  input wire1_6;\n  wire wire1_6;\n  output wire2_7;\n  wire wire2_7;\n  wire wire3;\n  wire wire4;\n  wire wire5;\n  wire wire6_7;\n  assign wire6_7 = 4'h6 >> { wire0_6, wire1_6 };\n  assign wire2_7 = 2'hx >> wire6_7;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/1974D41F.v:3.1-21.10\" *)\nmodule postsynth(wire0_6, wire1_6, wire2_7);\n  (* src = \"/tmp/fuzzmount6020635C/1974D41F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/1974D41F.v:5.9-5.16\" *)\n  input wire0_6;\n  wire wire0_6;\n  (* src = \"/tmp/fuzzmount6020635C/1974D41F.v:7.9-7.16\" *)\n  input wire1_6;\n  wire wire1_6;\n  (* src = \"/tmp/fuzzmount6020635C/1974D41F.v:9.10-9.17\" *)\n  output wire2_7;\n  wire wire2_7;\n  (* src = \"/tmp/fuzzmount6020635C/1974D41F.v:11.8-11.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount6020635C/1974D41F.v:12.8-12.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount6020635C/1974D41F.v:13.8-13.13\" *)\n  wire wire5;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_7 = 1'hx;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 13:13:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij/src/top.v'.\nSBY 13:13:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] Copy '/tmp/fuzzmount6020635C/1974D41F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij/src/1974D41F.v'.\nSBY 13:13:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] Copy '/tmp/fuzzmount6020635C/1974D41F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij/src/1974D41F.post.v'.\nSBY 13:13:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] engine_0: abc pdr\nSBY 13:13:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:13:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] base: /tmp/fuzzmount6020635C/top.v:8: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:13:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] base: finished (returncode=0)\nSBY 13:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:13:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] aig: finished (returncode=0)\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] engine_0: Warning: The network has no constraints.\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] engine_0: finished (returncode=0)\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] engine_0: Status returned by engine: FAIL\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij'.\nSBY 13:13:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl5mlqnij] DONE (FAIL, rc=2)\n", :err ""}}}