Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul  1 20:14:58 2021
| Host         : DESKTOP-2N1UFQC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_Complex_control_sets_placed.rpt
| Design       : CPU_Complex
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG | cpu/cu/control_word_reg[16]_3[0] | reset_IBUF       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                  | reset_IBUF       |                3 |              6 |         2.00 |
| ~clk_IBUF_BUFG | cpu/cu/E[1]                      | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cpu/cu/E[0]                      | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cpu/cu/control_word_reg[15]_1[0] | reset_IBUF       |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | cpu/cu/control_word_reg[15]_1[1] | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cpu/cu/control_word_reg[15]_2[0] | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | cpu/cu/control_word_reg[9]_0[0]  | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | cpu/cu/control_word_reg[15]_2[1] | reset_IBUF       |                6 |              8 |         1.33 |
| ~clk_IBUF_BUFG | cpu/cu/control_word_reg[9]_0[1]  | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cpu/ir/E[0]                      | reset_IBUF       |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | cpu/ir/E[1]                      | reset_IBUF       |                7 |              8 |         1.14 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[0]             | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[1]             | reset_IBUF       |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[6]             | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[5]             | reset_IBUF       |                5 |              8 |         1.60 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[3]             | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[4]             | reset_IBUF       |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[2]             | reset_IBUF       |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | cpu/ir/gpr_regsel[7]             | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                  |                  |                6 |             19 |         3.17 |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+


