Fitter report for Module5_Sample_HW
Wed Apr 20 21:10:01 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Apr 20 21:10:01 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Module5_Sample_HW                           ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,941 / 41,910 ( 9 % )                      ;
; Total registers                 ; 5739                                        ;
; Total pins                      ; 209 / 314 ( 67 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,094,400 / 5,662,720 ( 19 % )              ;
; Total RAM Blocks                ; 141 / 553 ( 25 % )                          ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.49        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processor 3            ;   4.5%      ;
;     Processor 4            ;   4.3%      ;
;     Processor 5            ;   3.2%      ;
;     Processor 6            ;   3.2%      ;
;     Processor 7            ;   3.1%      ;
;     Processor 8            ;   3.1%      ;
;     Processor 9            ;   2.8%      ;
;     Processor 10           ;   2.8%      ;
;     Processor 11           ;   2.8%      ;
;     Processor 12           ;   2.8%      ;
;     Processor 13           ;   2.8%      ;
;     Processor 14           ;   2.8%      ;
;     Processor 15           ;   2.8%      ;
;     Processor 16           ;   2.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                 ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                          ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                           ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                             ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                           ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                          ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                           ; CLKOUT                   ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[15]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; counter[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; counter[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                                                            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                                                                                                                            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_button_pio:button_pio|irq_mask[0]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_button_pio:button_pio|irq_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resetreq_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resetreq_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resettaken_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resettaken_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_resettaken_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_resettaken_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[28]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[1]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[4]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[8]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[12]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[3]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|cr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|prer[9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|prer[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:mpu_int|edge_capture                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:mpu_int|edge_capture~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_int_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_int_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:water_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:water_i2c_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:water_i2c_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:water_i2c_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|D_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|D_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|F_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|F_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_align_cycle[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte2_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte3_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|i_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|sr[36] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|sr[36]~DUPLICATE ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]~DUPLICATE                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug|monitor_error                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug|monitor_error~DUPLICATE                                                                                                              ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[4]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                                       ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[24]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[28]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[31]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                                   ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|waitrequest                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|write                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[5]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[13]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[17]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[20]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[24]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[26]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[27]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[28]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[30]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[31]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_h_register[8]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_h_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_h_register[9]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_h_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_h_register[10]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_h_register[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_l_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                              ; Ignored Value ; Ignored Source             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                               ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                                        ; DIRECT        ; QSF Assignment             ;
; PLL Compensation Mode                                     ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer            ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer            ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer            ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer            ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]              ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]              ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]              ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]              ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                          ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                                     ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top                                         ;              ; u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; top                                         ;              ; u0|hps_0|hps_io|border|hps_sdram_inst                                                                   ; ON            ; QSF Assignment             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12283 ) ; 0.00 % ( 0 / 12283 )       ; 0.00 % ( 0 / 12283 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12283 ) ; 0.00 % ( 0 / 12283 )       ; 0.00 % ( 0 / 12283 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                          ;
+------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                                   ;
; sld_hub:auto_hub                               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                                  ;
; top_qsys_hps_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst                 ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                                    ;
+------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                     ;
+------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                            ; 0.00 % ( 0 / 11110 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                               ; 0.00 % ( 0 / 316 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; top_qsys_hps_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 826 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst                 ; 0.00 % ( 0 / 31 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/kedic/Desktop/em023_mucilage/output_files/Module5_Sample_HW.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,941 / 41,910        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 3,941                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,527 / 41,910        ; 11 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,318                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,991                 ;       ;
;         [c] ALMs used for registers                         ; 1,218                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 623 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 37 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 11                    ;       ;
;         [c] Due to LAB input limits                         ; 26                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 635 / 4,191           ; 15 %  ;
;     -- Logic LABs                                           ; 635                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,637                 ;       ;
;     -- 7 input functions                                    ; 78                    ;       ;
;     -- 6 input functions                                    ; 1,066                 ;       ;
;     -- 5 input functions                                    ; 971                   ;       ;
;     -- 4 input functions                                    ; 1,399                 ;       ;
;     -- <=3 input functions                                  ; 2,123                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,675                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,513                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,072 / 83,820        ; 6 %   ;
;         -- Secondary logic registers                        ; 441 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,136                 ;       ;
;         -- Routing optimization registers                   ; 377                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 209 / 314             ; 67 %  ;
;     -- Clock pins                                           ; 7 / 8                 ; 88 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 141 / 553             ; 25 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,094,400 / 5,662,720 ; 19 %  ;
; Total block memory implementation bits                      ; 1,443,840 / 5,662,720 ; 25 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 4.9% / 4.8% / 5.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 30.1% / 30.2% / 29.8% ;       ;
; Maximum fan-out                                             ; 4709                  ;       ;
; Highest non-global fan-out                                  ; 1224                  ;       ;
; Total fan-out                                               ; 51958                 ;       ;
; Average fan-out                                             ; 3.68                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+-----------------------+------------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; top_qsys_hps_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+------------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3821 / 41910 ( 9 % )  ; 120 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                              ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3821                  ; 120                   ; 0                                              ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4391 / 41910 ( 10 % ) ; 136 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                              ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1278                  ; 40                    ; 0                                              ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1913                  ; 78                    ; 0                                              ; 0                              ;
;         [c] ALMs used for registers                         ; 1200                  ; 18                    ; 0                                              ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 607 / 41910 ( 1 % )   ; 16 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                              ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 37 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )                              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 11                    ; 0                     ; 0                                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 26                    ; 0                     ; 0                                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                                              ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                                            ; Low                            ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Total LABs:  partially or completely used                   ; 619 / 4191 ( 15 % )   ; 25 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )                               ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 619                   ; 25                    ; 0                                              ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                                              ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Combinational ALUT usage for logic                          ; 5437                  ; 200                   ; 0                                              ; 0                              ;
;     -- 7 input functions                                    ; 73                    ; 5                     ; 0                                              ; 0                              ;
;     -- 6 input functions                                    ; 1021                  ; 45                    ; 0                                              ; 0                              ;
;     -- 5 input functions                                    ; 939                   ; 32                    ; 0                                              ; 0                              ;
;     -- 4 input functions                                    ; 1376                  ; 23                    ; 0                                              ; 0                              ;
;     -- <=3 input functions                                  ; 2028                  ; 95                    ; 0                                              ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1660                  ; 15                    ; 0                                              ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                                              ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                                              ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                                ;                                ;
;         -- Primary logic registers                          ; 4956 / 83820 ( 6 % )  ; 116 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                              ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 430 / 83820 ( < 1 % ) ; 11 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )                              ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                                ;                                ;
;         -- Design implementation registers                  ; 5020                  ; 116                   ; 0                                              ; 0                              ;
;         -- Routing optimization registers                   ; 366                   ; 11                    ; 0                                              ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                                              ; 0                              ;
; I/O pins                                                    ; 133                   ; 0                     ; 71                                             ; 5                              ;
; I/O registers                                               ; 50                    ; 0                     ; 176                                            ; 0                              ;
; Total block memory bits                                     ; 1094400               ; 0                     ; 0                                              ; 0                              ;
; Total block memory implementation bits                      ; 1443840               ; 0                     ; 0                                              ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 141 / 553 ( 25 % )    ; 0 / 553 ( 0 % )       ; 0 / 553 ( 0 % )                                ; 0 / 553 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                 ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                                ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                 ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                            ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                              ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                               ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                                 ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                             ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                              ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                                ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                                ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                              ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                               ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                 ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                                 ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                 ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                 ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                 ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                  ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                               ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                ; 0 / 1 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Connections                                                 ;                       ;                       ;                                                ;                                ;
;     -- Input Connections                                    ; 7436                  ; 225                   ; 76                                             ; 531                            ;
;     -- Registered Input Connections                         ; 5568                  ; 135                   ; 0                                              ; 0                              ;
;     -- Output Connections                                   ; 608                   ; 930                   ; 101                                            ; 6629                           ;
;     -- Registered Output Connections                        ; 156                   ; 925                   ; 0                                              ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Internal Connections                                        ;                       ;                       ;                                                ;                                ;
;     -- Total Connections                                    ; 51271                 ; 2183                  ; 5203                                           ; 7192                           ;
;     -- Registered Connections                               ; 27600                 ; 1739                  ; 100                                            ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; External Connections                                        ;                       ;                       ;                                                ;                                ;
;     -- Top                                                  ; 50                    ; 968                   ; 49                                             ; 6977                           ;
;     -- sld_hub:auto_hub                                     ; 968                   ; 4                     ; 0                                              ; 183                            ;
;     -- top_qsys_hps_system_hps_0_hps_io_border:border       ; 49                    ; 0                     ; 128                                            ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 6977                  ; 183                   ; 0                                              ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Partition Interface                                         ;                       ;                       ;                                                ;                                ;
;     -- Input Ports                                          ; 159                   ; 174                   ; 12                                             ; 539                            ;
;     -- Output Ports                                         ; 112                   ; 191                   ; 44                                             ; 464                            ;
;     -- Bidir Ports                                          ; 89                    ; 0                     ; 64                                             ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Registered Ports                                            ;                       ;                       ;                                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 0                                              ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 125                   ; 0                                              ; 0                              ;
;                                                             ;                       ;                       ;                                                ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 19                    ; 0                                              ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 36                    ; 0                                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                                              ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 138                   ; 0                                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 143                   ; 0                                              ; 42                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 128                   ; 0                                              ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; BT_UART_RX          ; C12   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50        ; V11   ; 3B       ; 32           ; 0            ; 0            ; 4709                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50        ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50        ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT         ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; LSENSOR_INT         ; V12   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MPU_INT             ; W12   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; RH_TEMP_DRDY_n      ; D8    ; 8A       ; 38           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; W21   ; 5B       ; 89           ; 23           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; W20   ; 5B       ; 89           ; 23           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; UART2USB_CTS        ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; UART2USB_RX         ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; WIFI_UART0_CTS      ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; WIFI_UART0_RX       ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; WIFI_UART1_RX       ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; BT_UART_TX          ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK         ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE          ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]        ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]       ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]       ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]       ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]       ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]       ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]       ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]       ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]       ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]       ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]       ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]        ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]       ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]       ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]       ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]       ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]        ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]        ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]        ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]        ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]        ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]        ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]        ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]        ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS          ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS          ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MPU_CS_n            ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MPU_FSYNC           ; AF7   ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART2USB_RTS        ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART2USB_TX         ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_EN             ; AD5   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_RST_n          ; E8    ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_UART0_RTS      ; AC22  ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_UART0_TX       ; AE24  ; 4A       ; 82           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; water_cs_pin        ; AH8   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                                        ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO_14     ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                   ;
; ARDUINO_IO_15     ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                         ;
; BT_KEY            ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HDMI_I2C_SCL      ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HDMI_I2C_SDA      ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HDMI_I2S          ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HDMI_LRCLK        ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HDMI_MCLK         ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HDMI_SCLK         ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HPS_CONV_USB_N    ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK     ; C18   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT     ; A19   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SCLK     ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; HPS_KEY           ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; C16   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; LSENSOR_SCL       ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                         ;
; LSENSOR_SDA       ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                         ;
; MPU_AD0_SDO       ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; MPU_SCL_SCLK      ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                           ;
; MPU_SDA_SDI       ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                           ;
; RH_TEMP_I2C_SCL   ; D11   ; 8A       ; 32           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                             ;
; RH_TEMP_I2C_SDA   ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                       ;
; TMD_D[0]          ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; TMD_D[1]          ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; TMD_D[2]          ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; TMD_D[3]          ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; TMD_D[4]          ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; TMD_D[5]          ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; TMD_D[6]          ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; TMD_D[7]          ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 12 / 16 ( 75 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 31 / 32 ( 97 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 21 / 68 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 12 / 16 ( 75 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 13 / 19 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 6 / 6 ( 100 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; TMD_D[4]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; TMD_D[5]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; MPU_CS_n                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; TMD_D[6]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; UART2USB_CTS                    ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; TMD_D[1]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; TMD_D[0]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; WIFI_UART0_RTS                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; WIFI_UART0_CTS                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; WIFI_EN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; BT_UART_TX                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; UART2USB_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; WIFI_UART0_RX                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; MPU_SDA_SDI                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; WIFI_UART1_RX                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; WIFI_UART0_TX                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; BT_KEY                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; MPU_FSYNC                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO_15                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; MPU_SCL_SCLK                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; LSENSOR_SDA                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; water_cs_pin                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO_14                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RH_TEMP_I2C_SDA                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; LSENSOR_SCL                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; BT_UART_RX                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RH_TEMP_DRDY_n                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RH_TEMP_I2C_SCL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; UART2USB_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; WIFI_RST_n                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; LSENSOR_INT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; MPU_INT                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; MPU_AD0_SDO                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; TMD_D[7]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; TMD_D[3]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; TMD_D[2]                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; UART2USB_RTS                    ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; LED[0]              ; Missing drive strength and slew rate ;
; LED[1]              ; Missing drive strength and slew rate ;
; LED[2]              ; Missing drive strength and slew rate ;
; LED[3]              ; Missing drive strength and slew rate ;
; LED[4]              ; Missing drive strength and slew rate ;
; LED[5]              ; Missing drive strength and slew rate ;
; LED[6]              ; Missing drive strength and slew rate ;
; LED[7]              ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK         ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]       ; Missing drive strength and slew rate ;
; HDMI_TX_DE          ; Missing drive strength and slew rate ;
; HDMI_TX_HS          ; Missing drive strength and slew rate ;
; HDMI_TX_VS          ; Missing drive strength and slew rate ;
; MPU_CS_n            ; Missing drive strength and slew rate ;
; MPU_FSYNC           ; Missing drive strength and slew rate ;
; BT_UART_TX          ; Missing drive strength and slew rate ;
; UART2USB_RTS        ; Missing drive strength and slew rate ;
; UART2USB_TX         ; Missing drive strength and slew rate ;
; WIFI_EN             ; Missing drive strength and slew rate ;
; WIFI_RST_n          ; Missing drive strength and slew rate ;
; WIFI_UART0_RTS      ; Missing drive strength and slew rate ;
; WIFI_UART0_TX       ; Missing drive strength and slew rate ;
; water_cs_pin        ; Missing drive strength and slew rate ;
; LSENSOR_SCL         ; Missing drive strength and slew rate ;
; LSENSOR_SDA         ; Missing drive strength and slew rate ;
; RH_TEMP_I2C_SCL     ; Missing drive strength and slew rate ;
; RH_TEMP_I2C_SDA     ; Missing drive strength and slew rate ;
; MPU_SCL_SCLK        ; Missing drive strength and slew rate ;
; MPU_SDA_SDI         ; Missing drive strength and slew rate ;
; ARDUINO_IO_14       ; Missing drive strength and slew rate ;
; ARDUINO_IO_15       ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL        ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA        ; Missing drive strength and slew rate ;
; HDMI_I2S            ; Missing drive strength and slew rate ;
; HDMI_LRCLK          ; Missing drive strength and slew rate ;
; HDMI_MCLK           ; Missing drive strength and slew rate ;
; HDMI_SCLK           ; Missing drive strength and slew rate ;
; BT_KEY              ; Missing drive strength and slew rate ;
; TMD_D[0]            ; Missing drive strength and slew rate ;
; TMD_D[1]            ; Missing drive strength and slew rate ;
; TMD_D[2]            ; Missing drive strength and slew rate ;
; TMD_D[3]            ; Missing drive strength and slew rate ;
; TMD_D[4]            ; Missing drive strength and slew rate ;
; TMD_D[5]            ; Missing drive strength and slew rate ;
; TMD_D[6]            ; Missing drive strength and slew rate ;
; TMD_D[7]            ; Missing drive strength and slew rate ;
; MPU_AD0_SDO         ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                               ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                                ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
; |top                                                                                                                                     ; 3941.0 (19.3)        ; 4526.5 (19.5)                    ; 621.5 (0.2)                                       ; 36.0 (0.0)                       ; 0.0 (0.0)            ; 5637 (34)           ; 5513 (29)                 ; 226 (226)     ; 1094400           ; 141   ; 0          ; 209  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; top                                                        ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                               ; 2.5 (2.5)            ; 3.8 (3.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_edge_detector                                       ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                              ; 8.0 (8.0)            ; 18.0 (18.0)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_edge_detector                                       ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                               ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_edge_detector                                       ; work         ;
;    |debounce:debounce_inst|                                                                                                              ; 23.8 (23.8)          ; 24.8 (24.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; debounce                                                   ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                            ; 14.5 (0.0)           ; 22.8 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hps_reset                                                  ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                        ; 14.5 (0.0)           ; 22.8 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altsource_probe                                            ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                                ; 14.5 (0.8)           ; 22.8 (1.0)                       ; 8.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                                                                                                                                                          ; altsource_probe_body                                       ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                   ; 13.7 (6.7)           ; 21.8 (13.3)                      ; 8.2 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 23 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                                                                                                                                                 ; altsource_probe_impl                                       ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                               ; 7.0 (7.0)            ; 8.5 (8.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                                                                                                                                                       ; sld_rom_sr                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                    ; 120.2 (0.5)          ; 136.0 (0.5)                      ; 16.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 200 (1)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|  ; 119.7 (0.0)          ; 135.5 (0.0)                      ; 16.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                            ; 119.7 (0.0)          ; 135.5 (0.0)                      ; 16.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                        ; alt_sld_fab                                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                        ; 119.7 (2.8)          ; 135.5 (4.3)                      ; 16.0 (1.5)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 199 (1)             ; 127 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                             ; 116.8 (0.0)          ; 131.2 (0.0)                      ; 14.5 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                         ; 116.8 (88.4)         ; 131.2 (99.3)                     ; 14.5 (11.1)                                       ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 198 (150)           ; 117 (86)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                           ; sld_jtag_hub                                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                           ; 17.9 (17.9)          ; 18.5 (18.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                   ; sld_rom_sr                                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                         ; 10.6 (10.6)          ; 13.3 (13.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                 ; sld_shadow_jsm                                             ; altera_sld   ;
;    |top_qsys:u0|                                                                                                                         ; 3750.7 (0.0)         ; 4299.2 (0.0)                     ; 584.3 (0.0)                                       ; 35.8 (0.0)                       ; 0.0 (0.0)            ; 5313 (0)            ; 5255 (0)                  ; 0 (0)         ; 1094400           ; 141   ; 0          ; 0    ; 0            ; |top|top_qsys:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; top_qsys                                                   ; top_qsys     ;
;       |top_qsys_hps_system:hps_system|                                                                                                   ; 2419.7 (0.0)         ; 2755.7 (0.0)                     ; 360.5 (0.0)                                       ; 24.5 (0.0)                       ; 0.0 (0.0)            ; 3223 (0)            ; 3333 (0)                  ; 0 (0)         ; 1792              ; 4     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; top_qsys_hps_system                                        ; top_qsys     ;
;          |altera_avalon_mm_bridge:mm_bridge_0|                                                                                           ; 42.0 (42.0)          ; 61.0 (61.0)                      ; 19.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_mm_bridge                                    ; top_qsys     ;
;          |altera_reset_controller:rst_controller|                                                                                        ; 0.0 (0.0)            ; 1.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                    ; top_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                 ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                  ; top_qsys     ;
;          |altera_reset_controller:rst_controller_001|                                                                                    ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                    ; top_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                  ; top_qsys     ;
;          |top_qsys_hps_system_button_pio:button_pio|                                                                                     ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_button_pio:button_pio                                                                                                                                                                                                                                                                                                                                                                                                                                       ; top_qsys_hps_system_button_pio                             ; top_qsys     ;
;          |top_qsys_hps_system_dipsw_pio:dipsw_pio|                                                                                       ; 10.8 (10.8)          ; 12.2 (12.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio                                                                                                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_hps_system_dipsw_pio                              ; top_qsys     ;
;          |top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|                                                                   ; 375.8 (0.0)          ; 438.4 (0.0)                      ; 62.9 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 577 (0)             ; 511 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master                                                                                                                                                                                                                                                                                                                                                                                                                     ; top_qsys_hps_system_f2sdram_only_master                    ; top_qsys     ;
;             |altera_avalon_packets_to_master:transacto|                                                                                  ; 144.0 (0.0)          ; 152.7 (0.0)                      ; 9.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 214 (0)             ; 168 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_packets_to_master                            ; top_qsys     ;
;                |packets_to_master:p2m|                                                                                                   ; 144.0 (144.0)        ; 152.7 (152.7)                    ; 9.0 (9.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 214 (214)           ; 168 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                     ; packets_to_master                                          ; top_qsys     ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                 ; 14.7 (14.7)          ; 15.0 (15.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;                |altsyncram:mem_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                 ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_g0n1                                            ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                      ; 9.8 (9.8)            ; 10.8 (10.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_bytes_to_packets                          ; top_qsys     ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                           ; 193.8 (0.0)          ; 244.3 (0.0)                      ; 50.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 297 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_jtag_interface                            ; top_qsys     ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                       ; 192.5 (0.0)          ; 243.7 (0.0)                      ; 51.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 294 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                  ; altera_jtag_dc_streaming                                   ; top_qsys     ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                          ; 12.6 (3.3)           ; 25.5 (9.0)                       ; 12.9 (5.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (3)               ; 48 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                             ; top_qsys     ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                       ; 8.2 (8.2)            ; 11.5 (11.5)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                          ; altera_avalon_st_pipeline_base                             ; top_qsys     ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                              ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                              ; top_qsys     ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                              ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                              ; top_qsys     ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                               ; 0.9 (0.8)            ; 12.8 (8.3)                       ; 11.9 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                           ; altera_jtag_src_crosser                                    ; top_qsys     ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                        ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                ; altera_jtag_control_signal_crosser                         ; top_qsys     ;
;                         |altera_std_synchronizer:synchronizer|                                                                           ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                           ; altera_std_synchronizer                                    ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                 ; 179.0 (172.5)        ; 203.8 (192.2)                    ; 24.8 (19.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (275)           ; 211 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                             ; altera_jtag_streaming                                      ; top_qsys     ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                ; altera_avalon_st_idle_inserter                             ; top_qsys     ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                        ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                  ; altera_avalon_st_idle_remover                              ; top_qsys     ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                          ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                    ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                         ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                              ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer                                    ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                             ; altera_std_synchronizer                                    ; work         ;
;                |altera_jtag_sld_node:node|                                                                                               ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                          ; altera_jtag_sld_node                                       ; top_qsys     ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                        ; sld_virtual_jtag_basic                                     ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                      ; 13.5 (13.5)          ; 14.2 (14.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_packets_to_bytes                          ; top_qsys     ;
;             |altera_reset_controller:rst_controller|                                                                                     ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                    ; top_qsys     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                  ; top_qsys     ;
;          |top_qsys_hps_system_f2sdram_only_master:fpga_only_master|                                                                      ; 347.7 (0.0)          ; 442.3 (0.0)                      ; 95.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 558 (0)             ; 503 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master                                                                                                                                                                                                                                                                                                                                                                                                                        ; top_qsys_hps_system_f2sdram_only_master                    ; top_qsys     ;
;             |altera_avalon_packets_to_master:transacto|                                                                                  ; 117.0 (0.0)          ; 143.7 (0.0)                      ; 27.4 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 196 (0)             ; 165 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_packets_to_master                            ; top_qsys     ;
;                |packets_to_master:p2m|                                                                                                   ; 117.0 (117.0)        ; 143.7 (143.7)                    ; 27.4 (27.4)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 196 (196)           ; 165 (165)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                        ; packets_to_master                                          ; top_qsys     ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                 ; 13.6 (13.6)          ; 14.1 (14.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;                |altsyncram:mem_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                 ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                                                                         ; altsyncram_g0n1                                            ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                      ; 9.0 (9.0)            ; 10.7 (10.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_bytes_to_packets                          ; top_qsys     ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                           ; 194.5 (0.0)          ; 257.6 (0.0)                      ; 63.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 296 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_jtag_interface                            ; top_qsys     ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                       ; 193.2 (0.0)          ; 256.6 (0.0)                      ; 63.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 293 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                     ; altera_jtag_dc_streaming                                   ; top_qsys     ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                          ; 12.3 (4.1)           ; 25.7 (9.3)                       ; 13.4 (5.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (3)               ; 48 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                             ; top_qsys     ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                       ; 7.8 (7.8)            ; 11.0 (11.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                             ; altera_avalon_st_pipeline_base                             ; top_qsys     ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                              ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                              ; top_qsys     ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                              ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                              ; top_qsys     ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                               ; 1.3 (1.1)            ; 12.2 (7.7)                       ; 10.9 (6.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                              ; altera_jtag_src_crosser                                    ; top_qsys     ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                        ; 0.2 (0.2)            ; 4.5 (0.8)                        ; 4.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                   ; altera_jtag_control_signal_crosser                         ; top_qsys     ;
;                         |altera_std_synchronizer:synchronizer|                                                                           ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                              ; altera_std_synchronizer                                    ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                 ; 179.7 (175.0)        ; 217.1 (205.0)                    ; 37.4 (30.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (274)           ; 212 (193)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                                ; altera_jtag_streaming                                      ; top_qsys     ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                   ; altera_avalon_st_idle_inserter                             ; top_qsys     ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                        ; 1.7 (1.7)            ; 3.1 (3.1)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                     ; altera_avalon_st_idle_remover                              ; top_qsys     ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                          ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                       ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                              ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                         ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                      ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                              ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                                    ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                 ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                                ; altera_std_synchronizer                                    ; work         ;
;                |altera_jtag_sld_node:node|                                                                                               ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                             ; altera_jtag_sld_node                                       ; top_qsys     ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                           ; sld_virtual_jtag_basic                                     ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                      ; 13.5 (13.5)          ; 14.8 (14.8)                      ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_packets_to_bytes                          ; top_qsys     ;
;             |altera_reset_controller:rst_controller|                                                                                     ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                    ; top_qsys     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                  ; top_qsys     ;
;          |top_qsys_hps_system_f2sdram_only_master:hps_only_master|                                                                       ; 384.7 (0.0)          ; 458.1 (0.0)                      ; 74.8 (0.0)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 603 (0)             ; 508 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master                                                                                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_hps_system_f2sdram_only_master                    ; top_qsys     ;
;             |altera_avalon_packets_to_master:transacto|                                                                                  ; 153.1 (0.0)          ; 166.6 (0.0)                      ; 14.9 (0.0)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 241 (0)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_packets_to_master                            ; top_qsys     ;
;                |packets_to_master:p2m|                                                                                                   ; 153.1 (153.1)        ; 166.6 (166.6)                    ; 14.9 (14.9)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 241 (241)           ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                         ; packets_to_master                                          ; top_qsys     ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                 ; 14.3 (14.3)          ; 14.6 (14.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;                |altsyncram:mem_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                 ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_g0n1                                            ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                      ; 10.0 (10.0)          ; 10.4 (10.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_bytes_to_packets                          ; top_qsys     ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                           ; 193.8 (0.0)          ; 251.0 (0.0)                      ; 57.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 296 (0)             ; 287 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_jtag_interface                            ; top_qsys     ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                       ; 192.5 (0.0)          ; 249.5 (0.0)                      ; 57.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 293 (0)             ; 287 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                      ; altera_jtag_dc_streaming                                   ; top_qsys     ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                          ; 10.1 (2.3)           ; 23.9 (8.2)                       ; 13.8 (5.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (3)               ; 49 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                             ; top_qsys     ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                       ; 7.4 (7.4)            ; 11.0 (11.0)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                              ; altera_avalon_st_pipeline_base                             ; top_qsys     ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                              ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                              ; top_qsys     ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                              ; 0.2 (0.2)            ; 3.8 (3.8)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                              ; top_qsys     ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                               ; 0.9 (0.8)            ; 13.0 (8.5)                       ; 12.1 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                               ; altera_jtag_src_crosser                                    ; top_qsys     ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                        ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                    ; altera_jtag_control_signal_crosser                         ; top_qsys     ;
;                         |altera_std_synchronizer:synchronizer|                                                                           ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                               ; altera_std_synchronizer                                    ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                 ; 181.5 (175.6)        ; 211.1 (198.2)                    ; 29.6 (22.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (274)           ; 208 (188)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                                 ; altera_jtag_streaming                                      ; top_qsys     ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                    ; altera_avalon_st_idle_inserter                             ; top_qsys     ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                        ; 1.7 (1.7)            ; 3.8 (3.8)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                      ; altera_avalon_st_idle_remover                              ; top_qsys     ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                          ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                 ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                       ; altera_std_synchronizer                                    ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                              ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer                                    ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                                    ; work         ;
;                |altera_jtag_sld_node:node|                                                                                               ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                              ; altera_jtag_sld_node                                       ; top_qsys     ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                            ; sld_virtual_jtag_basic                                     ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                      ; 13.5 (13.5)          ; 14.0 (14.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_packets_to_bytes                          ; top_qsys     ;
;             |altera_reset_controller:rst_controller|                                                                                     ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                    ; top_qsys     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                  ; top_qsys     ;
;          |top_qsys_hps_system_hps_0:hps_0|                                                                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; top_qsys_hps_system_hps_0                                  ; top_qsys     ;
;             |top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                       ; top_qsys_hps_system_hps_0_fpga_interfaces                  ; top_qsys     ;
;             |top_qsys_hps_system_hps_0_hps_io:hps_io|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_hps_system_hps_0_hps_io                           ; top_qsys     ;
;                |top_qsys_hps_system_hps_0_hps_io_border:border|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                          ; top_qsys_hps_system_hps_0_hps_io_border                    ; top_qsys     ;
;                   |hps_sdram:hps_sdram_inst|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                 ; hps_sdram                                                  ; top_qsys     ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                                 ; top_qsys     ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev          ; top_qsys     ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                                 ; top_qsys     ;
;                      |hps_sdram_p0:p0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                 ; hps_sdram_p0                                               ; top_qsys     ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                               ; top_qsys     ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                              ; top_qsys     ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                        ; top_qsys     ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                             ; altddio_out                                                ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                 ; ddio_out_uqe                                               ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                   ; hps_sdram_p0_acv_ldc                                       ; top_qsys     ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                  ; hps_sdram_p0_acv_ldc                                       ; top_qsys     ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                  ; hps_sdram_p0_acv_ldc                                       ; top_qsys     ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                  ; hps_sdram_p0_acv_ldc                                       ; top_qsys     ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                   ; hps_sdram_p0_acv_ldc                                       ; top_qsys     ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                    ; hps_sdram_p0_clock_pair_generator                          ; top_qsys     ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                           ; hps_sdram_p0_generic_ddio                                  ; top_qsys     ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                              ; hps_sdram_p0_generic_ddio                                  ; top_qsys     ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                               ; hps_sdram_p0_generic_ddio                                  ; top_qsys     ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                           ; hps_sdram_p0_generic_ddio                                  ; top_qsys     ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                      ; hps_sdram_p0_altdqdqs                                      ; top_qsys     ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                ; top_qsys     ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                      ; hps_sdram_p0_altdqdqs                                      ; top_qsys     ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                ; top_qsys     ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                      ; hps_sdram_p0_altdqdqs                                      ; top_qsys     ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                ; top_qsys     ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                      ; hps_sdram_p0_altdqdqs                                      ; top_qsys     ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                ; top_qsys     ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                                       ; top_qsys     ;
;                      |hps_sdram_pll:pll|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                               ; hps_sdram_pll                                              ; top_qsys     ;
;          |top_qsys_hps_system_led_pio:led_pio|                                                                                           ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                             ; top_qsys_hps_system_led_pio                                ; top_qsys     ;
;          |top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|                                                                       ; 323.3 (0.0)          ; 355.5 (0.0)                      ; 35.2 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 470 (0)             ; 321 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_hps_system_mm_interconnect_0                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|                                                                      ; 11.5 (11.5)          ; 12.3 (12.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;                |altsyncram:mem_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                 ; work         ;
;                   |altsyncram_00n1:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_00n1                                            ; work         ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                        ; 61.1 (61.1)          ; 66.0 (66.0)                      ; 7.3 (7.3)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 38 (38)             ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                  ; 59.1 (28.7)          ; 60.8 (30.3)                      ; 2.2 (1.6)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 102 (50)            ; 33 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                                ; top_qsys     ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                   ; 30.4 (30.4)          ; 30.6 (30.6)                      ; 0.6 (0.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 52 (52)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                         ; altera_merlin_address_alignment                            ; top_qsys     ;
;             |altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|                                                                   ; 134.5 (0.0)          ; 150.0 (0.0)                      ; 15.6 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 177 (0)             ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                                ; top_qsys     ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                         ; 134.5 (133.9)        ; 150.0 (149.3)                    ; 15.6 (15.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 177 (176)           ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                           ; top_qsys     ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                          ; altera_merlin_address_alignment                            ; top_qsys     ;
;             |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                   ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                 ; top_qsys     ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                             ; 15.3 (3.5)           ; 16.8 (4.3)                       ; 1.6 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (12)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                  ; top_qsys     ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                           ; 11.8 (11.8)          ; 12.5 (12.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                           ; top_qsys     ;
;             |top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                      ; 38.2 (33.5)          ; 44.2 (39.8)                      ; 6.0 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (91)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_hps_system_mm_interconnect_0_cmd_mux              ; top_qsys     ;
;                |altera_merlin_arbitrator:arb|                                                                                            ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                   ; top_qsys     ;
;             |top_qsys_hps_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                  ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|top_qsys_hps_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                               ; top_qsys_hps_system_mm_interconnect_0_rsp_demux            ; top_qsys     ;
;          |top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|                                                                       ; 85.4 (0.0)           ; 91.2 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_hps_system_mm_interconnect_1                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                         ; 1.6 (1.6)            ; 1.7 (1.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:nios2_resetreq_pio_s1_agent_rsp_fifo|                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resetreq_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:nios2_resettaken_pio_s1_agent_rsp_fifo|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resettaken_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|                                                                  ; 7.7 (7.7)            ; 9.3 (9.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_merlin_master_agent:mm_bridge_0_m0_agent|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                 ; top_qsys     ;
;             |altera_merlin_slave_agent:button_pio_s1_agent|                                                                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:dipsw_pio_s1_agent|                                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:nios2_resetreq_pio_s1_agent|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_resetreq_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:nios2_resettaken_pio_s1_agent|                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_resettaken_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:shared_mem_bridge_s0_agent|                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:shared_mem_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_translator:button_pio_s1_translator|                                                                    ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:dipsw_pio_s1_translator|                                                                     ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:led_pio_s1_translator|                                                                       ; 3.6 (3.6)            ; 3.8 (3.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:nios2_resetreq_pio_s1_translator|                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_resetreq_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:nios2_resettaken_pio_s1_translator|                                                          ; 3.4 (3.4)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_resettaken_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                         ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|                                                                       ; 12.6 (12.6)          ; 13.5 (13.5)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                              ; top_qsys     ;
;             |top_qsys_hps_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                  ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|top_qsys_hps_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                               ; top_qsys_hps_system_mm_interconnect_1_cmd_demux            ; top_qsys     ;
;             |top_qsys_hps_system_mm_interconnect_1_router:router|                                                                        ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|top_qsys_hps_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                                                     ; top_qsys_hps_system_mm_interconnect_1_router               ; top_qsys     ;
;             |top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                      ; 11.7 (11.7)          ; 13.3 (13.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_hps_system_mm_interconnect_1_rsp_mux              ; top_qsys     ;
;          |top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|                                                                       ; 370.3 (0.0)          ; 404.2 (0.0)                      ; 42.6 (0.0)                                        ; 8.6 (0.0)                        ; 0.0 (0.0)            ; 308 (0)             ; 707 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_hps_system_mm_interconnect_2                      ; top_qsys     ;
;             |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                       ; 304.0 (3.8)          ; 335.5 (3.8)                      ; 37.0 (0.0)                                        ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 140 (8)             ; 696 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_axi_slave_ni                                 ; top_qsys     ;
;                |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                     ; 43.3 (43.3)          ; 48.7 (48.7)                      ; 5.8 (5.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 35 (35)             ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;                |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                    ; 256.8 (256.8)        ; 283.0 (283.0)                    ; 31.2 (31.2)                                       ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 604 (604)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_merlin_master_agent:hps_only_master_master_agent|                                                                    ; 6.3 (6.3)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                                 ; top_qsys     ;
;             |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                                                               ; 9.5 (9.5)            ; 9.8 (9.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                              ; top_qsys     ;
;             |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                       ; 18.2 (18.2)          ; 21.7 (21.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                ; top_qsys     ;
;             |top_qsys_hps_system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                  ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|top_qsys_hps_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                               ; top_qsys_hps_system_mm_interconnect_2_cmd_demux            ; top_qsys     ;
;             |top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                      ; 32.0 (32.0)          ; 30.3 (30.3)                      ; 1.1 (1.1)                                         ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_hps_system_mm_interconnect_2_rsp_mux              ; top_qsys     ;
;          |top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|                                                                       ; 462.7 (0.0)          ; 472.6 (0.0)                      ; 20.1 (0.0)                                        ; 10.2 (0.0)                       ; 0.0 (0.0)            ; 476 (0)             ; 495 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_hps_system_mm_interconnect_3                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                                                                 ; 238.3 (238.3)        ; 248.3 (248.3)                    ; 17.0 (17.0)                                       ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 495 (495)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_merlin_master_agent:f2sdram_only_master_master_agent|                                                                ; 8.4 (8.4)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                                 ; top_qsys     ;
;             |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|                                                        ; 126.0 (126.0)        ; 127.8 (127.8)                    ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 288 (288)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                                ; top_qsys     ;
;             |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter|                                                        ; 89.1 (89.1)          ; 87.5 (87.5)                      ; 1.2 (1.2)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                                ; top_qsys     ;
;          |top_qsys_hps_system_nios2_resetreq_pio:nios2_resetreq_pio|                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_nios2_resetreq_pio:nios2_resetreq_pio                                                                                                                                                                                                                                                                                                                                                                                                                       ; top_qsys_hps_system_nios2_resetreq_pio                     ; top_qsys     ;
;          |top_qsys_hps_system_nios2_resettaken_pio:nios2_resettaken_pio|                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_nios2_resettaken_pio:nios2_resettaken_pio                                                                                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_hps_system_nios2_resettaken_pio                   ; top_qsys     ;
;       |top_qsys_nios_system:nios_system|                                                                                                 ; 1330.9 (0.0)         ; 1543.4 (0.0)                     ; 223.8 (0.0)                                       ; 11.3 (0.0)                       ; 0.0 (0.0)            ; 2090 (0)            ; 1922 (0)                  ; 0 (0)         ; 1092608           ; 137   ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; top_qsys_nios_system                                       ; top_qsys     ;
;          |altera_avalon_mm_bridge:mm_bridge_for_hps|                                                                                     ; 41.7 (41.7)          ; 65.9 (65.9)                      ; 24.6 (24.6)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 14 (14)             ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|altera_avalon_mm_bridge:mm_bridge_for_hps                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_mm_bridge                                    ; top_qsys     ;
;          |altera_reset_controller:rst_controller|                                                                                        ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                    ; top_qsys     ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                             ; 0.4 (0.4)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                  ; top_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                  ; top_qsys     ;
;          |altera_reset_controller:rst_controller_001|                                                                                    ; 3.2 (2.8)            ; 8.6 (5.3)                        ; 5.4 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                    ; top_qsys     ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                             ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                  ; top_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                  ; top_qsys     ;
;          |i2c_opencores:light_i2c_opencores|                                                                                             ; 103.0 (0.0)          ; 117.5 (0.0)                      ; 15.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 164 (0)             ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i2c_opencores                                              ; top_qsys     ;
;             |i2c_master_top:i2c_master_top_inst|                                                                                         ; 103.0 (27.6)         ; 117.5 (38.9)                     ; 15.0 (11.3)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 164 (39)            ; 146 (61)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                                                                          ; i2c_master_top                                             ; top_qsys     ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                                    ; 75.4 (25.9)          ; 78.6 (26.6)                      ; 3.7 (0.8)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 125 (34)            ; 85 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                                                                                     ; i2c_master_byte_ctrl                                       ; top_qsys     ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                                   ; 49.5 (49.5)          ; 52.0 (52.0)                      ; 2.8 (2.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 91 (91)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                                                                                  ; i2c_master_bit_ctrl                                        ; top_qsys     ;
;          |i2c_opencores:mpu_i2c_opencores|                                                                                               ; 105.7 (0.0)          ; 116.4 (0.0)                      ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (0)             ; 141 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i2c_opencores                                              ; top_qsys     ;
;             |i2c_master_top:i2c_master_top_inst|                                                                                         ; 105.7 (29.8)         ; 116.4 (39.9)                     ; 10.8 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (40)            ; 141 (57)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                                                                            ; i2c_master_top                                             ; top_qsys     ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                                    ; 75.8 (25.5)          ; 76.5 (25.7)                      ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (34)            ; 84 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                                                                                       ; i2c_master_byte_ctrl                                       ; top_qsys     ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                                   ; 50.3 (50.3)          ; 50.8 (50.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                                                                                    ; i2c_master_bit_ctrl                                        ; top_qsys     ;
;          |i2c_opencores:rh_temp_i2c_opencores|                                                                                           ; 113.9 (0.0)          ; 128.1 (0.0)                      ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 184 (0)             ; 145 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores                                                                                                                                                                                                                                                                                                                                                                                                                                           ; i2c_opencores                                              ; top_qsys     ;
;             |i2c_master_top:i2c_master_top_inst|                                                                                         ; 113.9 (33.5)         ; 128.1 (46.6)                     ; 14.2 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 184 (55)            ; 145 (59)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; i2c_master_top                                             ; top_qsys     ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                                    ; 80.4 (24.6)          ; 81.6 (24.9)                      ; 1.1 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (35)            ; 86 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                                       ; top_qsys     ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                                   ; 55.8 (55.8)          ; 56.7 (56.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                                        ; top_qsys     ;
;          |i2c_opencores:water_i2c|                                                                                                       ; 111.1 (0.0)          ; 121.9 (0.0)                      ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 147 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i2c_opencores                                              ; top_qsys     ;
;             |i2c_master_top:i2c_master_top_inst|                                                                                         ; 111.1 (32.7)         ; 121.9 (39.5)                     ; 10.8 (6.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 170 (39)            ; 147 (57)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                                                                                    ; i2c_master_top                                             ; top_qsys     ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                                    ; 78.4 (24.3)          ; 82.4 (25.1)                      ; 3.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (34)            ; 90 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                                                                                               ; i2c_master_byte_ctrl                                       ; top_qsys     ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                                   ; 54.2 (54.2)          ; 57.3 (57.3)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                                                                                            ; i2c_master_bit_ctrl                                        ; top_qsys     ;
;          |top_qsys_nios_system_jtag_uart:jtag_uart|                                                                                      ; 64.1 (17.8)          ; 79.3 (18.3)                      ; 15.2 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (35)            ; 113 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                      ; top_qsys_nios_system_jtag_uart                             ; top_qsys     ;
;             |alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|                                                         ; 22.0 (22.0)          ; 34.5 (34.5)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                          ; work         ;
;             |top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|                                        ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                  ; top_qsys_nios_system_jtag_uart_scfifo_r                    ; top_qsys     ;
;                |scfifo:rfifo|                                                                                                            ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                     ; scfifo                                                     ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                           ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                          ; scfifo_3291                                                ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                              ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                     ; a_dpfifo_5771                                              ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                        ; 6.2 (3.2)            ; 8.0 (5.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                             ; a_fefifo_7cf                                               ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                        ; cntr_vg7                                                   ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                             ; altsyncram_7pu1                                            ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                               ; cntr_jgb                                                   ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                     ; cntr_jgb                                                   ; work         ;
;             |top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|                                        ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                  ; top_qsys_nios_system_jtag_uart_scfifo_w                    ; top_qsys     ;
;                |scfifo:wfifo|                                                                                                            ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                     ; scfifo                                                     ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                           ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                          ; scfifo_3291                                                ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                              ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                     ; a_dpfifo_5771                                              ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                        ; 6.1 (3.1)            ; 6.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                             ; a_fefifo_7cf                                               ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                        ; cntr_vg7                                                   ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                             ; altsyncram_7pu1                                            ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                               ; cntr_jgb                                                   ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                     ; cntr_jgb                                                   ; work         ;
;          |top_qsys_nios_system_led_pio:led_pio|                                                                                          ; 5.0 (5.0)            ; 7.1 (7.1)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                          ; top_qsys_nios_system_led_pio                               ; top_qsys     ;
;          |top_qsys_nios_system_light_int:light_int|                                                                                      ; 3.0 (3.0)            ; 3.8 (3.8)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:light_int                                                                                                                                                                                                                                                                                                                                                                                                                                      ; top_qsys_nios_system_light_int                             ; top_qsys     ;
;          |top_qsys_nios_system_light_int:mpu_int|                                                                                        ; 2.7 (2.7)            ; 4.8 (4.8)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:mpu_int                                                                                                                                                                                                                                                                                                                                                                                                                                        ; top_qsys_nios_system_light_int                             ; top_qsys     ;
;          |top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|                                                                      ; 219.0 (0.0)          ; 249.3 (0.0)                      ; 30.9 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 394 (0)             ; 238 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                      ; top_qsys_nios_system_mm_interconnect_0                     ; top_qsys     ;
;             |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo|                                                    ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:light_int_s1_agent_rsp_fifo|                                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo|                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|                                                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|                                                            ; 5.5 (5.5)            ; 5.7 (5.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                     ; 4.2 (4.2)            ; 5.3 (5.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:rh_temp_drdy_n_s1_agent_rsp_fifo|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_drdy_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo|                                                  ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:shared_memory_s2_agent_rsp_fifo|                                                                      ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                              ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                              ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_avalon_sc_fifo:water_i2c_avalon_slave_0_agent_rsp_fifo|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:water_i2c_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                      ; top_qsys     ;
;             |altera_merlin_master_agent:nios2_gen2_data_master_agent|                                                                    ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                 ; top_qsys     ;
;             |altera_merlin_master_translator:nios2_gen2_data_master_translator|                                                          ; 6.1 (6.1)            ; 6.7 (6.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                            ; top_qsys     ;
;             |altera_merlin_master_translator:nios2_gen2_instruction_master_translator|                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                            ; top_qsys     ;
;             |altera_merlin_slave_agent:led_pio_s1_agent|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:light_int_s1_agent|                                                                               ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:light_int_s1_agent                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:mpu_int_s1_agent|                                                                                 ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mpu_int_s1_agent                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:rh_temp_drdy_n_s1_agent|                                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rh_temp_drdy_n_s1_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                   ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                  ; top_qsys     ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                      ; 7.5 (7.5)            ; 8.2 (8.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:led_pio_s1_translator|                                                                       ; 5.2 (5.2)            ; 5.9 (5.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:light_i2c_opencores_avalon_slave_0_translator|                                               ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_i2c_opencores_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:light_int_s1_translator|                                                                     ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_int_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator|                                                 ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:mpu_int_s1_translator|                                                                       ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|                                                       ; 8.8 (8.8)            ; 13.6 (13.6)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|                                                                ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator|                                             ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:shared_memory_s1_translator|                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:shared_memory_s2_translator|                                                                 ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s2_translator                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                         ; 2.7 (2.7)            ; 3.9 (3.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:timer_s1_translator|                                                                         ; 7.4 (7.4)            ; 7.8 (7.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_slave_translator:water_i2c_avalon_slave_0_translator|                                                         ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:water_i2c_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                             ; top_qsys     ;
;             |altera_merlin_traffic_limiter:mm_bridge_for_hps_m0_limiter|                                                                 ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:mm_bridge_for_hps_m0_limiter                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                              ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                 ; 9.3 (9.3)            ; 11.8 (11.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                           ; top_qsys_nios_system_mm_interconnect_0_cmd_demux           ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_nios_system_mm_interconnect_0_cmd_demux_001       ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_nios_system_mm_interconnect_0_cmd_demux_001       ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                         ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_nios_system_mm_interconnect_0_cmd_demux_002       ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                             ; 17.4 (15.1)          ; 17.6 (15.3)                      ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                       ; top_qsys_nios_system_mm_interconnect_0_cmd_mux_006         ; top_qsys     ;
;                |altera_merlin_arbitrator:arb|                                                                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                   ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|                                                             ; 36.3 (31.6)          ; 43.2 (38.3)                      ; 7.1 (6.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 64 (58)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                                                                                                                                       ; top_qsys_nios_system_mm_interconnect_0_cmd_mux_007         ; top_qsys     ;
;                |altera_merlin_arbitrator:arb|                                                                                            ; 4.7 (3.8)            ; 4.8 (3.8)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                   ; top_qsys     ;
;                   |altera_merlin_arb_adder:adder|                                                                                        ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                            ; altera_merlin_arb_adder                                    ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_router:router|                                                                       ; 12.5 (12.5)          ; 15.0 (15.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                 ; top_qsys_nios_system_mm_interconnect_0_router              ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_router_001:router_001|                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_nios_system_mm_interconnect_0_router_001          ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_router_002:router_002|                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                         ; top_qsys_nios_system_mm_interconnect_0_router_002          ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007|                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                                                                                                                   ; top_qsys_nios_system_mm_interconnect_0_rsp_demux_007       ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                     ; 29.4 (29.4)          ; 31.2 (31.2)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 60 (60)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                               ; top_qsys_nios_system_mm_interconnect_0_rsp_mux             ; top_qsys     ;
;             |top_qsys_nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                             ; 8.5 (8.5)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                                                                                                                                       ; top_qsys_nios_system_mm_interconnect_0_rsp_mux_001         ; top_qsys     ;
;          |top_qsys_nios_system_nios2_gen2:nios2_gen2|                                                                                    ; 452.6 (0.0)          ; 516.7 (0.0)                      ; 71.3 (0.0)                                        ; 7.2 (0.0)                        ; 0.0 (0.0)            ; 701 (0)             ; 653 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                                                                                                                                                                                    ; top_qsys_nios_system_nios2_gen2                            ; top_qsys     ;
;             |top_qsys_nios_system_nios2_gen2_cpu:cpu|                                                                                    ; 452.6 (321.2)        ; 516.7 (351.6)                    ; 71.3 (36.8)                                       ; 7.2 (6.3)                        ; 0.0 (0.0)            ; 701 (527)           ; 653 (364)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                            ; top_qsys_nios_system_nios2_gen2_cpu                        ; top_qsys     ;
;                |top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|                         ; 131.4 (30.8)         ; 165.1 (32.9)                     ; 34.5 (2.1)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 174 (12)            ; 289 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                                                                                                                            ; top_qsys_nios_system_nios2_gen2_cpu_nios2_oci              ; top_qsys     ;
;                   |top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|  ; 36.8 (0.0)           ; 58.2 (0.0)                       ; 21.8 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper                                                                                                                                                                        ; top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper    ; top_qsys     ;
;                      |sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy|                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy                                                                                             ; sld_virtual_jtag_basic                                     ; work         ;
;                      |top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk| ; 5.0 (4.6)            ; 20.2 (18.5)                      ; 15.3 (13.9)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk                                                      ; top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk     ; top_qsys     ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                    ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                    ; work         ;
;                      |top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|       ; 30.2 (30.2)          ; 36.5 (35.2)                      ; 6.7 (5.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 53 (53)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck                                                            ; top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck        ; top_qsys     ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                           ; -0.5 (-0.5)          ; 0.6 (0.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                    ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                    ; work         ;
;                   |top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|        ; 7.9 (7.9)            ; 8.8 (8.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg                                                                                                                                                                              ; top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg       ; top_qsys     ;
;                   |top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break|          ; 0.7 (0.7)            ; 11.0 (11.0)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break                                                                                                                                                                                ; top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break        ; top_qsys     ;
;                   |top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug|          ; 5.8 (5.2)            ; 5.8 (5.2)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug                                                                                                                                                                                ; top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug        ; top_qsys     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; altera_std_synchronizer                                    ; work         ;
;                   |top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|                ; 48.7 (48.7)          ; 48.3 (48.3)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 76 (76)             ; 55 (55)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem                                                                                                                                                                                      ; top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem           ; top_qsys     ;
;                      |top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram                                                                           ; top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module   ; top_qsys     ;
;                         |altsyncram:the_altsyncram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                 ; work         ;
;                            |altsyncram_qid1:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                            ; work         ;
;                |top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a                                                                                                                                                                                                                                                                             ; top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module ; top_qsys     ;
;                   |altsyncram:the_altsyncram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work         ;
;                      |altsyncram_msi1:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_msi1                                            ; work         ;
;                |top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_b|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_b                                                                                                                                                                                                                                                                             ; top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module ; top_qsys     ;
;                   |altsyncram:the_altsyncram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work         ;
;                      |altsyncram_msi1:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_msi1                                            ; work         ;
;          |top_qsys_nios_system_onchip_memory2:onchip_memory2|                                                                            ; 38.3 (1.0)           ; 35.7 (1.0)                       ; 0.0 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 38 (2)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                                                            ; top_qsys_nios_system_onchip_memory2                        ; top_qsys     ;
;             |altsyncram:the_altsyncram|                                                                                                  ; 37.3 (0.0)           ; 34.7 (0.0)                       ; 0.0 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                 ; work         ;
;                |altsyncram_89v1:auto_generated|                                                                                          ; 37.3 (0.7)           ; 34.7 (0.7)                       ; 0.0 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_89v1                                            ; work         ;
;                   |decode_8la:decode3|                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                                                                                ; decode_8la                                                 ; work         ;
;                   |mux_5hb:mux2|                                                                                                         ; 34.6 (34.6)          ; 32.0 (32.0)                      ; 0.0 (0.0)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                                                                      ; mux_5hb                                                    ; work         ;
;          |top_qsys_nios_system_rh_temp_drdy_n:rh_temp_drdy_n|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_rh_temp_drdy_n:rh_temp_drdy_n                                                                                                                                                                                                                                                                                                                                                                                                                            ; top_qsys_nios_system_rh_temp_drdy_n                        ; top_qsys     ;
;          |top_qsys_nios_system_shared_memory:shared_memory|                                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_shared_memory:shared_memory                                                                                                                                                                                                                                                                                                                                                                                                                              ; top_qsys_nios_system_shared_memory                         ; top_qsys     ;
;             |altsyncram:the_altsyncram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_shared_memory:shared_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                                 ; work         ;
;                |altsyncram_m872:auto_generated|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_shared_memory:shared_memory|altsyncram:the_altsyncram|altsyncram_m872:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_m872                                            ; work         ;
;          |top_qsys_nios_system_timer:timer|                                                                                              ; 63.8 (63.8)          ; 78.7 (78.7)                      ; 14.9 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (107)           ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                                              ; top_qsys_nios_system_timer                                 ; top_qsys     ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; LED[0]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MPU_CS_n            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MPU_FSYNC           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; BT_UART_RX          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; BT_UART_TX          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; UART2USB_CTS        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; UART2USB_RTS        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; UART2USB_RX         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; UART2USB_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; WIFI_EN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; WIFI_RST_n          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; WIFI_UART0_CTS      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; WIFI_UART0_RTS      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; WIFI_UART0_RX       ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; WIFI_UART0_TX       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; WIFI_UART1_RX       ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; water_cs_pin        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LSENSOR_SCL         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LSENSOR_SDA         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; RH_TEMP_I2C_SCL     ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; RH_TEMP_I2C_SDA     ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MPU_SCL_SCLK        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MPU_SDA_SDI         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO_14       ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO_15       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; BT_KEY              ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[0]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[1]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[2]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[3]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[4]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[5]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[6]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[7]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MPU_AD0_SDO         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; RH_TEMP_DRDY_n      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MPU_INT             ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LSENSOR_INT         ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; BT_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; UART2USB_CTS                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; UART2USB_RX                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; WIFI_UART0_CTS                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; WIFI_UART0_RX                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; WIFI_UART1_RX                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; LSENSOR_SCL                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                                                        ; 0                 ; 0       ;
; LSENSOR_SDA                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                                                        ; 0                 ; 0       ;
; RH_TEMP_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                                                      ; 1                 ; 0       ;
; RH_TEMP_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                                                      ; 1                 ; 0       ;
; MPU_SCL_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
; MPU_SDA_SDI                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                                                          ; 0                 ; 0       ;
; ARDUINO_IO_14                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; ARDUINO_IO_15                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; BT_KEY                                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; TMD_D[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TMD_D[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TMD_D[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TMD_D[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TMD_D[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TMD_D[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TMD_D[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TMD_D[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; MPU_AD0_SDO                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|d1_data_in[0]                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|d1_data_in[1]                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|d1_data_in[2]                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|d1_data_in[3]                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][14]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][13]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][12]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][11]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][10]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][9]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][7]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][6]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][5]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][4]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][3]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][2]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][1]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][0]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][8]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][15]~0                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - debounce:debounce_inst|counter[1][14]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][13]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][12]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][11]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][9]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][8]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][10]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][6]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][5]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][4]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][3]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][7]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][1]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][0]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][15]                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][2]                                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][14]~1                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; RH_TEMP_DRDY_n                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_rh_temp_drdy_n:rh_temp_drdy_n|read_mux_out                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; MPU_INT                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:mpu_int|read_mux_out~0                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:mpu_int|d1_data_in                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; LSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:light_int|read_mux_out~0                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:light_int|d1_data_in~feeder                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X88_Y9_N6                            ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_V11                                      ; 4697    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_AH17                                     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_AH16                                     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y64_N57                          ; 6       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y40_N48                          ; 33      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y64_N36                          ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X0_Y2_N3                                ; 962     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X0_Y2_N3                                ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[0][15]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y33_N57                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[1][14]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y33_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y27_N51                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]~2                                                                                                                                                                                                                                                            ; LABCELL_X11_Y5_N30                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~1                                                                                                                                                                                                                                                       ; LABCELL_X11_Y5_N12                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; FF_X8_Y7_N17                                 ; 95      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4                                                                                                                                                        ; MLABCELL_X8_Y3_N45                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                          ; LABCELL_X1_Y7_N57                            ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                             ; MLABCELL_X6_Y7_N42                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                                                                                             ; LABCELL_X7_Y8_N9                             ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                                                                                             ; LABCELL_X7_Y8_N39                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14                                                                                                                                                            ; LABCELL_X7_Y8_N42                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~23                                                                                                                                                            ; LABCELL_X7_Y8_N36                            ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~27                                                                                                                                                            ; LABCELL_X7_Y8_N6                             ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8                                                                                                                                                               ; LABCELL_X7_Y5_N24                            ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~3                                                                                                                                                               ; LABCELL_X7_Y6_N36                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1                                                                                                                                                ; LABCELL_X11_Y5_N57                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                                                  ; LABCELL_X7_Y6_N12                            ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                                                                                                                                                      ; LABCELL_X7_Y7_N0                             ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                                                      ; LABCELL_X7_Y7_N30                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~12                                                                                                                                                     ; LABCELL_X7_Y7_N3                             ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~19                                                                                                                                                     ; LABCELL_X7_Y7_N6                             ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~23                                                                                                                                                     ; LABCELL_X7_Y7_N33                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~5                                                                                                                                        ; MLABCELL_X8_Y3_N6                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~0                                                                                                                                   ; MLABCELL_X8_Y3_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; FF_X3_Y6_N8                                  ; 17      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                                                                                ; MLABCELL_X3_Y6_N6                            ; 5       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; FF_X6_Y6_N11                                 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; FF_X6_Y6_N53                                 ; 86      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; FF_X1_Y7_N26                                 ; 241     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                   ; MLABCELL_X3_Y6_N54                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; FF_X3_Y6_N26                                 ; 249     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                       ; LABCELL_X10_Y6_N6                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y34_N33                          ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X40_Y34_N17                               ; 58      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y34_N42                          ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                     ; FF_X39_Y52_N14                               ; 1224    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                         ; FF_X46_Y33_N32                               ; 582     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_button_pio:button_pio|always1~2                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y33_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_dipsw_pio:dipsw_pio|always1~2                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y32_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~8                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y59_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~4                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y59_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y59_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~12                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y59_N30                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y58_N45                         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y57_N42                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y57_N45                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y56_N0                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]~4                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y56_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y57_N27                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                                                                       ; FF_X37_Y57_N8                                ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                                       ; FF_X37_Y57_N50                               ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                                       ; FF_X37_Y57_N56                               ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                                                  ; FF_X40_Y57_N44                               ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y56_N27                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y58_N45                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y58_N9                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y57_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y58_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y58_N24                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y55_N6                           ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y58_N0                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y58_N36                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                      ; FF_X2_Y9_N32                                 ; 20      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                                    ; MLABCELL_X3_Y11_N27                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                                         ; MLABCELL_X3_Y11_N33                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                                           ; MLABCELL_X34_Y54_N54                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                                            ; LABCELL_X19_Y51_N24                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                                     ; LABCELL_X1_Y9_N0                             ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal21~0                                                                                                                                                                                                                     ; LABCELL_X2_Y7_N24                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|always0~1                                                                                                                                                                        ; MLABCELL_X3_Y11_N12                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                                          ; LABCELL_X1_Y12_N57                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                              ; FF_X7_Y10_N47                                ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~1                                                                                                                                                                                                       ; MLABCELL_X3_Y9_N57                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                                          ; LABCELL_X4_Y8_N12                            ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                                           ; FF_X2_Y7_N43                                 ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~2                                                                                                                                                                                                               ; LABCELL_X2_Y7_N39                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                                               ; LABCELL_X2_Y10_N12                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~3                                                                                                                                                                                                              ; LABCELL_X4_Y11_N27                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                                                 ; LABCELL_X2_Y7_N27                            ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                                                  ; LABCELL_X1_Y9_N42                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                                                                                               ; LABCELL_X7_Y9_N12                            ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                                                                                                    ; MLABCELL_X3_Y9_N54                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                                                   ; MLABCELL_X6_Y10_N30                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                                                   ; LABCELL_X4_Y8_N30                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                                                       ; FF_X4_Y8_N41                                 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                                                   ; LABCELL_X1_Y9_N6                             ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                                       ; MLABCELL_X3_Y9_N51                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                                       ; MLABCELL_X3_Y9_N48                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                                    ; MLABCELL_X3_Y9_N36                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                                                                                              ; LABCELL_X2_Y9_N57                            ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~4                                                                                                                                                                                                ; LABCELL_X4_Y10_N0                            ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~1                                                                                                                                                                                                 ; LABCELL_X4_Y10_N12                           ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                                                     ; LABCELL_X7_Y9_N54                            ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                                                     ; MLABCELL_X3_Y9_N21                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                                                   ; MLABCELL_X3_Y9_N42                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                                                                                                                                                        ; LABCELL_X2_Y9_N18                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                       ; FF_X2_Y11_N50                                ; 43      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y54_N21                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                                                                    ; FF_X37_Y54_N5                                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y54_N42                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y54_N33                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; FF_X28_Y55_N26                               ; 259     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y36_N27                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~3                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y35_N57                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~2                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y34_N18                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y35_N54                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y35_N0                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y35_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y35_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y33_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~3                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y33_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y35_N9                           ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                                          ; FF_X29_Y35_N26                               ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                                          ; FF_X29_Y35_N23                               ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                                                     ; FF_X30_Y35_N8                                ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~2                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y34_N33                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y36_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~2                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y34_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y36_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y35_N15                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y33_N27                         ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y35_N57                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y35_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                         ; FF_X9_Y4_N5                                  ; 19      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                                       ; MLABCELL_X15_Y4_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                                            ; MLABCELL_X15_Y4_N42                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                                              ; LABCELL_X13_Y4_N57                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                                               ; LABCELL_X16_Y4_N18                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                                        ; LABCELL_X12_Y4_N39                           ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal21~0                                                                                                                                                                                                                        ; LABCELL_X12_Y4_N0                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|always0~1                                                                                                                                                                           ; MLABCELL_X15_Y4_N54                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                                             ; LABCELL_X16_Y4_N12                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                                 ; FF_X15_Y3_N47                                ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~1                                                                                                                                                                                                          ; LABCELL_X11_Y3_N9                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                                             ; LABCELL_X11_Y3_N6                            ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                                              ; FF_X9_Y4_N22                                 ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~2                                                                                                                                                                                                                  ; LABCELL_X12_Y4_N36                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~3                                                                                                                                                                                                                 ; LABCELL_X11_Y4_N48                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                                                    ; LABCELL_X12_Y4_N45                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                                                     ; LABCELL_X12_Y4_N3                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                                                                                                  ; LABCELL_X9_Y1_N9                             ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                                                                                                       ; LABCELL_X10_Y3_N24                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                                                      ; LABCELL_X9_Y4_N30                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                                                      ; LABCELL_X12_Y3_N57                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~1                                                                                                                                                                                                      ; LABCELL_X12_Y3_N39                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                                                          ; FF_X7_Y2_N26                                 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                                                      ; LABCELL_X11_Y3_N18                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                                          ; MLABCELL_X8_Y4_N57                           ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                                          ; MLABCELL_X8_Y4_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                                       ; MLABCELL_X8_Y4_N48                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                                                                                                 ; LABCELL_X9_Y3_N57                            ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~4                                                                                                                                                                                                   ; LABCELL_X10_Y2_N30                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~1                                                                                                                                                                                                    ; LABCELL_X10_Y2_N12                           ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                                                        ; LABCELL_X10_Y3_N33                           ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                                                                        ; LABCELL_X12_Y3_N6                            ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                                                      ; LABCELL_X12_Y3_N36                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                                                           ; LABCELL_X9_Y3_N33                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                          ; FF_X13_Y4_N50                                ; 42      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y8_N45                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y32_N47                               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y4_N15                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc~0                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y4_N12                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y4_N9                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                ; FF_X24_Y31_N26                               ; 250     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~2                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y43_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~3                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y43_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]~4                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y43_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y43_N3                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y43_N15                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y43_N42                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y43_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y43_N0                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~4                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y43_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y44_N36                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                                                                           ; FF_X35_Y41_N29                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                                           ; FF_X35_Y41_N8                                ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                                           ; FF_X35_Y41_N17                               ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                                                      ; FF_X34_Y43_N38                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y42_N45                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y44_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y43_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y43_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y43_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y43_N33                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y40_N15                          ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y43_N27                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y43_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                          ; FF_X3_Y3_N41                                 ; 21      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                                        ; MLABCELL_X3_Y3_N42                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                                             ; MLABCELL_X3_Y3_N33                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                                               ; LABCELL_X37_Y41_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                                                ; LABCELL_X23_Y40_N42                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                                         ; LABCELL_X4_Y4_N3                             ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal21~0                                                                                                                                                                                                                         ; LABCELL_X2_Y3_N3                             ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|always0~1                                                                                                                                                                            ; MLABCELL_X3_Y3_N15                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                                              ; LABCELL_X1_Y13_N54                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                                  ; FF_X13_Y3_N59                                ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~1                                                                                                                                                                                                           ; LABCELL_X4_Y4_N6                             ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                                              ; MLABCELL_X6_Y5_N3                            ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                                               ; FF_X1_Y3_N43                                 ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~2                                                                                                                                                                                                                   ; LABCELL_X2_Y3_N51                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~3                                                                                                                                                                                                                  ; LABCELL_X1_Y3_N24                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                                                     ; LABCELL_X2_Y3_N21                            ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                                                      ; LABCELL_X2_Y3_N48                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                                                                                                   ; LABCELL_X4_Y4_N48                            ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                                                                                                        ; LABCELL_X4_Y4_N9                             ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                                                       ; MLABCELL_X6_Y3_N57                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                                                       ; MLABCELL_X6_Y2_N45                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~1                                                                                                                                                                                                       ; MLABCELL_X6_Y2_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                                                           ; FF_X6_Y2_N44                                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                                                       ; LABCELL_X2_Y3_N30                            ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                                           ; LABCELL_X4_Y1_N15                            ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                                           ; LABCELL_X4_Y1_N12                            ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                                        ; LABCELL_X4_Y1_N24                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                                                                                                  ; LABCELL_X4_Y4_N45                            ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~4                                                                                                                                                                                                    ; LABCELL_X4_Y3_N6                             ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~1                                                                                                                                                                                                     ; LABCELL_X4_Y3_N45                            ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                                                         ; LABCELL_X4_Y4_N33                            ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                                                                         ; MLABCELL_X6_Y5_N21                           ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                                                       ; MLABCELL_X6_Y3_N42                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                                                            ; MLABCELL_X6_Y5_N51                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                           ; FF_X6_Y3_N14                                 ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y41_N24                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                                                                        ; FF_X34_Y41_N2                                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y41_N57                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y41_N24                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                 ; FF_X37_Y17_N14                               ; 258     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                                                       ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 89      ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                         ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                                        ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                                        ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                                                        ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                         ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                          ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                           ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                   ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                    ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                           ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                          ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                  ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                  ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                               ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                    ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                           ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                          ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                  ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                  ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                               ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                    ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                           ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                          ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                  ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                  ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                               ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                    ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                           ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                          ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                  ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                  ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                               ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                    ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                         ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                                   ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_led_pio:led_pio|always0~2                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y32_N42                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y35_N12                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y31_N39                          ; 7       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y36_N15                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y36_N3                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y36_N0                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y36_N42                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                           ; FF_X45_Y36_N26                               ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y36_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                           ; FF_X45_Y36_N32                               ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                           ; FF_X45_Y36_N35                               ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y38_N9                           ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                               ; LABCELL_X43_Y37_N12                          ; 70      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                ; LABCELL_X40_Y36_N12                          ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y36_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y37_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y37_N18                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y33_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y32_N36                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y32_N24                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resetreq_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y33_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_resettaken_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y33_N54                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y31_N18                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y31_N24                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y31_N42                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y31_N45                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y31_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y32_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y32_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y32_N24                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N36                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N51                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N42                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N39                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N9                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y46_N57                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; FF_X35_Y46_N5                                ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y46_N0                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                      ; FF_X35_Y46_N50                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                      ; FF_X35_Y46_N32                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                      ; FF_X35_Y46_N35                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                      ; FF_X35_Y46_N17                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                      ; FF_X35_Y46_N14                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y47_N54                          ; 77      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y46_N57                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y47_N45                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y46_N36                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y46_N30                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y46_N21                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y46_N33                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ; FF_X47_Y46_N56                               ; 80      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y46_N3                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                     ; FF_X47_Y46_N47                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                     ; FF_X47_Y46_N44                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                     ; FF_X47_Y46_N17                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                     ; FF_X47_Y46_N14                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                     ; FF_X47_Y46_N53                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y42_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y42_N9                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y55_N15                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y62_N39                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y62_N57                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y62_N33                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y62_N48                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y59_N12                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y59_N15                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y59_N18                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y62_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y59_N48                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y59_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y59_N42                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y62_N9                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y59_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y59_N2                                ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y59_N14                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y59_N17                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y59_N5                                ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N8                                ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y59_N36                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N59                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N29                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N35                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N32                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N26                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N56                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N11                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y59_N41                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|write                                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y58_N21                          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_nios2_resetreq_pio:nios2_resetreq_pio|always0~1                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y32_N21                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_avalon_mm_bridge:mm_bridge_for_hps|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y28_N36                         ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_avalon_mm_bridge:mm_bridge_for_hps|use_reg                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X33_Y30_N8                                ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_avalon_mm_bridge:mm_bridge_for_hps|wait_rise                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y28_N39                         ; 54      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y17_N36                          ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X8_Y8_N56                                 ; 438     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X31_Y27_N47                               ; 134     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X31_Y27_N17                               ; 875     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[0]~8                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y27_N21                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[5]~3                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y28_N45                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr[5]~0                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y27_N54                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y28_N21                          ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~3                                                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y28_N18                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y27_N54                          ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always7~0                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y24_N27                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y25_N42                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                                                                            ; FF_X43_Y29_N25                               ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk~0                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y28_N51                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                                                                            ; FF_X43_Y29_N8                                ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                                                                                    ; FF_X37_Y28_N23                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y27_N21                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[11]~1                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y27_N3                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[3]~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y27_N57                         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[5]~0                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y27_N0                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[2]~8                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y25_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]~3                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y25_N0                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr[2]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y25_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y30_N33                          ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~3                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y28_N39                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y25_N51                          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always7~0                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y25_N57                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y30_N30                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y25_N45                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                                                                              ; FF_X43_Y30_N25                               ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                                                                              ; FF_X43_Y30_N56                               ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                                                                                      ; FF_X45_Y28_N59                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y25_N3                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[11]~1                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y25_N18                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[6]~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y25_N9                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[7]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y25_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|wb_dat_o[3]~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y27_N30                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[0]~8                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y26_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]~3                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y26_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr[2]~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y26_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y28_N18                          ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~3                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y26_N3                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y24_N21                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y27_N21                          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y27_N51                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y26_N51                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                                                                                ; FF_X48_Y26_N16                               ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                                                                          ; FF_X48_Y26_N7                                ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                                                                                  ; FF_X45_Y26_N11                               ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[6]~8                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y26_N45                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[8]~9                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y26_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[0]~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y26_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|wb_dat_o[6]~2                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y24_N36                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|cr[0]~9                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y24_N39                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|cr[4]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y23_N39                          ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|cr[4]~4                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y24_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|ctr[7]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y24_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~3                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N9                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y21_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y23_N24                          ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y23_N51                         ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y21_N18                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                                                                                            ; FF_X40_Y21_N22                               ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                                                                                      ; FF_X40_Y21_N25                               ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                                                                                              ; FF_X42_Y22_N14                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|prer[3]~1                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y24_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|prer[8]~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y24_N45                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:water_i2c|i2c_master_top:i2c_master_top_inst|txr[5]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y24_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y19_N45                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y12_N42                           ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y12_N57                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y12_N54                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y24_N21                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y23_N8                                ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y24_N12                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y19_N24                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X24_Y24_N35                               ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                           ; LABCELL_X24_Y24_N6                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                           ; MLABCELL_X21_Y19_N36                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y24_N0                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y19_N51                          ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_led_pio:led_pio|always0~2                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y26_N24                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:light_int|always1~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y24_N24                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_light_int:mpu_int|always1~0                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y23_N6                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y25_N0                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y26_N48                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y25_N21                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:mm_bridge_for_hps_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y28_N45                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y23_N30                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y23_N48                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y26_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0|top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y26_N57                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y24_N30                          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                      ; FF_X23_Y27_N26                               ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y26_N51                          ; 57      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                   ; FF_X18_Y26_N56                               ; 60      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src1[26]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y26_N21                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_src2[9]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y24_N21                          ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y24_N27                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                                               ; FF_X22_Y27_N44                               ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y27_N36                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                                                  ; FF_X15_Y26_N50                               ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y23_N27                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                                                               ; FF_X17_Y23_N26                               ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y26_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y26_N30                         ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                      ; FF_X22_Y27_N14                               ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                          ; FF_X22_Y27_N17                               ; 58      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y27_N3                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y24_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y27_N24                          ; 17      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y24_N54                         ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                   ; FF_X23_Y26_N53                               ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk|jxuir                  ; FF_X10_Y18_N31                               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X10_Y18_N3                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_a~2 ; LABCELL_X11_Y18_N12                          ; 15      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X10_Y15_N12                          ; 38      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X10_Y18_N38                               ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|sr[21]~17                    ; LABCELL_X2_Y14_N33                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|sr[2]~7                      ; LABCELL_X10_Y18_N27                          ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|sr[2]~8                      ; LABCELL_X10_Y18_N42                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|sr[37]~13                    ; LABCELL_X2_Y14_N36                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck|sr~18                        ; LABCELL_X2_Y14_N24                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                ; LABCELL_X16_Y18_N42                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                           ; LABCELL_X16_Y18_N0                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break|break_readreg[3]~0                                                                                                                               ; LABCELL_X11_Y18_N15                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break|break_readreg[3]~1                                                                                                                               ; MLABCELL_X6_Y14_N27                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[17]~9                                                                                                                                          ; LABCELL_X12_Y18_N51                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                          ; LABCELL_X10_Y18_N33                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[31]~4                                                                                                                                          ; LABCELL_X12_Y16_N27                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                       ; LABCELL_X10_Y8_N15                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                         ; MLABCELL_X15_Y18_N15                         ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y26_N3                           ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated|decode_8la:decode3|w_anode1088w[2]                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y26_N0                           ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated|decode_8la:decode3|w_anode1096w[2]                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y26_N30                          ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated|decode_8la:decode3|w_anode1104w[2]                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y26_N33                          ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|wren~1                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y26_N54                          ; 128     ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_shared_memory:shared_memory|wren2~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y28_N21                         ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_shared_memory:shared_memory|wren~0                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y27_N24                         ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y24_N39                          ; 45      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y24_N51                         ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y27_N27                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y27_N9                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y27_N24                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y27_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                              ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                      ; PIN_V11                               ; 4697    ; Global Clock         ; GCLK6            ; --                        ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 89      ; Global Clock         ; GCLK10           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1224    ;
; altera_internal_jtag~TCKUTAP                                                                                                                                             ; 962     ;
; top_qsys:u0|top_qsys_nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                           ; 875     ;
; top_qsys:u0|top_qsys_hps_system:hps_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 582     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                                                            ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                                                           ; M10K_X26_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                                                           ; M10K_X26_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                                                           ; M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                                                                                                           ; M10K_X41_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                                                           ; M10K_X26_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_jtag_uart:jtag_uart|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                                                           ; M10K_X26_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                                                                                           ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                                                           ; M10K_X14_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_nios2_gen2:nios2_gen2|top_qsys_nios_system_nios2_gen2_cpu:cpu|top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                                                           ; M10K_X14_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_89v1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0     ; C:/Users/kedic/Desktop/em023_mucilage/software/em023_mucilage/mem_init/top_qsys_nios_system_onchip_memory2.hex ; M10K_X26_Y31_N0, M10K_X26_Y35_N0, M10K_X38_Y37_N0, M10K_X26_Y37_N0, M10K_X58_Y16_N0, M10K_X41_Y22_N0, M10K_X58_Y18_N0, M10K_X41_Y14_N0, M10K_X49_Y27_N0, M10K_X49_Y23_N0, M10K_X49_Y25_N0, M10K_X49_Y26_N0, M10K_X14_Y20_N0, M10K_X14_Y19_N0, M10K_X26_Y19_N0, M10K_X14_Y23_N0, M10K_X58_Y19_N0, M10K_X41_Y13_N0, M10K_X49_Y16_N0, M10K_X58_Y17_N0, M10K_X41_Y29_N0, M10K_X38_Y34_N0, M10K_X41_Y34_N0, M10K_X38_Y33_N0, M10K_X38_Y25_N0, M10K_X38_Y27_N0, M10K_X26_Y24_N0, M10K_X38_Y26_N0, M10K_X14_Y27_N0, M10K_X14_Y29_N0, M10K_X26_Y25_N0, M10K_X14_Y24_N0, M10K_X58_Y21_N0, M10K_X58_Y22_N0, M10K_X49_Y21_N0, M10K_X38_Y24_N0, M10K_X38_Y15_N0, M10K_X26_Y16_N0, M10K_X38_Y18_N0, M10K_X26_Y15_N0, M10K_X38_Y22_N0, M10K_X41_Y18_N0, M10K_X41_Y24_N0, M10K_X41_Y26_N0, M10K_X41_Y19_N0, M10K_X38_Y23_N0, M10K_X41_Y20_N0, M10K_X26_Y21_N0, M10K_X26_Y17_N0, M10K_X38_Y20_N0, M10K_X26_Y23_N0, M10K_X26_Y20_N0, M10K_X41_Y31_N0, M10K_X58_Y20_N0, M10K_X49_Y31_N0, M10K_X58_Y31_N0, M10K_X38_Y16_N0, M10K_X38_Y14_N0, M10K_X38_Y21_N0, M10K_X38_Y19_N0, M10K_X49_Y33_N0, M10K_X58_Y32_N0, M10K_X41_Y32_N0, M10K_X58_Y33_N0, M10K_X26_Y22_N0, M10K_X14_Y28_N0, M10K_X14_Y30_N0, M10K_X14_Y22_N0, M10K_X41_Y21_N0, M10K_X49_Y18_N0, M10K_X38_Y17_N0, M10K_X49_Y17_N0, M10K_X41_Y27_N0, M10K_X41_Y28_N0, M10K_X38_Y29_N0, M10K_X38_Y28_N0, M10K_X41_Y16_N0, M10K_X41_Y23_N0, M10K_X49_Y22_N0, M10K_X49_Y19_N0, M10K_X41_Y17_N0, M10K_X49_Y15_N0, M10K_X49_Y20_N0, M10K_X41_Y15_N0, M10K_X41_Y30_N0, M10K_X38_Y30_N0, M10K_X49_Y28_N0, M10K_X49_Y29_N0, M10K_X14_Y16_N0, M10K_X38_Y13_N0, M10K_X14_Y17_N0, M10K_X14_Y21_N0, M10K_X58_Y23_N0, M10K_X49_Y24_N0, M10K_X58_Y24_N0, M10K_X41_Y25_N0, M10K_X58_Y25_N0, M10K_X58_Y28_N0, M10K_X58_Y27_N0, M10K_X58_Y26_N0, M10K_X49_Y32_N0, M10K_X58_Y30_N0, M10K_X49_Y38_N0, M10K_X49_Y34_N0, M10K_X14_Y36_N0, M10K_X14_Y35_N0, M10K_X26_Y36_N0, M10K_X14_Y37_N0, M10K_X26_Y32_N0, M10K_X49_Y30_N0, M10K_X26_Y30_N0, M10K_X58_Y29_N0, M10K_X38_Y36_N0, M10K_X41_Y35_N0, M10K_X49_Y36_N0, M10K_X49_Y35_N0, M10K_X41_Y36_N0, M10K_X38_Y31_N0, M10K_X38_Y38_N0, M10K_X41_Y38_N0, M10K_X14_Y33_N0, M10K_X38_Y32_N0, M10K_X38_Y35_N0, M10K_X41_Y37_N0, M10K_X14_Y34_N0, M10K_X26_Y34_N0, M10K_X14_Y32_N0, M10K_X14_Y31_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; top_qsys:u0|top_qsys_nios_system:nios_system|top_qsys_nios_system_shared_memory:shared_memory|altsyncram:the_altsyncram|altsyncram_m872:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                                                                                                           ; M10K_X26_Y28_N0, M10K_X26_Y27_N0, M10K_X26_Y26_N0, M10K_X26_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 16,910 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 339 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 5,642 / 119,108 ( 5 % )   ;
; C4 interconnects                            ; 3,601 / 56,300 ( 6 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,271 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 138 / 287 ( 48 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 327 / 852 ( 38 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 122 / 156 ( 78 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 13 / 28 ( 46 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,578 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 483 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 618 / 20,720 ( 3 % )      ;
; R3 interconnects                            ; 7,710 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 11,193 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 19 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 137          ; 0            ; 137          ; 0            ; 32           ; 213       ; 137          ; 0            ; 213       ; 213       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 20           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 118          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 213          ; 76           ; 213          ; 181          ; 0         ; 76           ; 213          ; 0         ; 0         ; 188          ; 167          ; 213          ; 213          ; 213          ; 188          ; 167          ; 213          ; 213          ; 213          ; 193          ; 167          ; 142          ; 213          ; 213          ; 213          ; 213          ; 95           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MPU_CS_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MPU_FSYNC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; BT_UART_RX          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BT_UART_TX          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; UART2USB_CTS        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART2USB_RTS        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; UART2USB_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART2USB_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; WIFI_EN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; WIFI_RST_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; WIFI_UART0_CTS      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_UART0_RTS      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; WIFI_UART0_RX       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_UART0_TX       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; WIFI_UART1_RX       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; water_cs_pin        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LSENSOR_SCL         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LSENSOR_SDA         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; RH_TEMP_I2C_SCL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; RH_TEMP_I2C_SDA     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MPU_SCL_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MPU_SDA_SDI         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO_14       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO_15       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; BT_KEY              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TMD_D[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MPU_AD0_SDO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RH_TEMP_DRDY_n      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_INT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LSENSOR_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 1098.3            ;
; FPGA_CLK1_50            ; FPGA_CLK1_50         ; 602.6             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 72.3              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 2.032             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; 2.004             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; 1.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.947             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.947             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.947             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; 1.942             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.907             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.895             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; 1.895             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.894             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.891             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                               ; 1.880             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.870             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.870             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.864             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.856             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.852             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.829             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.793             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.782             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.741             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 1.722             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                ; 1.717             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.670             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                     ; 1.670             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                     ; 1.668             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                               ; 1.630             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                               ; 1.610             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                               ; 1.589             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                          ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; 1.559             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.558             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.551             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.527             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.507             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                       ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                ; 1.445             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                        ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                   ; 1.427             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                  ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                               ; 1.404             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                               ; 1.404             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                               ; 1.404             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                               ; 1.404             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                               ; 1.404             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                           ; 1.391             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.375             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                   ; 1.374             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ; 1.371             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; 1.365             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; 1.365             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ; 1.356             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                   ; 1.351             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.347             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; 1.342             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                              ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                              ; 1.342             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                              ; 1.342             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                 ; 1.341             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.340             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ; 1.340             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; 1.331             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 1.330             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                ; 1.329             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                ; 1.327             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                               ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                               ; 1.320             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                      ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                               ; 1.320             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.320             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; 1.315             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                           ; 1.314             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                   ; 1.314             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.313             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.313             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.313             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.307             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                    ; 1.306             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                    ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                    ; 1.306             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ; 1.305             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                    ; 1.304             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.301             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 1.300             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 1.300             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ; 1.299             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ; 1.299             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.299             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                          ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                              ; 1.293             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2]                                                                          ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                              ; 1.292             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; 1.290             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.290             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                  ; 1.289             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 1.285             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; 1.282             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.282             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.278             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ; 1.275             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.273             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 1.273             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.271             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.265             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                 ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                     ; 1.264             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                                                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                                ; 1.264             ;
; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                ; top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                ; 1.264             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Module5_Sample_HW"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 209 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 58
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 87 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 4749 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'top_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.sdc'
Info (332104): Reading SDC File: 'top_qsys/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_system|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_system|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc Line: 72
Info (332104): Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|rd_clk_1  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|rd_clk_2  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|rd_clk_3  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|wr_clk_1  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|wr_clk_2  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|f2sdram|wr_clk_3  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|fpga2hps|clk  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|hps_system|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 21 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type Block RAM
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:26
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:40
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:25
Info (11888): Total time spent on timing analysis during the Fitter is 27.64 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:31
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 83
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 29
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 30
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 31
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 32
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 33
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 34
    Info (169065): Pin BT_KEY has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 115
    Info (169065): Pin TMD_D[0] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin TMD_D[1] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin TMD_D[2] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin TMD_D[3] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin TMD_D[4] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin TMD_D[5] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin TMD_D[6] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin TMD_D[7] has a permanently disabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 118
    Info (169065): Pin MPU_AD0_SDO has a permanently enabled output enable File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 105
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 52
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 53
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 53
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 53
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 53
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/kedic/Desktop/em023_mucilage/top.v Line: 54
Info (144001): Generated suppressed messages file C:/Users/kedic/Desktop/em023_mucilage/output_files/Module5_Sample_HW.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 135 warnings
    Info: Peak virtual memory: 8707 megabytes
    Info: Processing ended: Wed Apr 20 21:10:05 2022
    Info: Elapsed time: 00:03:51
    Info: Total CPU time (on all processors): 00:18:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/kedic/Desktop/em023_mucilage/output_files/Module5_Sample_HW.fit.smsg.


