Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  3 09:45:06 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell prescaler[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) prescaler_reg[0]/CLR, prescaler_reg[10]/CLR, prescaler_reg[11]/CLR, prescaler_reg[12]/CLR, prescaler_reg[13]/CLR, prescaler_reg[14]/CLR, prescaler_reg[1]/CLR, prescaler_reg[2]/CLR, prescaler_reg[3]/CLR, prescaler_reg[4]/CLR, prescaler_reg[5]/CLR, prescaler_reg[6]/CLR, prescaler_reg[7]/CLR, prescaler_reg[8]/CLR, prescaler_reg[9]/CLR (the first 15 of 15 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on row[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on row[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on row[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on row[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on row[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on row[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on row[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on row[7] relative to clock(s) sys_clk_pin
Related violations: <none>


