A novel digital loop filter architecture for bang-bang ADPLL.	Moataz Abdelfattah,Maged Ghoneima,Yehea I. Ismail,Amr Lotfy,Mohamed Abdelsalam,Mohamed Abdel-moneum,Nasser A. Kurd,Greg Taylor	10.1109/SOCC.2012.6398378
Schematic-driven physical verification: Fully automated solution for analog IC design.	Ahmed Arafa,Hend Wagieh,Rami Fathy Salem,John Ferguson,Doug Morgan,Mohab H. Anis,Mohamed Dessouky	10.1109/SOCC.2012.6398358
Reconfigurable RRAM for LUT logic mapping: A case study for reliability enhancement.	Matthew Catanzaro,Dhireesha Kudithipudi	10.1109/SOCC.2012.6398384
An energy-efficient level converter with high thermal variation immunity for sub-threshold to super-threshold operation.	Mei-Wei Chen,Ming-Hung Chang,Yuan-Hua Chu,Wei Hwang	10.1109/SOCC.2012.6398368
Neuromorphic computing: A SoC scaling path for the next decades.	Yiran Chen 0001,Qing Wu	10.1109/SOCC.2012.6398364
On-chip self-calibrated process-temperature sensor for TSV 3D integration.	Tzu-Ting Chiang,Po-Tsang Huang,Ching-Te Chuang,Kuan-Neng Chen,Jin-Chern Chiou,Kuo-Hua Chen,Chi-Tsung Chiu,Ho-Ming Tong,Wei Hwang	10.1109/SOCC.2012.6398338
Aging-aware reliable multiplier design.	Yu-Hung Cho,Ing-Chao Lin,Yi-Ming Yang	10.1109/SOCC.2012.6398335
Multi-objective optimization of radio-frequency front-ends.	Josef Dobes,Jan Míchal,Viera Biolková	10.1109/SOCC.2012.6398346
Limitations of integrating field induced aggregation based fault repair automatons with integrated circuits.	Aveek Dutta,Sanjiv Sambandan	10.1109/SOCC.2012.6398385
SOLARCAP: Super capacitor buffering of solar energy for self-sustainable field systems.	Amal Fahad,Tolga Soyata,Tai Wang,Gaurav Sharma 0001,Wendi B. Heinzelman,Kai Shen	10.1109/SOCC.2012.6398354
A stable chip-ID generating physical uncloneable function using random address errors in SRAM.	Hidehiro Fujiwara,Makoto Yabuuchi,Yasumasa Tsukamoto,Hirofumi Nakano,Toru Owada,Hiroyuki Kawai,Koji Nii	10.1109/SOCC.2012.6398399
Methodology to determine dominant noise source in a system-on-chip based implantable device.	Zhihua Gan,Emre Salman,Milutin Stanacevic	10.1109/SOCC.2012.6398394
Plenary speaker: Connectivity driven systems: On-chip, off-chip and in-between.	Robert E. Geer	10.1109/SOCC.2012.6398345
Evaluation of layout design styles using a quality design metric.	Sergio Gómez,Francesc Moll	10.1109/SOCC.2012.6398396
Variation-and-aging aware low power embedded SRAM for multimedia applications.	Na Gong,Shixiong Jiang,Anoosha Challapalli,Manpinder Panesar,Ramalingam Sridhar	10.1109/SOCC.2012.6398371
Efficient fault emulation using automatic pre-injection memory access analysis.	Johannes Grinschgl,Armin Krieg,Christian Steger,Reinhold Weiss,Holger Bock,Josef Haid	10.1109/SOCC.2012.6398361
Plenary speaker: Low power solutions for a smarter future.	Richard Grisenthwaite	10.1109/SOCC.2012.6398343
Workload and task characterization based on operation modes timing analysis.	Gustavo Patino Alvarez,Jorge González,Jiang Chau Wang,Marius Strum	10.1109/SOCC.2012.6398356
Synthesizable delay line architectures for digitally controlled voltage regulators.	Omar Haridy,Harish Krishnamurthy,Amr Helmy,Yehea Ismail	10.1109/SOCC.2012.6398374
Efficient generation of analog circuit models for accelerated mixed-signal simulation.	Stefan Hoelldampf,Hyun-Sek Lukas Lee,Daniel Zaum,Markus Olbrich,Erich Barke	10.1109/SOCC.2012.6398386
Stacking memory architecture exploration for three-dimensional integrated circuit in 3-D PAC.	Hsien-Ching Hsieh,Po-Han Huang,Chi-Hung Lin,Huang-Lun Lin	10.1109/SOCC.2012.6398334
A novel design flow for a 3D heterogeneous system prototyping platform.	Chun-Ming Huang,Chih-Chyau Yang,Chien-Ming Wu,Chun-Chieh Chiu,Yi-Jun Liu,Chun-Chieh Chu,Nien-Hsiang Chang,Wen-Ching Chen,Chih-Hsing Lin,Hua-Hsin Luo	10.1109/SOCC.2012.6398375
ADPLL variables determinations based on phase noise, spur and locking time.	Bo Jiang,Tian Xia	10.1109/SOCC.2012.6398377
An FPGA implementation for a high-speed optical link with a PCIe interface.	Edin Kadric,Naraig Manjikian,Zeljko Zilic	10.1109/SOCC.2012.6398376
Gray-level image recognition on a dynamically reconfigurable vision architecture.	Yuki Kamikubo,Minoru Watanabe,Shoji Kawahito	10.1109/SOCC.2012.6398381
Efficient, snoopless, System-on-Chip coherence.	Stefanos Kaxiras,Alberto Ros	10.1109/SOCC.2012.6398353
Efficient high-speed current-mode links for network-on-chip performance optimization.	Hamed Sajjadi Kia,Cristinel Ababei	10.1109/SOCC.2012.6398387
Neural recording system with low-noise analog front-end and comparator-based cyclic ADC.	Susie Kim,Seung-In Na,Tae-Hoon Kim,Hyunjoong Lee,Sunkwon Kim,Cyuyeol Rhee,Suhwan Kim	10.1109/SOCC.2012.6398393
A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning.	Yongtae Kim,Yong Zhang 0049,Peng Li 0001	10.1109/SOCC.2012.6398336
Native-conflict-avoiding track routing for double patterning technology.	Bi-Ting Lai,Tai-Hung Li,Tai-Chen Chen	10.1109/SOCC.2012.6398340
Memristor in neuromorphic computing.	Hai Li 0001	10.1109/SOCC.2012.6398367
A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.	Yung-Wei Lin,Hao-I Yang,Mao-Chih Hsia,Yi-Wei Lin,Chien-Hen Chen,Ching-Te Chuang,Wei Hwang,Nan-Chun Lien,Kuen-Di Lee,Wei-Chiang Shih,Ya-Ping Wu,Wen-Ta Lee,Chih-Chiang Hsu	10.1109/SOCC.2012.6398351
Interconnect compression and its benefits for multi-core systems.	Jiangjiang Liu 0002,Jianyong Zhang	10.1109/SOCC.2012.6398389
A better-than-worst-case circuit design methodology using timing-error speculation and frequency adaptation.	Sebastian M. Londono,José Pineda de Gyvez	10.1109/SOCC.2012.6398370
Design of interlock-free combined allocators for Networks-on-Chip.	Ye Lu 0003,Changlin Chen,John V. McCanny,Sakir Sezer	10.1109/SOCC.2012.6398332
Invited talk: Noise and mismatch in sub 28nm silicon processes.	Andrew Marshall	10.1109/SOCC.2012.6398383
A power-area analysis of NoCs in FPGAs.	M. Binesh Marvasti,Ted H. Szymanski	10.1109/SOCC.2012.6398325
Lightweight energy prediction framework for solar-powered wireless sensor networks.	Cory E. Merkel,Dhireesha Kudithipudi,Andres Kwasinski	10.1109/SOCC.2012.6398397
Keynote speaker: Driving innovation in the &quot;post-silicon&quot; world.	Bernard S. Meyerson	10.1109/SOCC.2012.6398342
A 1.7GS/s 6-bit Flash A/D converter with distributed offset cancelling sample-and-hold.	Lampros Mountrichas,Th. Laopoulos,Stilianos Siskos	10.1109/SOCC.2012.6398379
DVFS-enabled sustainable wireless NoC architecture.	Jacob Murray,Partha Pratim Pande,Behrooz A. Shirazi	10.1109/SOCC.2012.6398326
Reconfigurable framework for high-bandwidth stream-oriented data processing.	Alexander Mykyta,Dorin Patru,Eli Saber,Gene Roylance,Brad Larson	10.1109/SOCC.2012.6398391
An on-chip 250 mA 40 nm CMOS digital LDO using dynamic sampling clock frequency scaling with offset-free TDC-based voltage sensor.	Kazuo Otsuga,Masafumi Onouchi,Yasuto Igarashi,Toyohito Ikeya,Sadayuki Morita,Koichiro Ishibashi,Kazumasa Yanagisawa	10.1109/SOCC.2012.6398369
Design of a sensor node crypto processor for IEEE 802.15.4 applications.	Goran Panic,Thomas Basmer,Schomann Henry,Steffen Peter,Frank Vater,Klaus Tittelbach-Helmrich	10.1109/SOCC.2012.6398350
STT-MRAM memory cells with enhanced on/off ratio.	Ravi Patel,Engin Ipek,Eby G. Friedman	10.1109/SOCC.2012.6398400
Variation tolerant self-adaptive clock generation architecture based on a ring oscillator.	Jordi Perez-Puigdemont,Antonio Calomarde,Francesc Moll	10.1109/SOCC.2012.6398341
Design of an NoC with on-chip photonic interconnects using adaptive CDMA links.	Soumyajit Poddar,Prasun Ghosal,Priyajit Mukherjee,Suman Samui,Hafizur Rahaman 0001	10.1109/SOCC.2012.6398331
A massive parallel neuromorphic computing model for intelligent text recognition.	Qinru Qiu	10.1109/SOCC.2012.6398366
Calibration of propagation delay of flip-flops.	Tamer Ragheb,Andrew Marshall	10.1109/SOCC.2012.6398339
Low power 6T-SRAM with tree address decoder using a new equalizer precharge scheme.	Yuan Ren,Michael Gansen,Tobias G. Noll	10.1109/SOCC.2012.6398352
Exploiting memristive device behavior for emerging digital logic and memory applications.	Garrett S. Rose	10.1109/SOCC.2012.6398365
Multi-Clock DFT architecture for interface characterization and power.	Christopher Ryan,Kris Monsen,Scott Smith,Henry So	10.1109/SOCC.2012.6398359
Design of near threshold All Digital Delay Locked Loops.	Mehdi Sadi,Mircea Stan	10.1109/SOCC.2012.6398398
Design space exploration for robust power delivery in TSV based 3-D systems-on-chip.	Suhas M. Satheesh,Emre Salman	10.1109/SOCC.2012.6398327
A 1.62/2.7/5.4Gbps clock and data recovery circuit for DisplayPort 1.2.	Jin-Cheol Seo,Sang-Soon Im,Kwan-Hee Yoon,Seung-Wook Oh,Taek-Joon An,Gi-Yeol Bae,Jin-Ku Kang	10.1109/SOCC.2012.6398380
A read-assist write-back voltage sense amplifier for low voltage-operated SRAMs.	Tahseen Shakir,Manoj Sachdev	10.1109/SOCC.2012.6398382
Optimal power-constrained SoC test schedules with customizable clock rates.	Vijay Sheshadri,Vishwani D. Agrawal,Prathima Agrawal	10.1109/SOCC.2012.6398360
pbCAM: Probabilistically-banked Content Addressable Memory.	Tolga Soyata,John C. Liobe	10.1109/SOCC.2012.6398372
Continuous-time single-symbol IR-UWB symbol detection.	Shanthi Sudalaiyandi,Tuan Anh Vu,Håkon A. Hjortland,Øivind Næss,Tor Sverre Lande	10.1109/SOCC.2012.6398347
Intellectual property protection and security of SoCs - An embedded tutorial.	Susmita Sur-Kolay	10.1109/SOCC.2012.6398363
A 1Gbps FPGA-based wireless baseband MIMO transceiver.	Ciaran Toal,Sakir Sezer,Dwayne Burns,Pei Xiao,Vincent F. Fusco	10.1109/SOCC.2012.6398348
An approach for quantitative optimization of highly efficient dedicated CORDIC macros as SoC building blocks.	Upasna Vishnoi,Michael Meixner,Tobias G. Noll	10.1109/SOCC.2012.6398355
MAZENOC: Novel approach for fault-tolerant NOC routing.	Eduardo Weber Wächter,Fernando Gehm Moraes	10.1109/SOCC.2012.6398333
A testability-aware low power architecture.	Gang Wang,Jian Wang,Zi-Chu Qi	10.1109/SOCC.2012.6398392
&quot;Free&quot; Razor: A novel adaptive voltage scaling low power technique for data path SoC designs.	Yuejian Wu,Sandy Thomson,Han Sun,David Krause,Song Yu,George Kurio	10.1109/SOCC.2012.6398373
A scalable electrical characterization method for inter-strata interconnects in 3-D ICs.	Tian Xia 0005,Guoan Wang	10.1109/SOCC.2012.6398328
Mutation-analysis driven functional verification of a soft microprocessor.	Tao Xie 0006,Wolfgang Müller 0003,Florian Letombe	10.1109/SOCC.2012.6398362
Direction-constrained layer assignment for rectangle escape routing.	Jin-Tai Yan,Zhi-Wei Chen	10.1109/SOCC.2012.6398357
Implementation of a network flow lookup circuit for next-generation packet classifiers.	Xin Yang 0010,Sakir Sezer	10.1109/SOCC.2012.6398349
Plenary speaker: Era of SoCs: What is next?	Raj Yavatkar	10.1109/SOCC.2012.6398344
A novel flexible foldable systolic architecture FIR filters generator.	Hang Yin,Weitao Du,Yu Hen Hu,Rui Lv	10.1109/SOCC.2012.6398337
Ventti: A vertically integrated framework for simulation and optimization of networks-on-Chip.	Young-Jin Yoon,Nicola Concer,Luca P. Carloni	10.1109/SOCC.2012.6398390
A wide tuning range QCCO based on CMOS active inductors.	Jun Zhang,Huihua Liu	10.1109/SOCC.2012.6398395
Design of a scalable RF microarchitecture for heterogeneous MPSoCs.	Dan Zhao 0001,Yi Wang 0007	10.1109/SOCC.2012.6398330
Electrical and fluidic microbumps and interconnects for 3D-IC and silicon interposer.	Li Zheng,Muhannad S. Bakir	10.1109/SOCC.2012.6398388
A sensor-less NBTI mitigation methodology for NoC architectures.	Davide Zoni,William Fornaciari	10.1109/SOCC.2012.6398329
IEEE 25th International SOC Conference, SOCC 2012, Niagara Falls, NY, USA, September 12-14, 2012	Ramalingam Sridhar,Norbert Schuhmann,Kaijian Shi	
