module my_dff (input clk, input d, output reg q);
    always @(posedge clk) begin
        q <= d;
    end
endmodule

module top_module (input clk, input d, output q);
    wire q0, q1;
    
    // First instance: loads the external d input
    my_dff dff0 (
        .clk(clk),
        .d(d),
        .q(q0)
    );
    
    // Second instance: shift left using output of first
    my_dff dff1 (
        .clk(clk),
        .d(q0),
        .q(q1)
    );
    
    // Third instance: final stage outputs to q
    my_dff dff2 (
        .clk(clk),
        .d(q1),
        .q(q)
    );
    
endmodule