
traffic_light.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002edc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000006e  00800060  00002edc  00002f70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  008000ce  008000ce  00002fde  2**0
                  ALLOC
  3 .stab         000026a0  00000000  00000000  00002fe0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001002  00000000  00000000  00005680  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006682  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000067c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006932  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000857b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009466  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a214  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a374  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a601  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000adcf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 bf 13 	jmp	0x277e	; 0x277e <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 1b 13 	jmp	0x2636	; 0x2636 <__vector_10>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ed       	ldi	r30, 0xDC	; 220
      68:	fe e2       	ldi	r31, 0x2E	; 46
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 3c       	cpi	r26, 0xCE	; 206
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ae ec       	ldi	r26, 0xCE	; 206
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 3d       	cpi	r26, 0xD8	; 216
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 15 14 	call	0x282a	; 0x282a <main>
      8a:	0c 94 6c 17 	jmp	0x2ed8	; 0x2ed8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 35 17 	jmp	0x2e6a	; 0x2e6a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a8 e8       	ldi	r26, 0x88	; 136
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 51 17 	jmp	0x2ea2	; 0x2ea2 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 41 17 	jmp	0x2e82	; 0x2e82 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 5d 17 	jmp	0x2eba	; 0x2eba <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 41 17 	jmp	0x2e82	; 0x2e82 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 5d 17 	jmp	0x2eba	; 0x2eba <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 35 17 	jmp	0x2e6a	; 0x2e6a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	88 e8       	ldi	r24, 0x88	; 136
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 51 17 	jmp	0x2ea2	; 0x2ea2 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 41 17 	jmp	0x2e82	; 0x2e82 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 5d 17 	jmp	0x2eba	; 0x2eba <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 41 17 	jmp	0x2e82	; 0x2e82 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 5d 17 	jmp	0x2eba	; 0x2eba <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 41 17 	jmp	0x2e82	; 0x2e82 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 5d 17 	jmp	0x2eba	; 0x2eba <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 45 17 	jmp	0x2e8a	; 0x2e8a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 61 17 	jmp	0x2ec2	; 0x2ec2 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <CLCD_voidInit>:
#include "CLCD_extrachar.h"
#include <util/delay.h>


void CLCD_voidInit(void)
{
     b46:	0f 93       	push	r16
     b48:	1f 93       	push	r17
     b4a:	df 93       	push	r29
     b4c:	cf 93       	push	r28
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	c6 54       	subi	r28, 0x46	; 70
     b54:	d0 40       	sbci	r29, 0x00	; 0
     b56:	0f b6       	in	r0, 0x3f	; 63
     b58:	f8 94       	cli
     b5a:	de bf       	out	0x3e, r29	; 62
     b5c:	0f be       	out	0x3f, r0	; 63
     b5e:	cd bf       	out	0x3d, r28	; 61
     b60:	fe 01       	movw	r30, r28
     b62:	ed 5b       	subi	r30, 0xBD	; 189
     b64:	ff 4f       	sbci	r31, 0xFF	; 255
     b66:	80 e0       	ldi	r24, 0x00	; 0
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	a4 e3       	ldi	r26, 0x34	; 52
     b6c:	b2 e4       	ldi	r27, 0x42	; 66
     b6e:	80 83       	st	Z, r24
     b70:	91 83       	std	Z+1, r25	; 0x01
     b72:	a2 83       	std	Z+2, r26	; 0x02
     b74:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     b76:	8e 01       	movw	r16, r28
     b78:	01 5c       	subi	r16, 0xC1	; 193
     b7a:	1f 4f       	sbci	r17, 0xFF	; 255
     b7c:	fe 01       	movw	r30, r28
     b7e:	ed 5b       	subi	r30, 0xBD	; 189
     b80:	ff 4f       	sbci	r31, 0xFF	; 255
     b82:	60 81       	ld	r22, Z
     b84:	71 81       	ldd	r23, Z+1	; 0x01
     b86:	82 81       	ldd	r24, Z+2	; 0x02
     b88:	93 81       	ldd	r25, Z+3	; 0x03
     b8a:	20 e0       	ldi	r18, 0x00	; 0
     b8c:	30 e0       	ldi	r19, 0x00	; 0
     b8e:	4a ef       	ldi	r20, 0xFA	; 250
     b90:	54 e4       	ldi	r21, 0x44	; 68
     b92:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     b96:	dc 01       	movw	r26, r24
     b98:	cb 01       	movw	r24, r22
     b9a:	f8 01       	movw	r30, r16
     b9c:	80 83       	st	Z, r24
     b9e:	91 83       	std	Z+1, r25	; 0x01
     ba0:	a2 83       	std	Z+2, r26	; 0x02
     ba2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     ba4:	fe 01       	movw	r30, r28
     ba6:	ff 96       	adiw	r30, 0x3f	; 63
     ba8:	60 81       	ld	r22, Z
     baa:	71 81       	ldd	r23, Z+1	; 0x01
     bac:	82 81       	ldd	r24, Z+2	; 0x02
     bae:	93 81       	ldd	r25, Z+3	; 0x03
     bb0:	20 e0       	ldi	r18, 0x00	; 0
     bb2:	30 e0       	ldi	r19, 0x00	; 0
     bb4:	40 e8       	ldi	r20, 0x80	; 128
     bb6:	5f e3       	ldi	r21, 0x3F	; 63
     bb8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bbc:	88 23       	and	r24, r24
     bbe:	2c f4       	brge	.+10     	; 0xbca <CLCD_voidInit+0x84>
		__ticks = 1;
     bc0:	81 e0       	ldi	r24, 0x01	; 1
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	9e af       	std	Y+62, r25	; 0x3e
     bc6:	8d af       	std	Y+61, r24	; 0x3d
     bc8:	46 c0       	rjmp	.+140    	; 0xc56 <CLCD_voidInit+0x110>
	else if (__tmp > 65535)
     bca:	fe 01       	movw	r30, r28
     bcc:	ff 96       	adiw	r30, 0x3f	; 63
     bce:	60 81       	ld	r22, Z
     bd0:	71 81       	ldd	r23, Z+1	; 0x01
     bd2:	82 81       	ldd	r24, Z+2	; 0x02
     bd4:	93 81       	ldd	r25, Z+3	; 0x03
     bd6:	20 e0       	ldi	r18, 0x00	; 0
     bd8:	3f ef       	ldi	r19, 0xFF	; 255
     bda:	4f e7       	ldi	r20, 0x7F	; 127
     bdc:	57 e4       	ldi	r21, 0x47	; 71
     bde:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     be2:	18 16       	cp	r1, r24
     be4:	64 f5       	brge	.+88     	; 0xc3e <CLCD_voidInit+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     be6:	fe 01       	movw	r30, r28
     be8:	ed 5b       	subi	r30, 0xBD	; 189
     bea:	ff 4f       	sbci	r31, 0xFF	; 255
     bec:	60 81       	ld	r22, Z
     bee:	71 81       	ldd	r23, Z+1	; 0x01
     bf0:	82 81       	ldd	r24, Z+2	; 0x02
     bf2:	93 81       	ldd	r25, Z+3	; 0x03
     bf4:	20 e0       	ldi	r18, 0x00	; 0
     bf6:	30 e0       	ldi	r19, 0x00	; 0
     bf8:	40 e2       	ldi	r20, 0x20	; 32
     bfa:	51 e4       	ldi	r21, 0x41	; 65
     bfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c00:	dc 01       	movw	r26, r24
     c02:	cb 01       	movw	r24, r22
     c04:	bc 01       	movw	r22, r24
     c06:	cd 01       	movw	r24, r26
     c08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c0c:	dc 01       	movw	r26, r24
     c0e:	cb 01       	movw	r24, r22
     c10:	9e af       	std	Y+62, r25	; 0x3e
     c12:	8d af       	std	Y+61, r24	; 0x3d
     c14:	0f c0       	rjmp	.+30     	; 0xc34 <CLCD_voidInit+0xee>
     c16:	88 ec       	ldi	r24, 0xC8	; 200
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	9c af       	std	Y+60, r25	; 0x3c
     c1c:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c1e:	8b ad       	ldd	r24, Y+59	; 0x3b
     c20:	9c ad       	ldd	r25, Y+60	; 0x3c
     c22:	01 97       	sbiw	r24, 0x01	; 1
     c24:	f1 f7       	brne	.-4      	; 0xc22 <CLCD_voidInit+0xdc>
     c26:	9c af       	std	Y+60, r25	; 0x3c
     c28:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c2a:	8d ad       	ldd	r24, Y+61	; 0x3d
     c2c:	9e ad       	ldd	r25, Y+62	; 0x3e
     c2e:	01 97       	sbiw	r24, 0x01	; 1
     c30:	9e af       	std	Y+62, r25	; 0x3e
     c32:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c34:	8d ad       	ldd	r24, Y+61	; 0x3d
     c36:	9e ad       	ldd	r25, Y+62	; 0x3e
     c38:	00 97       	sbiw	r24, 0x00	; 0
     c3a:	69 f7       	brne	.-38     	; 0xc16 <CLCD_voidInit+0xd0>
     c3c:	16 c0       	rjmp	.+44     	; 0xc6a <CLCD_voidInit+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c3e:	fe 01       	movw	r30, r28
     c40:	ff 96       	adiw	r30, 0x3f	; 63
     c42:	60 81       	ld	r22, Z
     c44:	71 81       	ldd	r23, Z+1	; 0x01
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c4e:	dc 01       	movw	r26, r24
     c50:	cb 01       	movw	r24, r22
     c52:	9e af       	std	Y+62, r25	; 0x3e
     c54:	8d af       	std	Y+61, r24	; 0x3d
     c56:	8d ad       	ldd	r24, Y+61	; 0x3d
     c58:	9e ad       	ldd	r25, Y+62	; 0x3e
     c5a:	9a af       	std	Y+58, r25	; 0x3a
     c5c:	89 af       	std	Y+57, r24	; 0x39
     c5e:	89 ad       	ldd	r24, Y+57	; 0x39
     c60:	9a ad       	ldd	r25, Y+58	; 0x3a
     c62:	01 97       	sbiw	r24, 0x01	; 1
     c64:	f1 f7       	brne	.-4      	; 0xc62 <CLCD_voidInit+0x11c>
     c66:	9a af       	std	Y+58, r25	; 0x3a
     c68:	89 af       	std	Y+57, r24	; 0x39
//#if CLCD_MODE==8
	_delay_ms(45);
	DIO_voidSetPortDirection(CLCD_DATA_PORT,PORT_DIR_OUTPUT);
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	6f ef       	ldi	r22, 0xFF	; 255
     c6e:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <DIO_voidSetPortDirection>
	DIO_voidSetPinDirection(CLCD_CONTROL_PORT,CLCD_RS,PIN_DIR_OUTPUT);
     c72:	82 e0       	ldi	r24, 0x02	; 2
     c74:	60 e0       	ldi	r22, 0x00	; 0
     c76:	41 e0       	ldi	r20, 0x01	; 1
     c78:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(CLCD_CONTROL_PORT,CLCD_RW,PIN_DIR_OUTPUT);
     c7c:	82 e0       	ldi	r24, 0x02	; 2
     c7e:	61 e0       	ldi	r22, 0x01	; 1
     c80:	41 e0       	ldi	r20, 0x01	; 1
     c82:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(CLCD_CONTROL_PORT,CLCD_EN,PIN_DIR_OUTPUT);
     c86:	82 e0       	ldi	r24, 0x02	; 2
     c88:	62 e0       	ldi	r22, 0x02	; 2
     c8a:	41 e0       	ldi	r20, 0x01	; 1
     c8c:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <DIO_voidSetPinDirection>

	//to return the cursor to his first pos in first line
	CLCD_voidSendCommand(Lcd_Home);
     c90:	82 e0       	ldi	r24, 0x02	; 2
     c92:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>
     c96:	80 e0       	ldi	r24, 0x00	; 0
     c98:	90 e0       	ldi	r25, 0x00	; 0
     c9a:	a0 e8       	ldi	r26, 0x80	; 128
     c9c:	bf e3       	ldi	r27, 0x3F	; 63
     c9e:	8d ab       	std	Y+53, r24	; 0x35
     ca0:	9e ab       	std	Y+54, r25	; 0x36
     ca2:	af ab       	std	Y+55, r26	; 0x37
     ca4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ca6:	6d a9       	ldd	r22, Y+53	; 0x35
     ca8:	7e a9       	ldd	r23, Y+54	; 0x36
     caa:	8f a9       	ldd	r24, Y+55	; 0x37
     cac:	98 ad       	ldd	r25, Y+56	; 0x38
     cae:	20 e0       	ldi	r18, 0x00	; 0
     cb0:	30 e0       	ldi	r19, 0x00	; 0
     cb2:	4a ef       	ldi	r20, 0xFA	; 250
     cb4:	54 e4       	ldi	r21, 0x44	; 68
     cb6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     cba:	dc 01       	movw	r26, r24
     cbc:	cb 01       	movw	r24, r22
     cbe:	89 ab       	std	Y+49, r24	; 0x31
     cc0:	9a ab       	std	Y+50, r25	; 0x32
     cc2:	ab ab       	std	Y+51, r26	; 0x33
     cc4:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     cc6:	69 a9       	ldd	r22, Y+49	; 0x31
     cc8:	7a a9       	ldd	r23, Y+50	; 0x32
     cca:	8b a9       	ldd	r24, Y+51	; 0x33
     ccc:	9c a9       	ldd	r25, Y+52	; 0x34
     cce:	20 e0       	ldi	r18, 0x00	; 0
     cd0:	30 e0       	ldi	r19, 0x00	; 0
     cd2:	40 e8       	ldi	r20, 0x80	; 128
     cd4:	5f e3       	ldi	r21, 0x3F	; 63
     cd6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     cda:	88 23       	and	r24, r24
     cdc:	2c f4       	brge	.+10     	; 0xce8 <CLCD_voidInit+0x1a2>
		__ticks = 1;
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	98 ab       	std	Y+48, r25	; 0x30
     ce4:	8f a7       	std	Y+47, r24	; 0x2f
     ce6:	3f c0       	rjmp	.+126    	; 0xd66 <CLCD_voidInit+0x220>
	else if (__tmp > 65535)
     ce8:	69 a9       	ldd	r22, Y+49	; 0x31
     cea:	7a a9       	ldd	r23, Y+50	; 0x32
     cec:	8b a9       	ldd	r24, Y+51	; 0x33
     cee:	9c a9       	ldd	r25, Y+52	; 0x34
     cf0:	20 e0       	ldi	r18, 0x00	; 0
     cf2:	3f ef       	ldi	r19, 0xFF	; 255
     cf4:	4f e7       	ldi	r20, 0x7F	; 127
     cf6:	57 e4       	ldi	r21, 0x47	; 71
     cf8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     cfc:	18 16       	cp	r1, r24
     cfe:	4c f5       	brge	.+82     	; 0xd52 <CLCD_voidInit+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d00:	6d a9       	ldd	r22, Y+53	; 0x35
     d02:	7e a9       	ldd	r23, Y+54	; 0x36
     d04:	8f a9       	ldd	r24, Y+55	; 0x37
     d06:	98 ad       	ldd	r25, Y+56	; 0x38
     d08:	20 e0       	ldi	r18, 0x00	; 0
     d0a:	30 e0       	ldi	r19, 0x00	; 0
     d0c:	40 e2       	ldi	r20, 0x20	; 32
     d0e:	51 e4       	ldi	r21, 0x41	; 65
     d10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d14:	dc 01       	movw	r26, r24
     d16:	cb 01       	movw	r24, r22
     d18:	bc 01       	movw	r22, r24
     d1a:	cd 01       	movw	r24, r26
     d1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d20:	dc 01       	movw	r26, r24
     d22:	cb 01       	movw	r24, r22
     d24:	98 ab       	std	Y+48, r25	; 0x30
     d26:	8f a7       	std	Y+47, r24	; 0x2f
     d28:	0f c0       	rjmp	.+30     	; 0xd48 <CLCD_voidInit+0x202>
     d2a:	88 ec       	ldi	r24, 0xC8	; 200
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	9e a7       	std	Y+46, r25	; 0x2e
     d30:	8d a7       	std	Y+45, r24	; 0x2d
     d32:	8d a5       	ldd	r24, Y+45	; 0x2d
     d34:	9e a5       	ldd	r25, Y+46	; 0x2e
     d36:	01 97       	sbiw	r24, 0x01	; 1
     d38:	f1 f7       	brne	.-4      	; 0xd36 <CLCD_voidInit+0x1f0>
     d3a:	9e a7       	std	Y+46, r25	; 0x2e
     d3c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d3e:	8f a5       	ldd	r24, Y+47	; 0x2f
     d40:	98 a9       	ldd	r25, Y+48	; 0x30
     d42:	01 97       	sbiw	r24, 0x01	; 1
     d44:	98 ab       	std	Y+48, r25	; 0x30
     d46:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d48:	8f a5       	ldd	r24, Y+47	; 0x2f
     d4a:	98 a9       	ldd	r25, Y+48	; 0x30
     d4c:	00 97       	sbiw	r24, 0x00	; 0
     d4e:	69 f7       	brne	.-38     	; 0xd2a <CLCD_voidInit+0x1e4>
     d50:	14 c0       	rjmp	.+40     	; 0xd7a <CLCD_voidInit+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d52:	69 a9       	ldd	r22, Y+49	; 0x31
     d54:	7a a9       	ldd	r23, Y+50	; 0x32
     d56:	8b a9       	ldd	r24, Y+51	; 0x33
     d58:	9c a9       	ldd	r25, Y+52	; 0x34
     d5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d5e:	dc 01       	movw	r26, r24
     d60:	cb 01       	movw	r24, r22
     d62:	98 ab       	std	Y+48, r25	; 0x30
     d64:	8f a7       	std	Y+47, r24	; 0x2f
     d66:	8f a5       	ldd	r24, Y+47	; 0x2f
     d68:	98 a9       	ldd	r25, Y+48	; 0x30
     d6a:	9c a7       	std	Y+44, r25	; 0x2c
     d6c:	8b a7       	std	Y+43, r24	; 0x2b
     d6e:	8b a5       	ldd	r24, Y+43	; 0x2b
     d70:	9c a5       	ldd	r25, Y+44	; 0x2c
     d72:	01 97       	sbiw	r24, 0x01	; 1
     d74:	f1 f7       	brne	.-4      	; 0xd72 <CLCD_voidInit+0x22c>
     d76:	9c a7       	std	Y+44, r25	; 0x2c
     d78:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	CLCD_voidSendCommand(EIGHT_BITS);
     d7a:	88 e3       	ldi	r24, 0x38	; 56
     d7c:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>
     d80:	80 e0       	ldi	r24, 0x00	; 0
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	a0 e8       	ldi	r26, 0x80	; 128
     d86:	bf e3       	ldi	r27, 0x3F	; 63
     d88:	8f a3       	std	Y+39, r24	; 0x27
     d8a:	98 a7       	std	Y+40, r25	; 0x28
     d8c:	a9 a7       	std	Y+41, r26	; 0x29
     d8e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d90:	6f a1       	ldd	r22, Y+39	; 0x27
     d92:	78 a5       	ldd	r23, Y+40	; 0x28
     d94:	89 a5       	ldd	r24, Y+41	; 0x29
     d96:	9a a5       	ldd	r25, Y+42	; 0x2a
     d98:	20 e0       	ldi	r18, 0x00	; 0
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	4a ef       	ldi	r20, 0xFA	; 250
     d9e:	54 e4       	ldi	r21, 0x44	; 68
     da0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     da4:	dc 01       	movw	r26, r24
     da6:	cb 01       	movw	r24, r22
     da8:	8b a3       	std	Y+35, r24	; 0x23
     daa:	9c a3       	std	Y+36, r25	; 0x24
     dac:	ad a3       	std	Y+37, r26	; 0x25
     dae:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     db0:	6b a1       	ldd	r22, Y+35	; 0x23
     db2:	7c a1       	ldd	r23, Y+36	; 0x24
     db4:	8d a1       	ldd	r24, Y+37	; 0x25
     db6:	9e a1       	ldd	r25, Y+38	; 0x26
     db8:	20 e0       	ldi	r18, 0x00	; 0
     dba:	30 e0       	ldi	r19, 0x00	; 0
     dbc:	40 e8       	ldi	r20, 0x80	; 128
     dbe:	5f e3       	ldi	r21, 0x3F	; 63
     dc0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     dc4:	88 23       	and	r24, r24
     dc6:	2c f4       	brge	.+10     	; 0xdd2 <CLCD_voidInit+0x28c>
		__ticks = 1;
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	9a a3       	std	Y+34, r25	; 0x22
     dce:	89 a3       	std	Y+33, r24	; 0x21
     dd0:	3f c0       	rjmp	.+126    	; 0xe50 <CLCD_voidInit+0x30a>
	else if (__tmp > 65535)
     dd2:	6b a1       	ldd	r22, Y+35	; 0x23
     dd4:	7c a1       	ldd	r23, Y+36	; 0x24
     dd6:	8d a1       	ldd	r24, Y+37	; 0x25
     dd8:	9e a1       	ldd	r25, Y+38	; 0x26
     dda:	20 e0       	ldi	r18, 0x00	; 0
     ddc:	3f ef       	ldi	r19, 0xFF	; 255
     dde:	4f e7       	ldi	r20, 0x7F	; 127
     de0:	57 e4       	ldi	r21, 0x47	; 71
     de2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     de6:	18 16       	cp	r1, r24
     de8:	4c f5       	brge	.+82     	; 0xe3c <CLCD_voidInit+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     dea:	6f a1       	ldd	r22, Y+39	; 0x27
     dec:	78 a5       	ldd	r23, Y+40	; 0x28
     dee:	89 a5       	ldd	r24, Y+41	; 0x29
     df0:	9a a5       	ldd	r25, Y+42	; 0x2a
     df2:	20 e0       	ldi	r18, 0x00	; 0
     df4:	30 e0       	ldi	r19, 0x00	; 0
     df6:	40 e2       	ldi	r20, 0x20	; 32
     df8:	51 e4       	ldi	r21, 0x41	; 65
     dfa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     dfe:	dc 01       	movw	r26, r24
     e00:	cb 01       	movw	r24, r22
     e02:	bc 01       	movw	r22, r24
     e04:	cd 01       	movw	r24, r26
     e06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e0a:	dc 01       	movw	r26, r24
     e0c:	cb 01       	movw	r24, r22
     e0e:	9a a3       	std	Y+34, r25	; 0x22
     e10:	89 a3       	std	Y+33, r24	; 0x21
     e12:	0f c0       	rjmp	.+30     	; 0xe32 <CLCD_voidInit+0x2ec>
     e14:	88 ec       	ldi	r24, 0xC8	; 200
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	98 a3       	std	Y+32, r25	; 0x20
     e1a:	8f 8f       	std	Y+31, r24	; 0x1f
     e1c:	8f 8d       	ldd	r24, Y+31	; 0x1f
     e1e:	98 a1       	ldd	r25, Y+32	; 0x20
     e20:	01 97       	sbiw	r24, 0x01	; 1
     e22:	f1 f7       	brne	.-4      	; 0xe20 <CLCD_voidInit+0x2da>
     e24:	98 a3       	std	Y+32, r25	; 0x20
     e26:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e28:	89 a1       	ldd	r24, Y+33	; 0x21
     e2a:	9a a1       	ldd	r25, Y+34	; 0x22
     e2c:	01 97       	sbiw	r24, 0x01	; 1
     e2e:	9a a3       	std	Y+34, r25	; 0x22
     e30:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e32:	89 a1       	ldd	r24, Y+33	; 0x21
     e34:	9a a1       	ldd	r25, Y+34	; 0x22
     e36:	00 97       	sbiw	r24, 0x00	; 0
     e38:	69 f7       	brne	.-38     	; 0xe14 <CLCD_voidInit+0x2ce>
     e3a:	14 c0       	rjmp	.+40     	; 0xe64 <CLCD_voidInit+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e3c:	6b a1       	ldd	r22, Y+35	; 0x23
     e3e:	7c a1       	ldd	r23, Y+36	; 0x24
     e40:	8d a1       	ldd	r24, Y+37	; 0x25
     e42:	9e a1       	ldd	r25, Y+38	; 0x26
     e44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e48:	dc 01       	movw	r26, r24
     e4a:	cb 01       	movw	r24, r22
     e4c:	9a a3       	std	Y+34, r25	; 0x22
     e4e:	89 a3       	std	Y+33, r24	; 0x21
     e50:	89 a1       	ldd	r24, Y+33	; 0x21
     e52:	9a a1       	ldd	r25, Y+34	; 0x22
     e54:	9e 8f       	std	Y+30, r25	; 0x1e
     e56:	8d 8f       	std	Y+29, r24	; 0x1d
     e58:	8d 8d       	ldd	r24, Y+29	; 0x1d
     e5a:	9e 8d       	ldd	r25, Y+30	; 0x1e
     e5c:	01 97       	sbiw	r24, 0x01	; 1
     e5e:	f1 f7       	brne	.-4      	; 0xe5c <CLCD_voidInit+0x316>
     e60:	9e 8f       	std	Y+30, r25	; 0x1e
     e62:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	CLCD_voidSendCommand(Lcd_DisplayOn_CursorOff);
     e64:	8c e0       	ldi	r24, 0x0C	; 12
     e66:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>
     e6a:	80 e0       	ldi	r24, 0x00	; 0
     e6c:	90 e0       	ldi	r25, 0x00	; 0
     e6e:	a0 e8       	ldi	r26, 0x80	; 128
     e70:	bf e3       	ldi	r27, 0x3F	; 63
     e72:	89 8f       	std	Y+25, r24	; 0x19
     e74:	9a 8f       	std	Y+26, r25	; 0x1a
     e76:	ab 8f       	std	Y+27, r26	; 0x1b
     e78:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e7a:	69 8d       	ldd	r22, Y+25	; 0x19
     e7c:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e7e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e80:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e82:	20 e0       	ldi	r18, 0x00	; 0
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	4a ef       	ldi	r20, 0xFA	; 250
     e88:	54 e4       	ldi	r21, 0x44	; 68
     e8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e8e:	dc 01       	movw	r26, r24
     e90:	cb 01       	movw	r24, r22
     e92:	8d 8b       	std	Y+21, r24	; 0x15
     e94:	9e 8b       	std	Y+22, r25	; 0x16
     e96:	af 8b       	std	Y+23, r26	; 0x17
     e98:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     e9a:	6d 89       	ldd	r22, Y+21	; 0x15
     e9c:	7e 89       	ldd	r23, Y+22	; 0x16
     e9e:	8f 89       	ldd	r24, Y+23	; 0x17
     ea0:	98 8d       	ldd	r25, Y+24	; 0x18
     ea2:	20 e0       	ldi	r18, 0x00	; 0
     ea4:	30 e0       	ldi	r19, 0x00	; 0
     ea6:	40 e8       	ldi	r20, 0x80	; 128
     ea8:	5f e3       	ldi	r21, 0x3F	; 63
     eaa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     eae:	88 23       	and	r24, r24
     eb0:	2c f4       	brge	.+10     	; 0xebc <CLCD_voidInit+0x376>
		__ticks = 1;
     eb2:	81 e0       	ldi	r24, 0x01	; 1
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	9c 8b       	std	Y+20, r25	; 0x14
     eb8:	8b 8b       	std	Y+19, r24	; 0x13
     eba:	3f c0       	rjmp	.+126    	; 0xf3a <CLCD_voidInit+0x3f4>
	else if (__tmp > 65535)
     ebc:	6d 89       	ldd	r22, Y+21	; 0x15
     ebe:	7e 89       	ldd	r23, Y+22	; 0x16
     ec0:	8f 89       	ldd	r24, Y+23	; 0x17
     ec2:	98 8d       	ldd	r25, Y+24	; 0x18
     ec4:	20 e0       	ldi	r18, 0x00	; 0
     ec6:	3f ef       	ldi	r19, 0xFF	; 255
     ec8:	4f e7       	ldi	r20, 0x7F	; 127
     eca:	57 e4       	ldi	r21, 0x47	; 71
     ecc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ed0:	18 16       	cp	r1, r24
     ed2:	4c f5       	brge	.+82     	; 0xf26 <CLCD_voidInit+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ed4:	69 8d       	ldd	r22, Y+25	; 0x19
     ed6:	7a 8d       	ldd	r23, Y+26	; 0x1a
     ed8:	8b 8d       	ldd	r24, Y+27	; 0x1b
     eda:	9c 8d       	ldd	r25, Y+28	; 0x1c
     edc:	20 e0       	ldi	r18, 0x00	; 0
     ede:	30 e0       	ldi	r19, 0x00	; 0
     ee0:	40 e2       	ldi	r20, 0x20	; 32
     ee2:	51 e4       	ldi	r21, 0x41	; 65
     ee4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ee8:	dc 01       	movw	r26, r24
     eea:	cb 01       	movw	r24, r22
     eec:	bc 01       	movw	r22, r24
     eee:	cd 01       	movw	r24, r26
     ef0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ef4:	dc 01       	movw	r26, r24
     ef6:	cb 01       	movw	r24, r22
     ef8:	9c 8b       	std	Y+20, r25	; 0x14
     efa:	8b 8b       	std	Y+19, r24	; 0x13
     efc:	0f c0       	rjmp	.+30     	; 0xf1c <CLCD_voidInit+0x3d6>
     efe:	88 ec       	ldi	r24, 0xC8	; 200
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	9a 8b       	std	Y+18, r25	; 0x12
     f04:	89 8b       	std	Y+17, r24	; 0x11
     f06:	89 89       	ldd	r24, Y+17	; 0x11
     f08:	9a 89       	ldd	r25, Y+18	; 0x12
     f0a:	01 97       	sbiw	r24, 0x01	; 1
     f0c:	f1 f7       	brne	.-4      	; 0xf0a <CLCD_voidInit+0x3c4>
     f0e:	9a 8b       	std	Y+18, r25	; 0x12
     f10:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f12:	8b 89       	ldd	r24, Y+19	; 0x13
     f14:	9c 89       	ldd	r25, Y+20	; 0x14
     f16:	01 97       	sbiw	r24, 0x01	; 1
     f18:	9c 8b       	std	Y+20, r25	; 0x14
     f1a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f1c:	8b 89       	ldd	r24, Y+19	; 0x13
     f1e:	9c 89       	ldd	r25, Y+20	; 0x14
     f20:	00 97       	sbiw	r24, 0x00	; 0
     f22:	69 f7       	brne	.-38     	; 0xefe <CLCD_voidInit+0x3b8>
     f24:	14 c0       	rjmp	.+40     	; 0xf4e <CLCD_voidInit+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f26:	6d 89       	ldd	r22, Y+21	; 0x15
     f28:	7e 89       	ldd	r23, Y+22	; 0x16
     f2a:	8f 89       	ldd	r24, Y+23	; 0x17
     f2c:	98 8d       	ldd	r25, Y+24	; 0x18
     f2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f32:	dc 01       	movw	r26, r24
     f34:	cb 01       	movw	r24, r22
     f36:	9c 8b       	std	Y+20, r25	; 0x14
     f38:	8b 8b       	std	Y+19, r24	; 0x13
     f3a:	8b 89       	ldd	r24, Y+19	; 0x13
     f3c:	9c 89       	ldd	r25, Y+20	; 0x14
     f3e:	98 8b       	std	Y+16, r25	; 0x10
     f40:	8f 87       	std	Y+15, r24	; 0x0f
     f42:	8f 85       	ldd	r24, Y+15	; 0x0f
     f44:	98 89       	ldd	r25, Y+16	; 0x10
     f46:	01 97       	sbiw	r24, 0x01	; 1
     f48:	f1 f7       	brne	.-4      	; 0xf46 <CLCD_voidInit+0x400>
     f4a:	98 8b       	std	Y+16, r25	; 0x10
     f4c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);

	CLCD_voidClearScreen();
     f4e:	0e 94 9e 09 	call	0x133c	; 0x133c <CLCD_voidClearScreen>

	CLCD_voidSendCommand(Lcd_EntryMode);
     f52:	86 e0       	ldi	r24, 0x06	; 6
     f54:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>
     f58:	80 e0       	ldi	r24, 0x00	; 0
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	a0 e8       	ldi	r26, 0x80	; 128
     f5e:	bf e3       	ldi	r27, 0x3F	; 63
     f60:	8b 87       	std	Y+11, r24	; 0x0b
     f62:	9c 87       	std	Y+12, r25	; 0x0c
     f64:	ad 87       	std	Y+13, r26	; 0x0d
     f66:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f68:	6b 85       	ldd	r22, Y+11	; 0x0b
     f6a:	7c 85       	ldd	r23, Y+12	; 0x0c
     f6c:	8d 85       	ldd	r24, Y+13	; 0x0d
     f6e:	9e 85       	ldd	r25, Y+14	; 0x0e
     f70:	20 e0       	ldi	r18, 0x00	; 0
     f72:	30 e0       	ldi	r19, 0x00	; 0
     f74:	4a ef       	ldi	r20, 0xFA	; 250
     f76:	54 e4       	ldi	r21, 0x44	; 68
     f78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f7c:	dc 01       	movw	r26, r24
     f7e:	cb 01       	movw	r24, r22
     f80:	8f 83       	std	Y+7, r24	; 0x07
     f82:	98 87       	std	Y+8, r25	; 0x08
     f84:	a9 87       	std	Y+9, r26	; 0x09
     f86:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f88:	6f 81       	ldd	r22, Y+7	; 0x07
     f8a:	78 85       	ldd	r23, Y+8	; 0x08
     f8c:	89 85       	ldd	r24, Y+9	; 0x09
     f8e:	9a 85       	ldd	r25, Y+10	; 0x0a
     f90:	20 e0       	ldi	r18, 0x00	; 0
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	40 e8       	ldi	r20, 0x80	; 128
     f96:	5f e3       	ldi	r21, 0x3F	; 63
     f98:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f9c:	88 23       	and	r24, r24
     f9e:	2c f4       	brge	.+10     	; 0xfaa <CLCD_voidInit+0x464>
		__ticks = 1;
     fa0:	81 e0       	ldi	r24, 0x01	; 1
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	9e 83       	std	Y+6, r25	; 0x06
     fa6:	8d 83       	std	Y+5, r24	; 0x05
     fa8:	3f c0       	rjmp	.+126    	; 0x1028 <CLCD_voidInit+0x4e2>
	else if (__tmp > 65535)
     faa:	6f 81       	ldd	r22, Y+7	; 0x07
     fac:	78 85       	ldd	r23, Y+8	; 0x08
     fae:	89 85       	ldd	r24, Y+9	; 0x09
     fb0:	9a 85       	ldd	r25, Y+10	; 0x0a
     fb2:	20 e0       	ldi	r18, 0x00	; 0
     fb4:	3f ef       	ldi	r19, 0xFF	; 255
     fb6:	4f e7       	ldi	r20, 0x7F	; 127
     fb8:	57 e4       	ldi	r21, 0x47	; 71
     fba:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     fbe:	18 16       	cp	r1, r24
     fc0:	4c f5       	brge	.+82     	; 0x1014 <CLCD_voidInit+0x4ce>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fc2:	6b 85       	ldd	r22, Y+11	; 0x0b
     fc4:	7c 85       	ldd	r23, Y+12	; 0x0c
     fc6:	8d 85       	ldd	r24, Y+13	; 0x0d
     fc8:	9e 85       	ldd	r25, Y+14	; 0x0e
     fca:	20 e0       	ldi	r18, 0x00	; 0
     fcc:	30 e0       	ldi	r19, 0x00	; 0
     fce:	40 e2       	ldi	r20, 0x20	; 32
     fd0:	51 e4       	ldi	r21, 0x41	; 65
     fd2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fd6:	dc 01       	movw	r26, r24
     fd8:	cb 01       	movw	r24, r22
     fda:	bc 01       	movw	r22, r24
     fdc:	cd 01       	movw	r24, r26
     fde:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fe2:	dc 01       	movw	r26, r24
     fe4:	cb 01       	movw	r24, r22
     fe6:	9e 83       	std	Y+6, r25	; 0x06
     fe8:	8d 83       	std	Y+5, r24	; 0x05
     fea:	0f c0       	rjmp	.+30     	; 0x100a <CLCD_voidInit+0x4c4>
     fec:	88 ec       	ldi	r24, 0xC8	; 200
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	9c 83       	std	Y+4, r25	; 0x04
     ff2:	8b 83       	std	Y+3, r24	; 0x03
     ff4:	8b 81       	ldd	r24, Y+3	; 0x03
     ff6:	9c 81       	ldd	r25, Y+4	; 0x04
     ff8:	01 97       	sbiw	r24, 0x01	; 1
     ffa:	f1 f7       	brne	.-4      	; 0xff8 <CLCD_voidInit+0x4b2>
     ffc:	9c 83       	std	Y+4, r25	; 0x04
     ffe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1000:	8d 81       	ldd	r24, Y+5	; 0x05
    1002:	9e 81       	ldd	r25, Y+6	; 0x06
    1004:	01 97       	sbiw	r24, 0x01	; 1
    1006:	9e 83       	std	Y+6, r25	; 0x06
    1008:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    100a:	8d 81       	ldd	r24, Y+5	; 0x05
    100c:	9e 81       	ldd	r25, Y+6	; 0x06
    100e:	00 97       	sbiw	r24, 0x00	; 0
    1010:	69 f7       	brne	.-38     	; 0xfec <CLCD_voidInit+0x4a6>
    1012:	14 c0       	rjmp	.+40     	; 0x103c <CLCD_voidInit+0x4f6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1014:	6f 81       	ldd	r22, Y+7	; 0x07
    1016:	78 85       	ldd	r23, Y+8	; 0x08
    1018:	89 85       	ldd	r24, Y+9	; 0x09
    101a:	9a 85       	ldd	r25, Y+10	; 0x0a
    101c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1020:	dc 01       	movw	r26, r24
    1022:	cb 01       	movw	r24, r22
    1024:	9e 83       	std	Y+6, r25	; 0x06
    1026:	8d 83       	std	Y+5, r24	; 0x05
    1028:	8d 81       	ldd	r24, Y+5	; 0x05
    102a:	9e 81       	ldd	r25, Y+6	; 0x06
    102c:	9a 83       	std	Y+2, r25	; 0x02
    102e:	89 83       	std	Y+1, r24	; 0x01
    1030:	89 81       	ldd	r24, Y+1	; 0x01
    1032:	9a 81       	ldd	r25, Y+2	; 0x02
    1034:	01 97       	sbiw	r24, 0x01	; 1
    1036:	f1 f7       	brne	.-4      	; 0x1034 <CLCD_voidInit+0x4ee>
    1038:	9a 83       	std	Y+2, r25	; 0x02
    103a:	89 83       	std	Y+1, r24	; 0x01

//#elif CLCD_MODE==4
//#endif


}
    103c:	ca 5b       	subi	r28, 0xBA	; 186
    103e:	df 4f       	sbci	r29, 0xFF	; 255
    1040:	0f b6       	in	r0, 0x3f	; 63
    1042:	f8 94       	cli
    1044:	de bf       	out	0x3e, r29	; 62
    1046:	0f be       	out	0x3f, r0	; 63
    1048:	cd bf       	out	0x3d, r28	; 61
    104a:	cf 91       	pop	r28
    104c:	df 91       	pop	r29
    104e:	1f 91       	pop	r17
    1050:	0f 91       	pop	r16
    1052:	08 95       	ret

00001054 <CLCD_voidSendData>:



void CLCD_voidSendData(u8 Copy_u8Data)
{
    1054:	df 93       	push	r29
    1056:	cf 93       	push	r28
    1058:	cd b7       	in	r28, 0x3d	; 61
    105a:	de b7       	in	r29, 0x3e	; 62
    105c:	2f 97       	sbiw	r28, 0x0f	; 15
    105e:	0f b6       	in	r0, 0x3f	; 63
    1060:	f8 94       	cli
    1062:	de bf       	out	0x3e, r29	; 62
    1064:	0f be       	out	0x3f, r0	; 63
    1066:	cd bf       	out	0x3d, r28	; 61
    1068:	8f 87       	std	Y+15, r24	; 0x0f

//#if CLCD_MODE==8
DIO_voidSetPortValue(CLCD_DATA_PORT,Copy_u8Data);
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	6f 85       	ldd	r22, Y+15	; 0x0f
    106e:	0e 94 38 0c 	call	0x1870	; 0x1870 <DIO_voidSetPortValue>
DIO_voidSetPinValue(CLCD_CONTROL_PORT,CLCD_RS,PIN_VAL_HIGH);
    1072:	82 e0       	ldi	r24, 0x02	; 2
    1074:	60 e0       	ldi	r22, 0x00	; 0
    1076:	41 e0       	ldi	r20, 0x01	; 1
    1078:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
DIO_voidSetPinValue(CLCD_CONTROL_PORT,CLCD_RW,PIN_VAL_LOW);
    107c:	82 e0       	ldi	r24, 0x02	; 2
    107e:	61 e0       	ldi	r22, 0x01	; 1
    1080:	40 e0       	ldi	r20, 0x00	; 0
    1082:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>

CLCD_voidSendFallingEdge();
    1086:	0e 94 26 0a 	call	0x144c	; 0x144c <CLCD_voidSendFallingEdge>
    108a:	80 e0       	ldi	r24, 0x00	; 0
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	a0 e8       	ldi	r26, 0x80	; 128
    1090:	bf e3       	ldi	r27, 0x3F	; 63
    1092:	8b 87       	std	Y+11, r24	; 0x0b
    1094:	9c 87       	std	Y+12, r25	; 0x0c
    1096:	ad 87       	std	Y+13, r26	; 0x0d
    1098:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    109a:	6b 85       	ldd	r22, Y+11	; 0x0b
    109c:	7c 85       	ldd	r23, Y+12	; 0x0c
    109e:	8d 85       	ldd	r24, Y+13	; 0x0d
    10a0:	9e 85       	ldd	r25, Y+14	; 0x0e
    10a2:	20 e0       	ldi	r18, 0x00	; 0
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	4a ef       	ldi	r20, 0xFA	; 250
    10a8:	54 e4       	ldi	r21, 0x44	; 68
    10aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ae:	dc 01       	movw	r26, r24
    10b0:	cb 01       	movw	r24, r22
    10b2:	8f 83       	std	Y+7, r24	; 0x07
    10b4:	98 87       	std	Y+8, r25	; 0x08
    10b6:	a9 87       	std	Y+9, r26	; 0x09
    10b8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    10ba:	6f 81       	ldd	r22, Y+7	; 0x07
    10bc:	78 85       	ldd	r23, Y+8	; 0x08
    10be:	89 85       	ldd	r24, Y+9	; 0x09
    10c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    10c2:	20 e0       	ldi	r18, 0x00	; 0
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	40 e8       	ldi	r20, 0x80	; 128
    10c8:	5f e3       	ldi	r21, 0x3F	; 63
    10ca:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10ce:	88 23       	and	r24, r24
    10d0:	2c f4       	brge	.+10     	; 0x10dc <CLCD_voidSendData+0x88>
		__ticks = 1;
    10d2:	81 e0       	ldi	r24, 0x01	; 1
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	9e 83       	std	Y+6, r25	; 0x06
    10d8:	8d 83       	std	Y+5, r24	; 0x05
    10da:	3f c0       	rjmp	.+126    	; 0x115a <CLCD_voidSendData+0x106>
	else if (__tmp > 65535)
    10dc:	6f 81       	ldd	r22, Y+7	; 0x07
    10de:	78 85       	ldd	r23, Y+8	; 0x08
    10e0:	89 85       	ldd	r24, Y+9	; 0x09
    10e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    10e4:	20 e0       	ldi	r18, 0x00	; 0
    10e6:	3f ef       	ldi	r19, 0xFF	; 255
    10e8:	4f e7       	ldi	r20, 0x7F	; 127
    10ea:	57 e4       	ldi	r21, 0x47	; 71
    10ec:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    10f0:	18 16       	cp	r1, r24
    10f2:	4c f5       	brge	.+82     	; 0x1146 <CLCD_voidSendData+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    10f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    10f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    10fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    10fc:	20 e0       	ldi	r18, 0x00	; 0
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	40 e2       	ldi	r20, 0x20	; 32
    1102:	51 e4       	ldi	r21, 0x41	; 65
    1104:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1108:	dc 01       	movw	r26, r24
    110a:	cb 01       	movw	r24, r22
    110c:	bc 01       	movw	r22, r24
    110e:	cd 01       	movw	r24, r26
    1110:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1114:	dc 01       	movw	r26, r24
    1116:	cb 01       	movw	r24, r22
    1118:	9e 83       	std	Y+6, r25	; 0x06
    111a:	8d 83       	std	Y+5, r24	; 0x05
    111c:	0f c0       	rjmp	.+30     	; 0x113c <CLCD_voidSendData+0xe8>
    111e:	88 ec       	ldi	r24, 0xC8	; 200
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	9c 83       	std	Y+4, r25	; 0x04
    1124:	8b 83       	std	Y+3, r24	; 0x03
    1126:	8b 81       	ldd	r24, Y+3	; 0x03
    1128:	9c 81       	ldd	r25, Y+4	; 0x04
    112a:	01 97       	sbiw	r24, 0x01	; 1
    112c:	f1 f7       	brne	.-4      	; 0x112a <CLCD_voidSendData+0xd6>
    112e:	9c 83       	std	Y+4, r25	; 0x04
    1130:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1132:	8d 81       	ldd	r24, Y+5	; 0x05
    1134:	9e 81       	ldd	r25, Y+6	; 0x06
    1136:	01 97       	sbiw	r24, 0x01	; 1
    1138:	9e 83       	std	Y+6, r25	; 0x06
    113a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    113c:	8d 81       	ldd	r24, Y+5	; 0x05
    113e:	9e 81       	ldd	r25, Y+6	; 0x06
    1140:	00 97       	sbiw	r24, 0x00	; 0
    1142:	69 f7       	brne	.-38     	; 0x111e <CLCD_voidSendData+0xca>
    1144:	14 c0       	rjmp	.+40     	; 0x116e <CLCD_voidSendData+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1146:	6f 81       	ldd	r22, Y+7	; 0x07
    1148:	78 85       	ldd	r23, Y+8	; 0x08
    114a:	89 85       	ldd	r24, Y+9	; 0x09
    114c:	9a 85       	ldd	r25, Y+10	; 0x0a
    114e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1152:	dc 01       	movw	r26, r24
    1154:	cb 01       	movw	r24, r22
    1156:	9e 83       	std	Y+6, r25	; 0x06
    1158:	8d 83       	std	Y+5, r24	; 0x05
    115a:	8d 81       	ldd	r24, Y+5	; 0x05
    115c:	9e 81       	ldd	r25, Y+6	; 0x06
    115e:	9a 83       	std	Y+2, r25	; 0x02
    1160:	89 83       	std	Y+1, r24	; 0x01
    1162:	89 81       	ldd	r24, Y+1	; 0x01
    1164:	9a 81       	ldd	r25, Y+2	; 0x02
    1166:	01 97       	sbiw	r24, 0x01	; 1
    1168:	f1 f7       	brne	.-4      	; 0x1166 <CLCD_voidSendData+0x112>
    116a:	9a 83       	std	Y+2, r25	; 0x02
    116c:	89 83       	std	Y+1, r24	; 0x01
//#endif
_delay_ms(1);



}
    116e:	2f 96       	adiw	r28, 0x0f	; 15
    1170:	0f b6       	in	r0, 0x3f	; 63
    1172:	f8 94       	cli
    1174:	de bf       	out	0x3e, r29	; 62
    1176:	0f be       	out	0x3f, r0	; 63
    1178:	cd bf       	out	0x3d, r28	; 61
    117a:	cf 91       	pop	r28
    117c:	df 91       	pop	r29
    117e:	08 95       	ret

00001180 <CLCD_voidSendCommand>:



void CLCD_voidSendCommand(u8 Copy_u8Command)
{
    1180:	df 93       	push	r29
    1182:	cf 93       	push	r28
    1184:	cd b7       	in	r28, 0x3d	; 61
    1186:	de b7       	in	r29, 0x3e	; 62
    1188:	2f 97       	sbiw	r28, 0x0f	; 15
    118a:	0f b6       	in	r0, 0x3f	; 63
    118c:	f8 94       	cli
    118e:	de bf       	out	0x3e, r29	; 62
    1190:	0f be       	out	0x3f, r0	; 63
    1192:	cd bf       	out	0x3d, r28	; 61
    1194:	8f 87       	std	Y+15, r24	; 0x0f
//#if CLCD_MODE==8
DIO_voidSetPortValue(CLCD_DATA_PORT,Copy_u8Command);
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	6f 85       	ldd	r22, Y+15	; 0x0f
    119a:	0e 94 38 0c 	call	0x1870	; 0x1870 <DIO_voidSetPortValue>
DIO_voidSetPinValue(CLCD_CONTROL_PORT,CLCD_RS,PIN_VAL_LOW);
    119e:	82 e0       	ldi	r24, 0x02	; 2
    11a0:	60 e0       	ldi	r22, 0x00	; 0
    11a2:	40 e0       	ldi	r20, 0x00	; 0
    11a4:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
DIO_voidSetPinValue(CLCD_CONTROL_PORT,CLCD_RW,PIN_VAL_LOW);
    11a8:	82 e0       	ldi	r24, 0x02	; 2
    11aa:	61 e0       	ldi	r22, 0x01	; 1
    11ac:	40 e0       	ldi	r20, 0x00	; 0
    11ae:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>

CLCD_voidSendFallingEdge();
    11b2:	0e 94 26 0a 	call	0x144c	; 0x144c <CLCD_voidSendFallingEdge>
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	a0 e8       	ldi	r26, 0x80	; 128
    11bc:	bf e3       	ldi	r27, 0x3F	; 63
    11be:	8b 87       	std	Y+11, r24	; 0x0b
    11c0:	9c 87       	std	Y+12, r25	; 0x0c
    11c2:	ad 87       	std	Y+13, r26	; 0x0d
    11c4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11c6:	6b 85       	ldd	r22, Y+11	; 0x0b
    11c8:	7c 85       	ldd	r23, Y+12	; 0x0c
    11ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    11cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    11ce:	20 e0       	ldi	r18, 0x00	; 0
    11d0:	30 e0       	ldi	r19, 0x00	; 0
    11d2:	4a ef       	ldi	r20, 0xFA	; 250
    11d4:	54 e4       	ldi	r21, 0x44	; 68
    11d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11da:	dc 01       	movw	r26, r24
    11dc:	cb 01       	movw	r24, r22
    11de:	8f 83       	std	Y+7, r24	; 0x07
    11e0:	98 87       	std	Y+8, r25	; 0x08
    11e2:	a9 87       	std	Y+9, r26	; 0x09
    11e4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    11e6:	6f 81       	ldd	r22, Y+7	; 0x07
    11e8:	78 85       	ldd	r23, Y+8	; 0x08
    11ea:	89 85       	ldd	r24, Y+9	; 0x09
    11ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    11ee:	20 e0       	ldi	r18, 0x00	; 0
    11f0:	30 e0       	ldi	r19, 0x00	; 0
    11f2:	40 e8       	ldi	r20, 0x80	; 128
    11f4:	5f e3       	ldi	r21, 0x3F	; 63
    11f6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    11fa:	88 23       	and	r24, r24
    11fc:	2c f4       	brge	.+10     	; 0x1208 <CLCD_voidSendCommand+0x88>
		__ticks = 1;
    11fe:	81 e0       	ldi	r24, 0x01	; 1
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	9e 83       	std	Y+6, r25	; 0x06
    1204:	8d 83       	std	Y+5, r24	; 0x05
    1206:	3f c0       	rjmp	.+126    	; 0x1286 <CLCD_voidSendCommand+0x106>
	else if (__tmp > 65535)
    1208:	6f 81       	ldd	r22, Y+7	; 0x07
    120a:	78 85       	ldd	r23, Y+8	; 0x08
    120c:	89 85       	ldd	r24, Y+9	; 0x09
    120e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	3f ef       	ldi	r19, 0xFF	; 255
    1214:	4f e7       	ldi	r20, 0x7F	; 127
    1216:	57 e4       	ldi	r21, 0x47	; 71
    1218:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    121c:	18 16       	cp	r1, r24
    121e:	4c f5       	brge	.+82     	; 0x1272 <CLCD_voidSendCommand+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1220:	6b 85       	ldd	r22, Y+11	; 0x0b
    1222:	7c 85       	ldd	r23, Y+12	; 0x0c
    1224:	8d 85       	ldd	r24, Y+13	; 0x0d
    1226:	9e 85       	ldd	r25, Y+14	; 0x0e
    1228:	20 e0       	ldi	r18, 0x00	; 0
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	40 e2       	ldi	r20, 0x20	; 32
    122e:	51 e4       	ldi	r21, 0x41	; 65
    1230:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1234:	dc 01       	movw	r26, r24
    1236:	cb 01       	movw	r24, r22
    1238:	bc 01       	movw	r22, r24
    123a:	cd 01       	movw	r24, r26
    123c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1240:	dc 01       	movw	r26, r24
    1242:	cb 01       	movw	r24, r22
    1244:	9e 83       	std	Y+6, r25	; 0x06
    1246:	8d 83       	std	Y+5, r24	; 0x05
    1248:	0f c0       	rjmp	.+30     	; 0x1268 <CLCD_voidSendCommand+0xe8>
    124a:	88 ec       	ldi	r24, 0xC8	; 200
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	9c 83       	std	Y+4, r25	; 0x04
    1250:	8b 83       	std	Y+3, r24	; 0x03
    1252:	8b 81       	ldd	r24, Y+3	; 0x03
    1254:	9c 81       	ldd	r25, Y+4	; 0x04
    1256:	01 97       	sbiw	r24, 0x01	; 1
    1258:	f1 f7       	brne	.-4      	; 0x1256 <CLCD_voidSendCommand+0xd6>
    125a:	9c 83       	std	Y+4, r25	; 0x04
    125c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    125e:	8d 81       	ldd	r24, Y+5	; 0x05
    1260:	9e 81       	ldd	r25, Y+6	; 0x06
    1262:	01 97       	sbiw	r24, 0x01	; 1
    1264:	9e 83       	std	Y+6, r25	; 0x06
    1266:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1268:	8d 81       	ldd	r24, Y+5	; 0x05
    126a:	9e 81       	ldd	r25, Y+6	; 0x06
    126c:	00 97       	sbiw	r24, 0x00	; 0
    126e:	69 f7       	brne	.-38     	; 0x124a <CLCD_voidSendCommand+0xca>
    1270:	14 c0       	rjmp	.+40     	; 0x129a <CLCD_voidSendCommand+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1272:	6f 81       	ldd	r22, Y+7	; 0x07
    1274:	78 85       	ldd	r23, Y+8	; 0x08
    1276:	89 85       	ldd	r24, Y+9	; 0x09
    1278:	9a 85       	ldd	r25, Y+10	; 0x0a
    127a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    127e:	dc 01       	movw	r26, r24
    1280:	cb 01       	movw	r24, r22
    1282:	9e 83       	std	Y+6, r25	; 0x06
    1284:	8d 83       	std	Y+5, r24	; 0x05
    1286:	8d 81       	ldd	r24, Y+5	; 0x05
    1288:	9e 81       	ldd	r25, Y+6	; 0x06
    128a:	9a 83       	std	Y+2, r25	; 0x02
    128c:	89 83       	std	Y+1, r24	; 0x01
    128e:	89 81       	ldd	r24, Y+1	; 0x01
    1290:	9a 81       	ldd	r25, Y+2	; 0x02
    1292:	01 97       	sbiw	r24, 0x01	; 1
    1294:	f1 f7       	brne	.-4      	; 0x1292 <CLCD_voidSendCommand+0x112>
    1296:	9a 83       	std	Y+2, r25	; 0x02
    1298:	89 83       	std	Y+1, r24	; 0x01
//#elif CLCD_MODE==4

//#endif
_delay_ms(1);

	}
    129a:	2f 96       	adiw	r28, 0x0f	; 15
    129c:	0f b6       	in	r0, 0x3f	; 63
    129e:	f8 94       	cli
    12a0:	de bf       	out	0x3e, r29	; 62
    12a2:	0f be       	out	0x3f, r0	; 63
    12a4:	cd bf       	out	0x3d, r28	; 61
    12a6:	cf 91       	pop	r28
    12a8:	df 91       	pop	r29
    12aa:	08 95       	ret

000012ac <CLCD_voidSendString>:

void CLCD_voidSendString(const u8 *Copy_u8PtrString)
{
    12ac:	df 93       	push	r29
    12ae:	cf 93       	push	r28
    12b0:	00 d0       	rcall	.+0      	; 0x12b2 <CLCD_voidSendString+0x6>
    12b2:	0f 92       	push	r0
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62
    12b8:	9b 83       	std	Y+3, r25	; 0x03
    12ba:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_u8Iterator=0;
    12bc:	19 82       	std	Y+1, r1	; 0x01
    12be:	0e c0       	rjmp	.+28     	; 0x12dc <CLCD_voidSendString+0x30>

	while(Copy_u8PtrString[LOC_u8Iterator]!='\0')
	{
		CLCD_voidSendData(Copy_u8PtrString[LOC_u8Iterator]);
    12c0:	89 81       	ldd	r24, Y+1	; 0x01
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	8a 81       	ldd	r24, Y+2	; 0x02
    12c8:	9b 81       	ldd	r25, Y+3	; 0x03
    12ca:	fc 01       	movw	r30, r24
    12cc:	e2 0f       	add	r30, r18
    12ce:	f3 1f       	adc	r31, r19
    12d0:	80 81       	ld	r24, Z
    12d2:	0e 94 2a 08 	call	0x1054	; 0x1054 <CLCD_voidSendData>
		LOC_u8Iterator++;
    12d6:	89 81       	ldd	r24, Y+1	; 0x01
    12d8:	8f 5f       	subi	r24, 0xFF	; 255
    12da:	89 83       	std	Y+1, r24	; 0x01

void CLCD_voidSendString(const u8 *Copy_u8PtrString)
{
	u8 LOC_u8Iterator=0;

	while(Copy_u8PtrString[LOC_u8Iterator]!='\0')
    12dc:	89 81       	ldd	r24, Y+1	; 0x01
    12de:	28 2f       	mov	r18, r24
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	8a 81       	ldd	r24, Y+2	; 0x02
    12e4:	9b 81       	ldd	r25, Y+3	; 0x03
    12e6:	fc 01       	movw	r30, r24
    12e8:	e2 0f       	add	r30, r18
    12ea:	f3 1f       	adc	r31, r19
    12ec:	80 81       	ld	r24, Z
    12ee:	88 23       	and	r24, r24
    12f0:	39 f7       	brne	.-50     	; 0x12c0 <CLCD_voidSendString+0x14>
		CLCD_voidSendData(Copy_u8PtrString[LOC_u8Iterator]);
		LOC_u8Iterator++;

	}

}
    12f2:	0f 90       	pop	r0
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	cf 91       	pop	r28
    12fa:	df 91       	pop	r29
    12fc:	08 95       	ret

000012fe <CLCD_voidSetPosition>:

*/


void CLCD_voidSetPosition(u8 Copy_u8X, u8 Copy_u8Y)
{
    12fe:	df 93       	push	r29
    1300:	cf 93       	push	r28
    1302:	00 d0       	rcall	.+0      	; 0x1304 <CLCD_voidSetPosition+0x6>
    1304:	0f 92       	push	r0
    1306:	cd b7       	in	r28, 0x3d	; 61
    1308:	de b7       	in	r29, 0x3e	; 62
    130a:	8a 83       	std	Y+2, r24	; 0x02
    130c:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Position = 0;
    130e:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8X ==CLCD_ROW_1)
    1310:	8a 81       	ldd	r24, Y+2	; 0x02
    1312:	81 30       	cpi	r24, 0x01	; 1
    1314:	19 f4       	brne	.+6      	; 0x131c <CLCD_voidSetPosition+0x1e>
	{
		Local_u8Position=Copy_u8Y;
    1316:	8b 81       	ldd	r24, Y+3	; 0x03
    1318:	89 83       	std	Y+1, r24	; 0x01
    131a:	06 c0       	rjmp	.+12     	; 0x1328 <CLCD_voidSetPosition+0x2a>
	}
	else if (Copy_u8X ==CLCD_ROW_2)
    131c:	8a 81       	ldd	r24, Y+2	; 0x02
    131e:	82 30       	cpi	r24, 0x02	; 2
    1320:	19 f4       	brne	.+6      	; 0x1328 <CLCD_voidSetPosition+0x2a>
	{
		Local_u8Position = Copy_u8Y +0x40;
    1322:	8b 81       	ldd	r24, Y+3	; 0x03
    1324:	80 5c       	subi	r24, 0xC0	; 192
    1326:	89 83       	std	Y+1, r24	; 0x01
	}

	CLCD_voidSendCommand(Local_u8Position+Lcd_SetCursor); // Set DDRAM Address
    1328:	89 81       	ldd	r24, Y+1	; 0x01
    132a:	80 58       	subi	r24, 0x80	; 128
    132c:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>
}
    1330:	0f 90       	pop	r0
    1332:	0f 90       	pop	r0
    1334:	0f 90       	pop	r0
    1336:	cf 91       	pop	r28
    1338:	df 91       	pop	r29
    133a:	08 95       	ret

0000133c <CLCD_voidClearScreen>:




void CLCD_voidClearScreen(void)
{
    133c:	df 93       	push	r29
    133e:	cf 93       	push	r28
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
    1344:	2e 97       	sbiw	r28, 0x0e	; 14
    1346:	0f b6       	in	r0, 0x3f	; 63
    1348:	f8 94       	cli
    134a:	de bf       	out	0x3e, r29	; 62
    134c:	0f be       	out	0x3f, r0	; 63
    134e:	cd bf       	out	0x3d, r28	; 61
	CLCD_voidSendCommand(Lcd_Clear);
    1350:	81 e0       	ldi	r24, 0x01	; 1
    1352:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>
    1356:	80 e0       	ldi	r24, 0x00	; 0
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	a0 e2       	ldi	r26, 0x20	; 32
    135c:	b1 e4       	ldi	r27, 0x41	; 65
    135e:	8b 87       	std	Y+11, r24	; 0x0b
    1360:	9c 87       	std	Y+12, r25	; 0x0c
    1362:	ad 87       	std	Y+13, r26	; 0x0d
    1364:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1366:	6b 85       	ldd	r22, Y+11	; 0x0b
    1368:	7c 85       	ldd	r23, Y+12	; 0x0c
    136a:	8d 85       	ldd	r24, Y+13	; 0x0d
    136c:	9e 85       	ldd	r25, Y+14	; 0x0e
    136e:	20 e0       	ldi	r18, 0x00	; 0
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	4a ef       	ldi	r20, 0xFA	; 250
    1374:	54 e4       	ldi	r21, 0x44	; 68
    1376:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    137a:	dc 01       	movw	r26, r24
    137c:	cb 01       	movw	r24, r22
    137e:	8f 83       	std	Y+7, r24	; 0x07
    1380:	98 87       	std	Y+8, r25	; 0x08
    1382:	a9 87       	std	Y+9, r26	; 0x09
    1384:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1386:	6f 81       	ldd	r22, Y+7	; 0x07
    1388:	78 85       	ldd	r23, Y+8	; 0x08
    138a:	89 85       	ldd	r24, Y+9	; 0x09
    138c:	9a 85       	ldd	r25, Y+10	; 0x0a
    138e:	20 e0       	ldi	r18, 0x00	; 0
    1390:	30 e0       	ldi	r19, 0x00	; 0
    1392:	40 e8       	ldi	r20, 0x80	; 128
    1394:	5f e3       	ldi	r21, 0x3F	; 63
    1396:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    139a:	88 23       	and	r24, r24
    139c:	2c f4       	brge	.+10     	; 0x13a8 <CLCD_voidClearScreen+0x6c>
		__ticks = 1;
    139e:	81 e0       	ldi	r24, 0x01	; 1
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	9e 83       	std	Y+6, r25	; 0x06
    13a4:	8d 83       	std	Y+5, r24	; 0x05
    13a6:	3f c0       	rjmp	.+126    	; 0x1426 <CLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    13a8:	6f 81       	ldd	r22, Y+7	; 0x07
    13aa:	78 85       	ldd	r23, Y+8	; 0x08
    13ac:	89 85       	ldd	r24, Y+9	; 0x09
    13ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    13b0:	20 e0       	ldi	r18, 0x00	; 0
    13b2:	3f ef       	ldi	r19, 0xFF	; 255
    13b4:	4f e7       	ldi	r20, 0x7F	; 127
    13b6:	57 e4       	ldi	r21, 0x47	; 71
    13b8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    13bc:	18 16       	cp	r1, r24
    13be:	4c f5       	brge	.+82     	; 0x1412 <CLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    13c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    13c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    13c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    13c8:	20 e0       	ldi	r18, 0x00	; 0
    13ca:	30 e0       	ldi	r19, 0x00	; 0
    13cc:	40 e2       	ldi	r20, 0x20	; 32
    13ce:	51 e4       	ldi	r21, 0x41	; 65
    13d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13d4:	dc 01       	movw	r26, r24
    13d6:	cb 01       	movw	r24, r22
    13d8:	bc 01       	movw	r22, r24
    13da:	cd 01       	movw	r24, r26
    13dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13e0:	dc 01       	movw	r26, r24
    13e2:	cb 01       	movw	r24, r22
    13e4:	9e 83       	std	Y+6, r25	; 0x06
    13e6:	8d 83       	std	Y+5, r24	; 0x05
    13e8:	0f c0       	rjmp	.+30     	; 0x1408 <CLCD_voidClearScreen+0xcc>
    13ea:	88 ec       	ldi	r24, 0xC8	; 200
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	9c 83       	std	Y+4, r25	; 0x04
    13f0:	8b 83       	std	Y+3, r24	; 0x03
    13f2:	8b 81       	ldd	r24, Y+3	; 0x03
    13f4:	9c 81       	ldd	r25, Y+4	; 0x04
    13f6:	01 97       	sbiw	r24, 0x01	; 1
    13f8:	f1 f7       	brne	.-4      	; 0x13f6 <CLCD_voidClearScreen+0xba>
    13fa:	9c 83       	std	Y+4, r25	; 0x04
    13fc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13fe:	8d 81       	ldd	r24, Y+5	; 0x05
    1400:	9e 81       	ldd	r25, Y+6	; 0x06
    1402:	01 97       	sbiw	r24, 0x01	; 1
    1404:	9e 83       	std	Y+6, r25	; 0x06
    1406:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1408:	8d 81       	ldd	r24, Y+5	; 0x05
    140a:	9e 81       	ldd	r25, Y+6	; 0x06
    140c:	00 97       	sbiw	r24, 0x00	; 0
    140e:	69 f7       	brne	.-38     	; 0x13ea <CLCD_voidClearScreen+0xae>
    1410:	14 c0       	rjmp	.+40     	; 0x143a <CLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1412:	6f 81       	ldd	r22, Y+7	; 0x07
    1414:	78 85       	ldd	r23, Y+8	; 0x08
    1416:	89 85       	ldd	r24, Y+9	; 0x09
    1418:	9a 85       	ldd	r25, Y+10	; 0x0a
    141a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    141e:	dc 01       	movw	r26, r24
    1420:	cb 01       	movw	r24, r22
    1422:	9e 83       	std	Y+6, r25	; 0x06
    1424:	8d 83       	std	Y+5, r24	; 0x05
    1426:	8d 81       	ldd	r24, Y+5	; 0x05
    1428:	9e 81       	ldd	r25, Y+6	; 0x06
    142a:	9a 83       	std	Y+2, r25	; 0x02
    142c:	89 83       	std	Y+1, r24	; 0x01
    142e:	89 81       	ldd	r24, Y+1	; 0x01
    1430:	9a 81       	ldd	r25, Y+2	; 0x02
    1432:	01 97       	sbiw	r24, 0x01	; 1
    1434:	f1 f7       	brne	.-4      	; 0x1432 <CLCD_voidClearScreen+0xf6>
    1436:	9a 83       	std	Y+2, r25	; 0x02
    1438:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10); //MORE THAN 1,53ms

}
    143a:	2e 96       	adiw	r28, 0x0e	; 14
    143c:	0f b6       	in	r0, 0x3f	; 63
    143e:	f8 94       	cli
    1440:	de bf       	out	0x3e, r29	; 62
    1442:	0f be       	out	0x3f, r0	; 63
    1444:	cd bf       	out	0x3d, r28	; 61
    1446:	cf 91       	pop	r28
    1448:	df 91       	pop	r29
    144a:	08 95       	ret

0000144c <CLCD_voidSendFallingEdge>:



static void CLCD_voidSendFallingEdge(void)
{
    144c:	df 93       	push	r29
    144e:	cf 93       	push	r28
    1450:	cd b7       	in	r28, 0x3d	; 61
    1452:	de b7       	in	r29, 0x3e	; 62
    1454:	6c 97       	sbiw	r28, 0x1c	; 28
    1456:	0f b6       	in	r0, 0x3f	; 63
    1458:	f8 94       	cli
    145a:	de bf       	out	0x3e, r29	; 62
    145c:	0f be       	out	0x3f, r0	; 63
    145e:	cd bf       	out	0x3d, r28	; 61
	DIO_voidSetPinValue(CLCD_CONTROL_PORT,CLCD_EN,PIN_VAL_HIGH);
    1460:	82 e0       	ldi	r24, 0x02	; 2
    1462:	62 e0       	ldi	r22, 0x02	; 2
    1464:	41 e0       	ldi	r20, 0x01	; 1
    1466:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
    146a:	80 e0       	ldi	r24, 0x00	; 0
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	a0 e8       	ldi	r26, 0x80	; 128
    1470:	bf e3       	ldi	r27, 0x3F	; 63
    1472:	89 8f       	std	Y+25, r24	; 0x19
    1474:	9a 8f       	std	Y+26, r25	; 0x1a
    1476:	ab 8f       	std	Y+27, r26	; 0x1b
    1478:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    147a:	69 8d       	ldd	r22, Y+25	; 0x19
    147c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    147e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1480:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1482:	20 e0       	ldi	r18, 0x00	; 0
    1484:	30 e0       	ldi	r19, 0x00	; 0
    1486:	4a ef       	ldi	r20, 0xFA	; 250
    1488:	54 e4       	ldi	r21, 0x44	; 68
    148a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    148e:	dc 01       	movw	r26, r24
    1490:	cb 01       	movw	r24, r22
    1492:	8d 8b       	std	Y+21, r24	; 0x15
    1494:	9e 8b       	std	Y+22, r25	; 0x16
    1496:	af 8b       	std	Y+23, r26	; 0x17
    1498:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    149a:	6d 89       	ldd	r22, Y+21	; 0x15
    149c:	7e 89       	ldd	r23, Y+22	; 0x16
    149e:	8f 89       	ldd	r24, Y+23	; 0x17
    14a0:	98 8d       	ldd	r25, Y+24	; 0x18
    14a2:	20 e0       	ldi	r18, 0x00	; 0
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	40 e8       	ldi	r20, 0x80	; 128
    14a8:	5f e3       	ldi	r21, 0x3F	; 63
    14aa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14ae:	88 23       	and	r24, r24
    14b0:	2c f4       	brge	.+10     	; 0x14bc <CLCD_voidSendFallingEdge+0x70>
		__ticks = 1;
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	9c 8b       	std	Y+20, r25	; 0x14
    14b8:	8b 8b       	std	Y+19, r24	; 0x13
    14ba:	3f c0       	rjmp	.+126    	; 0x153a <CLCD_voidSendFallingEdge+0xee>
	else if (__tmp > 65535)
    14bc:	6d 89       	ldd	r22, Y+21	; 0x15
    14be:	7e 89       	ldd	r23, Y+22	; 0x16
    14c0:	8f 89       	ldd	r24, Y+23	; 0x17
    14c2:	98 8d       	ldd	r25, Y+24	; 0x18
    14c4:	20 e0       	ldi	r18, 0x00	; 0
    14c6:	3f ef       	ldi	r19, 0xFF	; 255
    14c8:	4f e7       	ldi	r20, 0x7F	; 127
    14ca:	57 e4       	ldi	r21, 0x47	; 71
    14cc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    14d0:	18 16       	cp	r1, r24
    14d2:	4c f5       	brge	.+82     	; 0x1526 <CLCD_voidSendFallingEdge+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14d4:	69 8d       	ldd	r22, Y+25	; 0x19
    14d6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14d8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    14da:	9c 8d       	ldd	r25, Y+28	; 0x1c
    14dc:	20 e0       	ldi	r18, 0x00	; 0
    14de:	30 e0       	ldi	r19, 0x00	; 0
    14e0:	40 e2       	ldi	r20, 0x20	; 32
    14e2:	51 e4       	ldi	r21, 0x41	; 65
    14e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14e8:	dc 01       	movw	r26, r24
    14ea:	cb 01       	movw	r24, r22
    14ec:	bc 01       	movw	r22, r24
    14ee:	cd 01       	movw	r24, r26
    14f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14f4:	dc 01       	movw	r26, r24
    14f6:	cb 01       	movw	r24, r22
    14f8:	9c 8b       	std	Y+20, r25	; 0x14
    14fa:	8b 8b       	std	Y+19, r24	; 0x13
    14fc:	0f c0       	rjmp	.+30     	; 0x151c <CLCD_voidSendFallingEdge+0xd0>
    14fe:	88 ec       	ldi	r24, 0xC8	; 200
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	9a 8b       	std	Y+18, r25	; 0x12
    1504:	89 8b       	std	Y+17, r24	; 0x11
    1506:	89 89       	ldd	r24, Y+17	; 0x11
    1508:	9a 89       	ldd	r25, Y+18	; 0x12
    150a:	01 97       	sbiw	r24, 0x01	; 1
    150c:	f1 f7       	brne	.-4      	; 0x150a <CLCD_voidSendFallingEdge+0xbe>
    150e:	9a 8b       	std	Y+18, r25	; 0x12
    1510:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1512:	8b 89       	ldd	r24, Y+19	; 0x13
    1514:	9c 89       	ldd	r25, Y+20	; 0x14
    1516:	01 97       	sbiw	r24, 0x01	; 1
    1518:	9c 8b       	std	Y+20, r25	; 0x14
    151a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    151c:	8b 89       	ldd	r24, Y+19	; 0x13
    151e:	9c 89       	ldd	r25, Y+20	; 0x14
    1520:	00 97       	sbiw	r24, 0x00	; 0
    1522:	69 f7       	brne	.-38     	; 0x14fe <CLCD_voidSendFallingEdge+0xb2>
    1524:	14 c0       	rjmp	.+40     	; 0x154e <CLCD_voidSendFallingEdge+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1526:	6d 89       	ldd	r22, Y+21	; 0x15
    1528:	7e 89       	ldd	r23, Y+22	; 0x16
    152a:	8f 89       	ldd	r24, Y+23	; 0x17
    152c:	98 8d       	ldd	r25, Y+24	; 0x18
    152e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1532:	dc 01       	movw	r26, r24
    1534:	cb 01       	movw	r24, r22
    1536:	9c 8b       	std	Y+20, r25	; 0x14
    1538:	8b 8b       	std	Y+19, r24	; 0x13
    153a:	8b 89       	ldd	r24, Y+19	; 0x13
    153c:	9c 89       	ldd	r25, Y+20	; 0x14
    153e:	98 8b       	std	Y+16, r25	; 0x10
    1540:	8f 87       	std	Y+15, r24	; 0x0f
    1542:	8f 85       	ldd	r24, Y+15	; 0x0f
    1544:	98 89       	ldd	r25, Y+16	; 0x10
    1546:	01 97       	sbiw	r24, 0x01	; 1
    1548:	f1 f7       	brne	.-4      	; 0x1546 <CLCD_voidSendFallingEdge+0xfa>
    154a:	98 8b       	std	Y+16, r25	; 0x10
    154c:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(1);


	DIO_voidSetPinValue(CLCD_CONTROL_PORT,CLCD_EN,PIN_VAL_LOW);
    154e:	82 e0       	ldi	r24, 0x02	; 2
    1550:	62 e0       	ldi	r22, 0x02	; 2
    1552:	40 e0       	ldi	r20, 0x00	; 0
    1554:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
    1558:	80 e0       	ldi	r24, 0x00	; 0
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	a0 e8       	ldi	r26, 0x80	; 128
    155e:	bf e3       	ldi	r27, 0x3F	; 63
    1560:	8b 87       	std	Y+11, r24	; 0x0b
    1562:	9c 87       	std	Y+12, r25	; 0x0c
    1564:	ad 87       	std	Y+13, r26	; 0x0d
    1566:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1568:	6b 85       	ldd	r22, Y+11	; 0x0b
    156a:	7c 85       	ldd	r23, Y+12	; 0x0c
    156c:	8d 85       	ldd	r24, Y+13	; 0x0d
    156e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1570:	20 e0       	ldi	r18, 0x00	; 0
    1572:	30 e0       	ldi	r19, 0x00	; 0
    1574:	4a ef       	ldi	r20, 0xFA	; 250
    1576:	54 e4       	ldi	r21, 0x44	; 68
    1578:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    157c:	dc 01       	movw	r26, r24
    157e:	cb 01       	movw	r24, r22
    1580:	8f 83       	std	Y+7, r24	; 0x07
    1582:	98 87       	std	Y+8, r25	; 0x08
    1584:	a9 87       	std	Y+9, r26	; 0x09
    1586:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1588:	6f 81       	ldd	r22, Y+7	; 0x07
    158a:	78 85       	ldd	r23, Y+8	; 0x08
    158c:	89 85       	ldd	r24, Y+9	; 0x09
    158e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1590:	20 e0       	ldi	r18, 0x00	; 0
    1592:	30 e0       	ldi	r19, 0x00	; 0
    1594:	40 e8       	ldi	r20, 0x80	; 128
    1596:	5f e3       	ldi	r21, 0x3F	; 63
    1598:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    159c:	88 23       	and	r24, r24
    159e:	2c f4       	brge	.+10     	; 0x15aa <CLCD_voidSendFallingEdge+0x15e>
		__ticks = 1;
    15a0:	81 e0       	ldi	r24, 0x01	; 1
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	9e 83       	std	Y+6, r25	; 0x06
    15a6:	8d 83       	std	Y+5, r24	; 0x05
    15a8:	3f c0       	rjmp	.+126    	; 0x1628 <CLCD_voidSendFallingEdge+0x1dc>
	else if (__tmp > 65535)
    15aa:	6f 81       	ldd	r22, Y+7	; 0x07
    15ac:	78 85       	ldd	r23, Y+8	; 0x08
    15ae:	89 85       	ldd	r24, Y+9	; 0x09
    15b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    15b2:	20 e0       	ldi	r18, 0x00	; 0
    15b4:	3f ef       	ldi	r19, 0xFF	; 255
    15b6:	4f e7       	ldi	r20, 0x7F	; 127
    15b8:	57 e4       	ldi	r21, 0x47	; 71
    15ba:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    15be:	18 16       	cp	r1, r24
    15c0:	4c f5       	brge	.+82     	; 0x1614 <CLCD_voidSendFallingEdge+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15c2:	6b 85       	ldd	r22, Y+11	; 0x0b
    15c4:	7c 85       	ldd	r23, Y+12	; 0x0c
    15c6:	8d 85       	ldd	r24, Y+13	; 0x0d
    15c8:	9e 85       	ldd	r25, Y+14	; 0x0e
    15ca:	20 e0       	ldi	r18, 0x00	; 0
    15cc:	30 e0       	ldi	r19, 0x00	; 0
    15ce:	40 e2       	ldi	r20, 0x20	; 32
    15d0:	51 e4       	ldi	r21, 0x41	; 65
    15d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15d6:	dc 01       	movw	r26, r24
    15d8:	cb 01       	movw	r24, r22
    15da:	bc 01       	movw	r22, r24
    15dc:	cd 01       	movw	r24, r26
    15de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15e2:	dc 01       	movw	r26, r24
    15e4:	cb 01       	movw	r24, r22
    15e6:	9e 83       	std	Y+6, r25	; 0x06
    15e8:	8d 83       	std	Y+5, r24	; 0x05
    15ea:	0f c0       	rjmp	.+30     	; 0x160a <CLCD_voidSendFallingEdge+0x1be>
    15ec:	88 ec       	ldi	r24, 0xC8	; 200
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	9c 83       	std	Y+4, r25	; 0x04
    15f2:	8b 83       	std	Y+3, r24	; 0x03
    15f4:	8b 81       	ldd	r24, Y+3	; 0x03
    15f6:	9c 81       	ldd	r25, Y+4	; 0x04
    15f8:	01 97       	sbiw	r24, 0x01	; 1
    15fa:	f1 f7       	brne	.-4      	; 0x15f8 <CLCD_voidSendFallingEdge+0x1ac>
    15fc:	9c 83       	std	Y+4, r25	; 0x04
    15fe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1600:	8d 81       	ldd	r24, Y+5	; 0x05
    1602:	9e 81       	ldd	r25, Y+6	; 0x06
    1604:	01 97       	sbiw	r24, 0x01	; 1
    1606:	9e 83       	std	Y+6, r25	; 0x06
    1608:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    160a:	8d 81       	ldd	r24, Y+5	; 0x05
    160c:	9e 81       	ldd	r25, Y+6	; 0x06
    160e:	00 97       	sbiw	r24, 0x00	; 0
    1610:	69 f7       	brne	.-38     	; 0x15ec <CLCD_voidSendFallingEdge+0x1a0>
    1612:	14 c0       	rjmp	.+40     	; 0x163c <CLCD_voidSendFallingEdge+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1614:	6f 81       	ldd	r22, Y+7	; 0x07
    1616:	78 85       	ldd	r23, Y+8	; 0x08
    1618:	89 85       	ldd	r24, Y+9	; 0x09
    161a:	9a 85       	ldd	r25, Y+10	; 0x0a
    161c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	9e 83       	std	Y+6, r25	; 0x06
    1626:	8d 83       	std	Y+5, r24	; 0x05
    1628:	8d 81       	ldd	r24, Y+5	; 0x05
    162a:	9e 81       	ldd	r25, Y+6	; 0x06
    162c:	9a 83       	std	Y+2, r25	; 0x02
    162e:	89 83       	std	Y+1, r24	; 0x01
    1630:	89 81       	ldd	r24, Y+1	; 0x01
    1632:	9a 81       	ldd	r25, Y+2	; 0x02
    1634:	01 97       	sbiw	r24, 0x01	; 1
    1636:	f1 f7       	brne	.-4      	; 0x1634 <CLCD_voidSendFallingEdge+0x1e8>
    1638:	9a 83       	std	Y+2, r25	; 0x02
    163a:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);


}
    163c:	6c 96       	adiw	r28, 0x1c	; 28
    163e:	0f b6       	in	r0, 0x3f	; 63
    1640:	f8 94       	cli
    1642:	de bf       	out	0x3e, r29	; 62
    1644:	0f be       	out	0x3f, r0	; 63
    1646:	cd bf       	out	0x3d, r28	; 61
    1648:	cf 91       	pop	r28
    164a:	df 91       	pop	r29
    164c:	08 95       	ret

0000164e <CLCD_voidSendExtraChar>:


// you enter the position of display the (row,col),and the start i want to display char from it and the end

void CLCD_voidSendExtraChar(u8 Copy_u8Row ,u8 Copy_u8Col,u8 start,u8 end)
{
    164e:	df 93       	push	r29
    1650:	cf 93       	push	r28
    1652:	00 d0       	rcall	.+0      	; 0x1654 <CLCD_voidSendExtraChar+0x6>
    1654:	00 d0       	rcall	.+0      	; 0x1656 <CLCD_voidSendExtraChar+0x8>
    1656:	0f 92       	push	r0
    1658:	cd b7       	in	r28, 0x3d	; 61
    165a:	de b7       	in	r29, 0x3e	; 62
    165c:	8a 83       	std	Y+2, r24	; 0x02
    165e:	6b 83       	std	Y+3, r22	; 0x03
    1660:	4c 83       	std	Y+4, r20	; 0x04
    1662:	2d 83       	std	Y+5, r18	; 0x05
	u8 lOC_u8Iterator=0;
    1664:	19 82       	std	Y+1, r1	; 0x01


	CLCD_voidSendCommand(Lcd_CGRAM);
    1666:	80 e4       	ldi	r24, 0x40	; 64
    1668:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>



	for(lOC_u8Iterator=0;lOC_u8Iterator<(sizeof(CLCD_u8ExtraChar)/sizeof(CLCD_u8ExtraChar[0]));lOC_u8Iterator++)
    166c:	19 82       	std	Y+1, r1	; 0x01
    166e:	0c c0       	rjmp	.+24     	; 0x1688 <CLCD_voidSendExtraChar+0x3a>
	{
		CLCD_voidSendData(CLCD_u8ExtraChar[lOC_u8Iterator]);
    1670:	89 81       	ldd	r24, Y+1	; 0x01
    1672:	88 2f       	mov	r24, r24
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	fc 01       	movw	r30, r24
    1678:	e0 57       	subi	r30, 0x70	; 112
    167a:	ff 4f       	sbci	r31, 0xFF	; 255
    167c:	80 81       	ld	r24, Z
    167e:	0e 94 2a 08 	call	0x1054	; 0x1054 <CLCD_voidSendData>

	CLCD_voidSendCommand(Lcd_CGRAM);



	for(lOC_u8Iterator=0;lOC_u8Iterator<(sizeof(CLCD_u8ExtraChar)/sizeof(CLCD_u8ExtraChar[0]));lOC_u8Iterator++)
    1682:	89 81       	ldd	r24, Y+1	; 0x01
    1684:	8f 5f       	subi	r24, 0xFF	; 255
    1686:	89 83       	std	Y+1, r24	; 0x01
    1688:	89 81       	ldd	r24, Y+1	; 0x01
    168a:	80 33       	cpi	r24, 0x30	; 48
    168c:	88 f3       	brcs	.-30     	; 0x1670 <CLCD_voidSendExtraChar+0x22>



	}

	CLCD_voidSetPosition(Copy_u8Row,Copy_u8Col);
    168e:	8a 81       	ldd	r24, Y+2	; 0x02
    1690:	6b 81       	ldd	r22, Y+3	; 0x03
    1692:	0e 94 7f 09 	call	0x12fe	; 0x12fe <CLCD_voidSetPosition>

	for(lOC_u8Iterator=start;lOC_u8Iterator<end;lOC_u8Iterator++)
    1696:	8c 81       	ldd	r24, Y+4	; 0x04
    1698:	89 83       	std	Y+1, r24	; 0x01
    169a:	06 c0       	rjmp	.+12     	; 0x16a8 <CLCD_voidSendExtraChar+0x5a>
	{
		CLCD_voidSendData(lOC_u8Iterator);
    169c:	89 81       	ldd	r24, Y+1	; 0x01
    169e:	0e 94 2a 08 	call	0x1054	; 0x1054 <CLCD_voidSendData>

	}

	CLCD_voidSetPosition(Copy_u8Row,Copy_u8Col);

	for(lOC_u8Iterator=start;lOC_u8Iterator<end;lOC_u8Iterator++)
    16a2:	89 81       	ldd	r24, Y+1	; 0x01
    16a4:	8f 5f       	subi	r24, 0xFF	; 255
    16a6:	89 83       	std	Y+1, r24	; 0x01
    16a8:	99 81       	ldd	r25, Y+1	; 0x01
    16aa:	8d 81       	ldd	r24, Y+5	; 0x05
    16ac:	98 17       	cp	r25, r24
    16ae:	b0 f3       	brcs	.-20     	; 0x169c <CLCD_voidSendExtraChar+0x4e>





}
    16b0:	0f 90       	pop	r0
    16b2:	0f 90       	pop	r0
    16b4:	0f 90       	pop	r0
    16b6:	0f 90       	pop	r0
    16b8:	0f 90       	pop	r0
    16ba:	cf 91       	pop	r28
    16bc:	df 91       	pop	r29
    16be:	08 95       	ret

000016c0 <CLCD_voidDrawSpecialChar>:


void CLCD_voidDrawSpecialChar (u8 *Copy_pu8Pattern, u8 Copy_u8Loc,u8 Copy_u8X,u8 Copy_u8Y)
{
    16c0:	df 93       	push	r29
    16c2:	cf 93       	push	r28
    16c4:	cd b7       	in	r28, 0x3d	; 61
    16c6:	de b7       	in	r29, 0x3e	; 62
    16c8:	27 97       	sbiw	r28, 0x07	; 7
    16ca:	0f b6       	in	r0, 0x3f	; 63
    16cc:	f8 94       	cli
    16ce:	de bf       	out	0x3e, r29	; 62
    16d0:	0f be       	out	0x3f, r0	; 63
    16d2:	cd bf       	out	0x3d, r28	; 61
    16d4:	9c 83       	std	Y+4, r25	; 0x04
    16d6:	8b 83       	std	Y+3, r24	; 0x03
    16d8:	6d 83       	std	Y+5, r22	; 0x05
    16da:	4e 83       	std	Y+6, r20	; 0x06
    16dc:	2f 83       	std	Y+7, r18	; 0x07
	// Calculate the CGRAM Address
	u8 Local_u8CgramAdd = Copy_u8Loc * 8;
    16de:	8d 81       	ldd	r24, Y+5	; 0x05
    16e0:	88 2f       	mov	r24, r24
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	88 0f       	add	r24, r24
    16e6:	99 1f       	adc	r25, r25
    16e8:	88 0f       	add	r24, r24
    16ea:	99 1f       	adc	r25, r25
    16ec:	88 0f       	add	r24, r24
    16ee:	99 1f       	adc	r25, r25
    16f0:	8a 83       	std	Y+2, r24	; 0x02
	// Command to write on CGRAM
	CLCD_voidSendCommand(Local_u8CgramAdd+64);
    16f2:	8a 81       	ldd	r24, Y+2	; 0x02
    16f4:	80 5c       	subi	r24, 0xC0	; 192
    16f6:	0e 94 c0 08 	call	0x1180	; 0x1180 <CLCD_voidSendCommand>


	for (u8 Local_u8Counter=0 ; Local_u8Counter <8 ; Local_u8Counter++)
    16fa:	19 82       	std	Y+1, r1	; 0x01
    16fc:	0e c0       	rjmp	.+28     	; 0x171a <CLCD_voidDrawSpecialChar+0x5a>
	{
		CLCD_voidSendData(Copy_pu8Pattern[Local_u8Counter]);
    16fe:	89 81       	ldd	r24, Y+1	; 0x01
    1700:	28 2f       	mov	r18, r24
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	8b 81       	ldd	r24, Y+3	; 0x03
    1706:	9c 81       	ldd	r25, Y+4	; 0x04
    1708:	fc 01       	movw	r30, r24
    170a:	e2 0f       	add	r30, r18
    170c:	f3 1f       	adc	r31, r19
    170e:	80 81       	ld	r24, Z
    1710:	0e 94 2a 08 	call	0x1054	; 0x1054 <CLCD_voidSendData>
	u8 Local_u8CgramAdd = Copy_u8Loc * 8;
	// Command to write on CGRAM
	CLCD_voidSendCommand(Local_u8CgramAdd+64);


	for (u8 Local_u8Counter=0 ; Local_u8Counter <8 ; Local_u8Counter++)
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	8f 5f       	subi	r24, 0xFF	; 255
    1718:	89 83       	std	Y+1, r24	; 0x01
    171a:	89 81       	ldd	r24, Y+1	; 0x01
    171c:	88 30       	cpi	r24, 0x08	; 8
    171e:	78 f3       	brcs	.-34     	; 0x16fe <CLCD_voidDrawSpecialChar+0x3e>
	{
		CLCD_voidSendData(Copy_pu8Pattern[Local_u8Counter]);
	}
	CLCD_voidSetPosition(Copy_u8X,Copy_u8Y);
    1720:	8e 81       	ldd	r24, Y+6	; 0x06
    1722:	6f 81       	ldd	r22, Y+7	; 0x07
    1724:	0e 94 7f 09 	call	0x12fe	; 0x12fe <CLCD_voidSetPosition>
	//CLCD_voidSendCommand(Local_u8CgramAdd+128);

}
    1728:	27 96       	adiw	r28, 0x07	; 7
    172a:	0f b6       	in	r0, 0x3f	; 63
    172c:	f8 94       	cli
    172e:	de bf       	out	0x3e, r29	; 62
    1730:	0f be       	out	0x3f, r0	; 63
    1732:	cd bf       	out	0x3d, r28	; 61
    1734:	cf 91       	pop	r28
    1736:	df 91       	pop	r29
    1738:	08 95       	ret

0000173a <CLCD_voidSendNum>:


/*********************************************************************************************************/

void CLCD_voidSendNum(u16 Copy_u16Num)
{
    173a:	df 93       	push	r29
    173c:	cf 93       	push	r28
    173e:	cd b7       	in	r28, 0x3d	; 61
    1740:	de b7       	in	r29, 0x3e	; 62
    1742:	2e 97       	sbiw	r28, 0x0e	; 14
    1744:	0f b6       	in	r0, 0x3f	; 63
    1746:	f8 94       	cli
    1748:	de bf       	out	0x3e, r29	; 62
    174a:	0f be       	out	0x3f, r0	; 63
    174c:	cd bf       	out	0x3d, r28	; 61
    174e:	9e 87       	std	Y+14, r25	; 0x0e
    1750:	8d 87       	std	Y+13, r24	; 0x0d
	u8 Local_u8Arr[10];
	u8 Local_u8Iterator1=0,Local_u8Iterator2;
    1752:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_u16Num==0)
    1754:	8d 85       	ldd	r24, Y+13	; 0x0d
    1756:	9e 85       	ldd	r25, Y+14	; 0x0e
    1758:	00 97       	sbiw	r24, 0x00	; 0
    175a:	11 f5       	brne	.+68     	; 0x17a0 <CLCD_voidSendNum+0x66>
	{
		CLCD_voidSendData('0');
    175c:	80 e3       	ldi	r24, 0x30	; 48
    175e:	0e 94 2a 08 	call	0x1054	; 0x1054 <CLCD_voidSendData>
    1762:	22 c0       	rjmp	.+68     	; 0x17a8 <CLCD_voidSendNum+0x6e>
	}
	else
	{
		while(Copy_u16Num)
		{
			Local_u8Arr[Local_u8Iterator1]=Copy_u16Num%10 + '0';
    1764:	8a 81       	ldd	r24, Y+2	; 0x02
    1766:	e8 2f       	mov	r30, r24
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	8d 85       	ldd	r24, Y+13	; 0x0d
    176c:	9e 85       	ldd	r25, Y+14	; 0x0e
    176e:	2a e0       	ldi	r18, 0x0A	; 10
    1770:	30 e0       	ldi	r19, 0x00	; 0
    1772:	b9 01       	movw	r22, r18
    1774:	0e 94 21 17 	call	0x2e42	; 0x2e42 <__udivmodhi4>
    1778:	28 2f       	mov	r18, r24
    177a:	20 5d       	subi	r18, 0xD0	; 208
    177c:	ce 01       	movw	r24, r28
    177e:	03 96       	adiw	r24, 0x03	; 3
    1780:	e8 0f       	add	r30, r24
    1782:	f9 1f       	adc	r31, r25
    1784:	20 83       	st	Z, r18
			Copy_u16Num/=10;
    1786:	8d 85       	ldd	r24, Y+13	; 0x0d
    1788:	9e 85       	ldd	r25, Y+14	; 0x0e
    178a:	2a e0       	ldi	r18, 0x0A	; 10
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	b9 01       	movw	r22, r18
    1790:	0e 94 21 17 	call	0x2e42	; 0x2e42 <__udivmodhi4>
    1794:	cb 01       	movw	r24, r22
    1796:	9e 87       	std	Y+14, r25	; 0x0e
    1798:	8d 87       	std	Y+13, r24	; 0x0d
			Local_u8Iterator1++;
    179a:	8a 81       	ldd	r24, Y+2	; 0x02
    179c:	8f 5f       	subi	r24, 0xFF	; 255
    179e:	8a 83       	std	Y+2, r24	; 0x02
	{
		CLCD_voidSendData('0');
	}
	else
	{
		while(Copy_u16Num)
    17a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    17a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    17a4:	00 97       	sbiw	r24, 0x00	; 0
    17a6:	f1 f6       	brne	.-68     	; 0x1764 <CLCD_voidSendNum+0x2a>
			Local_u8Arr[Local_u8Iterator1]=Copy_u16Num%10 + '0';
			Copy_u16Num/=10;
			Local_u8Iterator1++;
		}
	}
	for(Local_u8Iterator2=Local_u8Iterator1;Local_u8Iterator2>0;Local_u8Iterator2--)
    17a8:	8a 81       	ldd	r24, Y+2	; 0x02
    17aa:	89 83       	std	Y+1, r24	; 0x01
    17ac:	11 c0       	rjmp	.+34     	; 0x17d0 <CLCD_voidSendNum+0x96>
	{
		CLCD_voidSendData(Local_u8Arr[Local_u8Iterator2-1]);
    17ae:	89 81       	ldd	r24, Y+1	; 0x01
    17b0:	88 2f       	mov	r24, r24
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	9c 01       	movw	r18, r24
    17b6:	21 50       	subi	r18, 0x01	; 1
    17b8:	30 40       	sbci	r19, 0x00	; 0
    17ba:	ce 01       	movw	r24, r28
    17bc:	03 96       	adiw	r24, 0x03	; 3
    17be:	fc 01       	movw	r30, r24
    17c0:	e2 0f       	add	r30, r18
    17c2:	f3 1f       	adc	r31, r19
    17c4:	80 81       	ld	r24, Z
    17c6:	0e 94 2a 08 	call	0x1054	; 0x1054 <CLCD_voidSendData>
			Local_u8Arr[Local_u8Iterator1]=Copy_u16Num%10 + '0';
			Copy_u16Num/=10;
			Local_u8Iterator1++;
		}
	}
	for(Local_u8Iterator2=Local_u8Iterator1;Local_u8Iterator2>0;Local_u8Iterator2--)
    17ca:	89 81       	ldd	r24, Y+1	; 0x01
    17cc:	81 50       	subi	r24, 0x01	; 1
    17ce:	89 83       	std	Y+1, r24	; 0x01
    17d0:	89 81       	ldd	r24, Y+1	; 0x01
    17d2:	88 23       	and	r24, r24
    17d4:	61 f7       	brne	.-40     	; 0x17ae <CLCD_voidSendNum+0x74>
	{
		CLCD_voidSendData(Local_u8Arr[Local_u8Iterator2-1]);
	}

}
    17d6:	2e 96       	adiw	r28, 0x0e	; 14
    17d8:	0f b6       	in	r0, 0x3f	; 63
    17da:	f8 94       	cli
    17dc:	de bf       	out	0x3e, r29	; 62
    17de:	0f be       	out	0x3f, r0	; 63
    17e0:	cd bf       	out	0x3d, r28	; 61
    17e2:	cf 91       	pop	r28
    17e4:	df 91       	pop	r29
    17e6:	08 95       	ret

000017e8 <DIO_voidSetPortDirection>:
			#include "DIO_config.h"
			#include "DIO_interface.h"
			#include "DIO_private.h"

			void DIO_voidSetPortDirection(u8 Copy_u8PORT,u8 Copy_u8DIRECTION)
			{
    17e8:	df 93       	push	r29
    17ea:	cf 93       	push	r28
    17ec:	00 d0       	rcall	.+0      	; 0x17ee <DIO_voidSetPortDirection+0x6>
    17ee:	00 d0       	rcall	.+0      	; 0x17f0 <DIO_voidSetPortDirection+0x8>
    17f0:	cd b7       	in	r28, 0x3d	; 61
    17f2:	de b7       	in	r29, 0x3e	; 62
    17f4:	89 83       	std	Y+1, r24	; 0x01
    17f6:	6a 83       	std	Y+2, r22	; 0x02
				if(DIO_PORTD>=Copy_u8PORT)
    17f8:	89 81       	ldd	r24, Y+1	; 0x01
    17fa:	84 30       	cpi	r24, 0x04	; 4
    17fc:	90 f5       	brcc	.+100    	; 0x1862 <DIO_voidSetPortDirection+0x7a>
				{
					switch(Copy_u8PORT)
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
    1800:	28 2f       	mov	r18, r24
    1802:	30 e0       	ldi	r19, 0x00	; 0
    1804:	3c 83       	std	Y+4, r19	; 0x04
    1806:	2b 83       	std	Y+3, r18	; 0x03
    1808:	8b 81       	ldd	r24, Y+3	; 0x03
    180a:	9c 81       	ldd	r25, Y+4	; 0x04
    180c:	81 30       	cpi	r24, 0x01	; 1
    180e:	91 05       	cpc	r25, r1
    1810:	d1 f0       	breq	.+52     	; 0x1846 <DIO_voidSetPortDirection+0x5e>
    1812:	2b 81       	ldd	r18, Y+3	; 0x03
    1814:	3c 81       	ldd	r19, Y+4	; 0x04
    1816:	22 30       	cpi	r18, 0x02	; 2
    1818:	31 05       	cpc	r19, r1
    181a:	2c f4       	brge	.+10     	; 0x1826 <DIO_voidSetPortDirection+0x3e>
    181c:	8b 81       	ldd	r24, Y+3	; 0x03
    181e:	9c 81       	ldd	r25, Y+4	; 0x04
    1820:	00 97       	sbiw	r24, 0x00	; 0
    1822:	61 f0       	breq	.+24     	; 0x183c <DIO_voidSetPortDirection+0x54>
    1824:	1e c0       	rjmp	.+60     	; 0x1862 <DIO_voidSetPortDirection+0x7a>
    1826:	2b 81       	ldd	r18, Y+3	; 0x03
    1828:	3c 81       	ldd	r19, Y+4	; 0x04
    182a:	22 30       	cpi	r18, 0x02	; 2
    182c:	31 05       	cpc	r19, r1
    182e:	81 f0       	breq	.+32     	; 0x1850 <DIO_voidSetPortDirection+0x68>
    1830:	8b 81       	ldd	r24, Y+3	; 0x03
    1832:	9c 81       	ldd	r25, Y+4	; 0x04
    1834:	83 30       	cpi	r24, 0x03	; 3
    1836:	91 05       	cpc	r25, r1
    1838:	81 f0       	breq	.+32     	; 0x185a <DIO_voidSetPortDirection+0x72>
    183a:	13 c0       	rjmp	.+38     	; 0x1862 <DIO_voidSetPortDirection+0x7a>
					{
					case DIO_PORTA: DDRA=Copy_u8DIRECTION;break;
    183c:	ea e3       	ldi	r30, 0x3A	; 58
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	8a 81       	ldd	r24, Y+2	; 0x02
    1842:	80 83       	st	Z, r24
    1844:	0e c0       	rjmp	.+28     	; 0x1862 <DIO_voidSetPortDirection+0x7a>
					case DIO_PORTB: DDRB=Copy_u8DIRECTION;break;
    1846:	e7 e3       	ldi	r30, 0x37	; 55
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	8a 81       	ldd	r24, Y+2	; 0x02
    184c:	80 83       	st	Z, r24
    184e:	09 c0       	rjmp	.+18     	; 0x1862 <DIO_voidSetPortDirection+0x7a>
					case DIO_PORTC: DDRC=Copy_u8DIRECTION;break;
    1850:	e4 e3       	ldi	r30, 0x34	; 52
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	8a 81       	ldd	r24, Y+2	; 0x02
    1856:	80 83       	st	Z, r24
    1858:	04 c0       	rjmp	.+8      	; 0x1862 <DIO_voidSetPortDirection+0x7a>
					case DIO_PORTD: DDRD=Copy_u8DIRECTION;break;
    185a:	e1 e3       	ldi	r30, 0x31	; 49
    185c:	f0 e0       	ldi	r31, 0x00	; 0
    185e:	8a 81       	ldd	r24, Y+2	; 0x02
    1860:	80 83       	st	Z, r24
					}


				}

			}
    1862:	0f 90       	pop	r0
    1864:	0f 90       	pop	r0
    1866:	0f 90       	pop	r0
    1868:	0f 90       	pop	r0
    186a:	cf 91       	pop	r28
    186c:	df 91       	pop	r29
    186e:	08 95       	ret

00001870 <DIO_voidSetPortValue>:




			void DIO_voidSetPortValue(u8 Copy_u8PORT,u8 Copy_u8VALUE)
			{
    1870:	df 93       	push	r29
    1872:	cf 93       	push	r28
    1874:	00 d0       	rcall	.+0      	; 0x1876 <DIO_voidSetPortValue+0x6>
    1876:	00 d0       	rcall	.+0      	; 0x1878 <DIO_voidSetPortValue+0x8>
    1878:	cd b7       	in	r28, 0x3d	; 61
    187a:	de b7       	in	r29, 0x3e	; 62
    187c:	89 83       	std	Y+1, r24	; 0x01
    187e:	6a 83       	std	Y+2, r22	; 0x02
				if((DIO_PORTD>=Copy_u8PORT)&&(255>=Copy_u8VALUE||PORT_VAL_HIGH==Copy_u8VALUE||PORT_VAL_LOW==Copy_u8VALUE))
    1880:	89 81       	ldd	r24, Y+1	; 0x01
    1882:	84 30       	cpi	r24, 0x04	; 4
    1884:	90 f5       	brcc	.+100    	; 0x18ea <DIO_voidSetPortValue+0x7a>
					{
						switch(Copy_u8PORT)
    1886:	89 81       	ldd	r24, Y+1	; 0x01
    1888:	28 2f       	mov	r18, r24
    188a:	30 e0       	ldi	r19, 0x00	; 0
    188c:	3c 83       	std	Y+4, r19	; 0x04
    188e:	2b 83       	std	Y+3, r18	; 0x03
    1890:	8b 81       	ldd	r24, Y+3	; 0x03
    1892:	9c 81       	ldd	r25, Y+4	; 0x04
    1894:	81 30       	cpi	r24, 0x01	; 1
    1896:	91 05       	cpc	r25, r1
    1898:	d1 f0       	breq	.+52     	; 0x18ce <DIO_voidSetPortValue+0x5e>
    189a:	2b 81       	ldd	r18, Y+3	; 0x03
    189c:	3c 81       	ldd	r19, Y+4	; 0x04
    189e:	22 30       	cpi	r18, 0x02	; 2
    18a0:	31 05       	cpc	r19, r1
    18a2:	2c f4       	brge	.+10     	; 0x18ae <DIO_voidSetPortValue+0x3e>
    18a4:	8b 81       	ldd	r24, Y+3	; 0x03
    18a6:	9c 81       	ldd	r25, Y+4	; 0x04
    18a8:	00 97       	sbiw	r24, 0x00	; 0
    18aa:	61 f0       	breq	.+24     	; 0x18c4 <DIO_voidSetPortValue+0x54>
    18ac:	1e c0       	rjmp	.+60     	; 0x18ea <DIO_voidSetPortValue+0x7a>
    18ae:	2b 81       	ldd	r18, Y+3	; 0x03
    18b0:	3c 81       	ldd	r19, Y+4	; 0x04
    18b2:	22 30       	cpi	r18, 0x02	; 2
    18b4:	31 05       	cpc	r19, r1
    18b6:	81 f0       	breq	.+32     	; 0x18d8 <DIO_voidSetPortValue+0x68>
    18b8:	8b 81       	ldd	r24, Y+3	; 0x03
    18ba:	9c 81       	ldd	r25, Y+4	; 0x04
    18bc:	83 30       	cpi	r24, 0x03	; 3
    18be:	91 05       	cpc	r25, r1
    18c0:	81 f0       	breq	.+32     	; 0x18e2 <DIO_voidSetPortValue+0x72>
    18c2:	13 c0       	rjmp	.+38     	; 0x18ea <DIO_voidSetPortValue+0x7a>
						{
						case DIO_PORTA: PORTA= Copy_u8VALUE;break;
    18c4:	eb e3       	ldi	r30, 0x3B	; 59
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	8a 81       	ldd	r24, Y+2	; 0x02
    18ca:	80 83       	st	Z, r24
    18cc:	0e c0       	rjmp	.+28     	; 0x18ea <DIO_voidSetPortValue+0x7a>
						case DIO_PORTB: PORTB= Copy_u8VALUE;break;
    18ce:	e8 e3       	ldi	r30, 0x38	; 56
    18d0:	f0 e0       	ldi	r31, 0x00	; 0
    18d2:	8a 81       	ldd	r24, Y+2	; 0x02
    18d4:	80 83       	st	Z, r24
    18d6:	09 c0       	rjmp	.+18     	; 0x18ea <DIO_voidSetPortValue+0x7a>
						case DIO_PORTC: PORTC= Copy_u8VALUE;break;
    18d8:	e5 e3       	ldi	r30, 0x35	; 53
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	8a 81       	ldd	r24, Y+2	; 0x02
    18de:	80 83       	st	Z, r24
    18e0:	04 c0       	rjmp	.+8      	; 0x18ea <DIO_voidSetPortValue+0x7a>
						case DIO_PORTD: PORTD= Copy_u8VALUE;break;
    18e2:	e2 e3       	ldi	r30, 0x32	; 50
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	8a 81       	ldd	r24, Y+2	; 0x02
    18e8:	80 83       	st	Z, r24

						}

					}

			}
    18ea:	0f 90       	pop	r0
    18ec:	0f 90       	pop	r0
    18ee:	0f 90       	pop	r0
    18f0:	0f 90       	pop	r0
    18f2:	cf 91       	pop	r28
    18f4:	df 91       	pop	r29
    18f6:	08 95       	ret

000018f8 <DIO_voidTogglePortValue>:



			void DIO_voidTogglePortValue(u8 Copy_u8PORT)
			{
    18f8:	df 93       	push	r29
    18fa:	cf 93       	push	r28
    18fc:	00 d0       	rcall	.+0      	; 0x18fe <DIO_voidTogglePortValue+0x6>
    18fe:	0f 92       	push	r0
    1900:	cd b7       	in	r28, 0x3d	; 61
    1902:	de b7       	in	r29, 0x3e	; 62
    1904:	89 83       	std	Y+1, r24	; 0x01
				if(DIO_PORTD>=Copy_u8PORT)
    1906:	89 81       	ldd	r24, Y+1	; 0x01
    1908:	84 30       	cpi	r24, 0x04	; 4
    190a:	08 f0       	brcs	.+2      	; 0x190e <DIO_voidTogglePortValue+0x16>
    190c:	3e c0       	rjmp	.+124    	; 0x198a <DIO_voidTogglePortValue+0x92>
				{
					switch(Copy_u8PORT)
    190e:	89 81       	ldd	r24, Y+1	; 0x01
    1910:	28 2f       	mov	r18, r24
    1912:	30 e0       	ldi	r19, 0x00	; 0
    1914:	3b 83       	std	Y+3, r19	; 0x03
    1916:	2a 83       	std	Y+2, r18	; 0x02
    1918:	8a 81       	ldd	r24, Y+2	; 0x02
    191a:	9b 81       	ldd	r25, Y+3	; 0x03
    191c:	81 30       	cpi	r24, 0x01	; 1
    191e:	91 05       	cpc	r25, r1
    1920:	e9 f0       	breq	.+58     	; 0x195c <DIO_voidTogglePortValue+0x64>
    1922:	2a 81       	ldd	r18, Y+2	; 0x02
    1924:	3b 81       	ldd	r19, Y+3	; 0x03
    1926:	22 30       	cpi	r18, 0x02	; 2
    1928:	31 05       	cpc	r19, r1
    192a:	2c f4       	brge	.+10     	; 0x1936 <DIO_voidTogglePortValue+0x3e>
    192c:	8a 81       	ldd	r24, Y+2	; 0x02
    192e:	9b 81       	ldd	r25, Y+3	; 0x03
    1930:	00 97       	sbiw	r24, 0x00	; 0
    1932:	61 f0       	breq	.+24     	; 0x194c <DIO_voidTogglePortValue+0x54>
    1934:	2a c0       	rjmp	.+84     	; 0x198a <DIO_voidTogglePortValue+0x92>
    1936:	2a 81       	ldd	r18, Y+2	; 0x02
    1938:	3b 81       	ldd	r19, Y+3	; 0x03
    193a:	22 30       	cpi	r18, 0x02	; 2
    193c:	31 05       	cpc	r19, r1
    193e:	b1 f0       	breq	.+44     	; 0x196c <DIO_voidTogglePortValue+0x74>
    1940:	8a 81       	ldd	r24, Y+2	; 0x02
    1942:	9b 81       	ldd	r25, Y+3	; 0x03
    1944:	83 30       	cpi	r24, 0x03	; 3
    1946:	91 05       	cpc	r25, r1
    1948:	c9 f0       	breq	.+50     	; 0x197c <DIO_voidTogglePortValue+0x84>
    194a:	1f c0       	rjmp	.+62     	; 0x198a <DIO_voidTogglePortValue+0x92>
					{
					case DIO_PORTA: PORTA=~PORTA;break;
    194c:	ab e3       	ldi	r26, 0x3B	; 59
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	eb e3       	ldi	r30, 0x3B	; 59
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	80 95       	com	r24
    1958:	8c 93       	st	X, r24
    195a:	17 c0       	rjmp	.+46     	; 0x198a <DIO_voidTogglePortValue+0x92>
					case DIO_PORTB: PORTB=~PORTB;break;
    195c:	a8 e3       	ldi	r26, 0x38	; 56
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	e8 e3       	ldi	r30, 0x38	; 56
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	80 95       	com	r24
    1968:	8c 93       	st	X, r24
    196a:	0f c0       	rjmp	.+30     	; 0x198a <DIO_voidTogglePortValue+0x92>
					case DIO_PORTC: PORTC=~PORTC;break;
    196c:	a5 e3       	ldi	r26, 0x35	; 53
    196e:	b0 e0       	ldi	r27, 0x00	; 0
    1970:	e5 e3       	ldi	r30, 0x35	; 53
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	80 81       	ld	r24, Z
    1976:	80 95       	com	r24
    1978:	8c 93       	st	X, r24
    197a:	07 c0       	rjmp	.+14     	; 0x198a <DIO_voidTogglePortValue+0x92>
					case DIO_PORTD: PORTD=~PORTD;break;
    197c:	a2 e3       	ldi	r26, 0x32	; 50
    197e:	b0 e0       	ldi	r27, 0x00	; 0
    1980:	e2 e3       	ldi	r30, 0x32	; 50
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
    1986:	80 95       	com	r24
    1988:	8c 93       	st	X, r24



				}

			}
    198a:	0f 90       	pop	r0
    198c:	0f 90       	pop	r0
    198e:	0f 90       	pop	r0
    1990:	cf 91       	pop	r28
    1992:	df 91       	pop	r29
    1994:	08 95       	ret

00001996 <DIO_voidClearPortValue>:


			void DIO_voidClearPortValue(u8 Copy_u8PORT)
			{
    1996:	df 93       	push	r29
    1998:	cf 93       	push	r28
    199a:	00 d0       	rcall	.+0      	; 0x199c <DIO_voidClearPortValue+0x6>
    199c:	0f 92       	push	r0
    199e:	cd b7       	in	r28, 0x3d	; 61
    19a0:	de b7       	in	r29, 0x3e	; 62
    19a2:	89 83       	std	Y+1, r24	; 0x01

				if(DIO_PORTD>=Copy_u8PORT)
    19a4:	89 81       	ldd	r24, Y+1	; 0x01
    19a6:	84 30       	cpi	r24, 0x04	; 4
    19a8:	70 f5       	brcc	.+92     	; 0x1a06 <DIO_voidClearPortValue+0x70>
						{
							switch(Copy_u8PORT)
    19aa:	89 81       	ldd	r24, Y+1	; 0x01
    19ac:	28 2f       	mov	r18, r24
    19ae:	30 e0       	ldi	r19, 0x00	; 0
    19b0:	3b 83       	std	Y+3, r19	; 0x03
    19b2:	2a 83       	std	Y+2, r18	; 0x02
    19b4:	8a 81       	ldd	r24, Y+2	; 0x02
    19b6:	9b 81       	ldd	r25, Y+3	; 0x03
    19b8:	81 30       	cpi	r24, 0x01	; 1
    19ba:	91 05       	cpc	r25, r1
    19bc:	c9 f0       	breq	.+50     	; 0x19f0 <DIO_voidClearPortValue+0x5a>
    19be:	2a 81       	ldd	r18, Y+2	; 0x02
    19c0:	3b 81       	ldd	r19, Y+3	; 0x03
    19c2:	22 30       	cpi	r18, 0x02	; 2
    19c4:	31 05       	cpc	r19, r1
    19c6:	2c f4       	brge	.+10     	; 0x19d2 <DIO_voidClearPortValue+0x3c>
    19c8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ca:	9b 81       	ldd	r25, Y+3	; 0x03
    19cc:	00 97       	sbiw	r24, 0x00	; 0
    19ce:	61 f0       	breq	.+24     	; 0x19e8 <DIO_voidClearPortValue+0x52>
    19d0:	1a c0       	rjmp	.+52     	; 0x1a06 <DIO_voidClearPortValue+0x70>
    19d2:	2a 81       	ldd	r18, Y+2	; 0x02
    19d4:	3b 81       	ldd	r19, Y+3	; 0x03
    19d6:	22 30       	cpi	r18, 0x02	; 2
    19d8:	31 05       	cpc	r19, r1
    19da:	71 f0       	breq	.+28     	; 0x19f8 <DIO_voidClearPortValue+0x62>
    19dc:	8a 81       	ldd	r24, Y+2	; 0x02
    19de:	9b 81       	ldd	r25, Y+3	; 0x03
    19e0:	83 30       	cpi	r24, 0x03	; 3
    19e2:	91 05       	cpc	r25, r1
    19e4:	69 f0       	breq	.+26     	; 0x1a00 <DIO_voidClearPortValue+0x6a>
    19e6:	0f c0       	rjmp	.+30     	; 0x1a06 <DIO_voidClearPortValue+0x70>
							{
							case DIO_PORTA: PORTA=PORT_VAL_LOW;break;
    19e8:	eb e3       	ldi	r30, 0x3B	; 59
    19ea:	f0 e0       	ldi	r31, 0x00	; 0
    19ec:	10 82       	st	Z, r1
    19ee:	0b c0       	rjmp	.+22     	; 0x1a06 <DIO_voidClearPortValue+0x70>
							case DIO_PORTB: PORTB=PORT_VAL_LOW;break;
    19f0:	e8 e3       	ldi	r30, 0x38	; 56
    19f2:	f0 e0       	ldi	r31, 0x00	; 0
    19f4:	10 82       	st	Z, r1
    19f6:	07 c0       	rjmp	.+14     	; 0x1a06 <DIO_voidClearPortValue+0x70>
							case DIO_PORTC: PORTC=PORT_VAL_LOW;break;
    19f8:	e5 e3       	ldi	r30, 0x35	; 53
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	10 82       	st	Z, r1
    19fe:	03 c0       	rjmp	.+6      	; 0x1a06 <DIO_voidClearPortValue+0x70>
							case DIO_PORTD: PORTD=PORT_VAL_LOW;break;
    1a00:	e2 e3       	ldi	r30, 0x32	; 50
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	10 82       	st	Z, r1


						}


			}
    1a06:	0f 90       	pop	r0
    1a08:	0f 90       	pop	r0
    1a0a:	0f 90       	pop	r0
    1a0c:	cf 91       	pop	r28
    1a0e:	df 91       	pop	r29
    1a10:	08 95       	ret

00001a12 <DIO_voidSetPinDirection>:

			/*************************************************************PIN FUNCTIONS****************************************************************/


			void DIO_voidSetPinDirection(u8 Copy_u8PORT,u8 Copy_u8PIN,u8 Copy_u8DIRECTION)
			{
    1a12:	df 93       	push	r29
    1a14:	cf 93       	push	r28
    1a16:	cd b7       	in	r28, 0x3d	; 61
    1a18:	de b7       	in	r29, 0x3e	; 62
    1a1a:	27 97       	sbiw	r28, 0x07	; 7
    1a1c:	0f b6       	in	r0, 0x3f	; 63
    1a1e:	f8 94       	cli
    1a20:	de bf       	out	0x3e, r29	; 62
    1a22:	0f be       	out	0x3f, r0	; 63
    1a24:	cd bf       	out	0x3d, r28	; 61
    1a26:	89 83       	std	Y+1, r24	; 0x01
    1a28:	6a 83       	std	Y+2, r22	; 0x02
    1a2a:	4b 83       	std	Y+3, r20	; 0x03
				if((DIO_PORTD>=Copy_u8PORT)&&(DIO_PIN7>=Copy_u8PIN))
    1a2c:	89 81       	ldd	r24, Y+1	; 0x01
    1a2e:	84 30       	cpi	r24, 0x04	; 4
    1a30:	08 f0       	brcs	.+2      	; 0x1a34 <DIO_voidSetPinDirection+0x22>
    1a32:	ee c0       	rjmp	.+476    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
    1a34:	8a 81       	ldd	r24, Y+2	; 0x02
    1a36:	88 30       	cpi	r24, 0x08	; 8
    1a38:	08 f0       	brcs	.+2      	; 0x1a3c <DIO_voidSetPinDirection+0x2a>
    1a3a:	ea c0       	rjmp	.+468    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
				{
					if(PIN_DIR_INPUT==Copy_u8DIRECTION)
    1a3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a3e:	88 23       	and	r24, r24
    1a40:	09 f0       	breq	.+2      	; 0x1a44 <DIO_voidSetPinDirection+0x32>
    1a42:	74 c0       	rjmp	.+232    	; 0x1b2c <DIO_voidSetPinDirection+0x11a>
					{
						switch(Copy_u8PORT)
    1a44:	89 81       	ldd	r24, Y+1	; 0x01
    1a46:	28 2f       	mov	r18, r24
    1a48:	30 e0       	ldi	r19, 0x00	; 0
    1a4a:	3f 83       	std	Y+7, r19	; 0x07
    1a4c:	2e 83       	std	Y+6, r18	; 0x06
    1a4e:	8e 81       	ldd	r24, Y+6	; 0x06
    1a50:	9f 81       	ldd	r25, Y+7	; 0x07
    1a52:	81 30       	cpi	r24, 0x01	; 1
    1a54:	91 05       	cpc	r25, r1
    1a56:	59 f1       	breq	.+86     	; 0x1aae <DIO_voidSetPinDirection+0x9c>
    1a58:	2e 81       	ldd	r18, Y+6	; 0x06
    1a5a:	3f 81       	ldd	r19, Y+7	; 0x07
    1a5c:	22 30       	cpi	r18, 0x02	; 2
    1a5e:	31 05       	cpc	r19, r1
    1a60:	2c f4       	brge	.+10     	; 0x1a6c <DIO_voidSetPinDirection+0x5a>
    1a62:	8e 81       	ldd	r24, Y+6	; 0x06
    1a64:	9f 81       	ldd	r25, Y+7	; 0x07
    1a66:	00 97       	sbiw	r24, 0x00	; 0
    1a68:	69 f0       	breq	.+26     	; 0x1a84 <DIO_voidSetPinDirection+0x72>
    1a6a:	d2 c0       	rjmp	.+420    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
    1a6c:	2e 81       	ldd	r18, Y+6	; 0x06
    1a6e:	3f 81       	ldd	r19, Y+7	; 0x07
    1a70:	22 30       	cpi	r18, 0x02	; 2
    1a72:	31 05       	cpc	r19, r1
    1a74:	89 f1       	breq	.+98     	; 0x1ad8 <DIO_voidSetPinDirection+0xc6>
    1a76:	8e 81       	ldd	r24, Y+6	; 0x06
    1a78:	9f 81       	ldd	r25, Y+7	; 0x07
    1a7a:	83 30       	cpi	r24, 0x03	; 3
    1a7c:	91 05       	cpc	r25, r1
    1a7e:	09 f4       	brne	.+2      	; 0x1a82 <DIO_voidSetPinDirection+0x70>
    1a80:	40 c0       	rjmp	.+128    	; 0x1b02 <DIO_voidSetPinDirection+0xf0>
    1a82:	c6 c0       	rjmp	.+396    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
						{
						case DIO_PORTA:CLR_BIT(DDRA,Copy_u8PIN);break;
    1a84:	aa e3       	ldi	r26, 0x3A	; 58
    1a86:	b0 e0       	ldi	r27, 0x00	; 0
    1a88:	ea e3       	ldi	r30, 0x3A	; 58
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	80 81       	ld	r24, Z
    1a8e:	48 2f       	mov	r20, r24
    1a90:	8a 81       	ldd	r24, Y+2	; 0x02
    1a92:	28 2f       	mov	r18, r24
    1a94:	30 e0       	ldi	r19, 0x00	; 0
    1a96:	81 e0       	ldi	r24, 0x01	; 1
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	02 2e       	mov	r0, r18
    1a9c:	02 c0       	rjmp	.+4      	; 0x1aa2 <DIO_voidSetPinDirection+0x90>
    1a9e:	88 0f       	add	r24, r24
    1aa0:	99 1f       	adc	r25, r25
    1aa2:	0a 94       	dec	r0
    1aa4:	e2 f7       	brpl	.-8      	; 0x1a9e <DIO_voidSetPinDirection+0x8c>
    1aa6:	80 95       	com	r24
    1aa8:	84 23       	and	r24, r20
    1aaa:	8c 93       	st	X, r24
    1aac:	b1 c0       	rjmp	.+354    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
						case DIO_PORTB:CLR_BIT(DDRB,Copy_u8PIN);break;
    1aae:	a7 e3       	ldi	r26, 0x37	; 55
    1ab0:	b0 e0       	ldi	r27, 0x00	; 0
    1ab2:	e7 e3       	ldi	r30, 0x37	; 55
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	80 81       	ld	r24, Z
    1ab8:	48 2f       	mov	r20, r24
    1aba:	8a 81       	ldd	r24, Y+2	; 0x02
    1abc:	28 2f       	mov	r18, r24
    1abe:	30 e0       	ldi	r19, 0x00	; 0
    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	02 2e       	mov	r0, r18
    1ac6:	02 c0       	rjmp	.+4      	; 0x1acc <DIO_voidSetPinDirection+0xba>
    1ac8:	88 0f       	add	r24, r24
    1aca:	99 1f       	adc	r25, r25
    1acc:	0a 94       	dec	r0
    1ace:	e2 f7       	brpl	.-8      	; 0x1ac8 <DIO_voidSetPinDirection+0xb6>
    1ad0:	80 95       	com	r24
    1ad2:	84 23       	and	r24, r20
    1ad4:	8c 93       	st	X, r24
    1ad6:	9c c0       	rjmp	.+312    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
						case DIO_PORTC:CLR_BIT(DDRC,Copy_u8PIN);break;
    1ad8:	a4 e3       	ldi	r26, 0x34	; 52
    1ada:	b0 e0       	ldi	r27, 0x00	; 0
    1adc:	e4 e3       	ldi	r30, 0x34	; 52
    1ade:	f0 e0       	ldi	r31, 0x00	; 0
    1ae0:	80 81       	ld	r24, Z
    1ae2:	48 2f       	mov	r20, r24
    1ae4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae6:	28 2f       	mov	r18, r24
    1ae8:	30 e0       	ldi	r19, 0x00	; 0
    1aea:	81 e0       	ldi	r24, 0x01	; 1
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	02 2e       	mov	r0, r18
    1af0:	02 c0       	rjmp	.+4      	; 0x1af6 <DIO_voidSetPinDirection+0xe4>
    1af2:	88 0f       	add	r24, r24
    1af4:	99 1f       	adc	r25, r25
    1af6:	0a 94       	dec	r0
    1af8:	e2 f7       	brpl	.-8      	; 0x1af2 <DIO_voidSetPinDirection+0xe0>
    1afa:	80 95       	com	r24
    1afc:	84 23       	and	r24, r20
    1afe:	8c 93       	st	X, r24
    1b00:	87 c0       	rjmp	.+270    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
						case DIO_PORTD:CLR_BIT(DDRD,Copy_u8PIN);break;
    1b02:	a1 e3       	ldi	r26, 0x31	; 49
    1b04:	b0 e0       	ldi	r27, 0x00	; 0
    1b06:	e1 e3       	ldi	r30, 0x31	; 49
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 81       	ld	r24, Z
    1b0c:	48 2f       	mov	r20, r24
    1b0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b10:	28 2f       	mov	r18, r24
    1b12:	30 e0       	ldi	r19, 0x00	; 0
    1b14:	81 e0       	ldi	r24, 0x01	; 1
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	02 2e       	mov	r0, r18
    1b1a:	02 c0       	rjmp	.+4      	; 0x1b20 <DIO_voidSetPinDirection+0x10e>
    1b1c:	88 0f       	add	r24, r24
    1b1e:	99 1f       	adc	r25, r25
    1b20:	0a 94       	dec	r0
    1b22:	e2 f7       	brpl	.-8      	; 0x1b1c <DIO_voidSetPinDirection+0x10a>
    1b24:	80 95       	com	r24
    1b26:	84 23       	and	r24, r20
    1b28:	8c 93       	st	X, r24
    1b2a:	72 c0       	rjmp	.+228    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>

						}

					}

					else if(PIN_DIR_OUTPUT==Copy_u8DIRECTION)
    1b2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2e:	81 30       	cpi	r24, 0x01	; 1
    1b30:	09 f0       	breq	.+2      	; 0x1b34 <DIO_voidSetPinDirection+0x122>
    1b32:	6e c0       	rjmp	.+220    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
					{
						switch(Copy_u8PORT)
    1b34:	89 81       	ldd	r24, Y+1	; 0x01
    1b36:	28 2f       	mov	r18, r24
    1b38:	30 e0       	ldi	r19, 0x00	; 0
    1b3a:	3d 83       	std	Y+5, r19	; 0x05
    1b3c:	2c 83       	std	Y+4, r18	; 0x04
    1b3e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b40:	9d 81       	ldd	r25, Y+5	; 0x05
    1b42:	81 30       	cpi	r24, 0x01	; 1
    1b44:	91 05       	cpc	r25, r1
    1b46:	49 f1       	breq	.+82     	; 0x1b9a <DIO_voidSetPinDirection+0x188>
    1b48:	2c 81       	ldd	r18, Y+4	; 0x04
    1b4a:	3d 81       	ldd	r19, Y+5	; 0x05
    1b4c:	22 30       	cpi	r18, 0x02	; 2
    1b4e:	31 05       	cpc	r19, r1
    1b50:	2c f4       	brge	.+10     	; 0x1b5c <DIO_voidSetPinDirection+0x14a>
    1b52:	8c 81       	ldd	r24, Y+4	; 0x04
    1b54:	9d 81       	ldd	r25, Y+5	; 0x05
    1b56:	00 97       	sbiw	r24, 0x00	; 0
    1b58:	61 f0       	breq	.+24     	; 0x1b72 <DIO_voidSetPinDirection+0x160>
    1b5a:	5a c0       	rjmp	.+180    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
    1b5c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b5e:	3d 81       	ldd	r19, Y+5	; 0x05
    1b60:	22 30       	cpi	r18, 0x02	; 2
    1b62:	31 05       	cpc	r19, r1
    1b64:	71 f1       	breq	.+92     	; 0x1bc2 <DIO_voidSetPinDirection+0x1b0>
    1b66:	8c 81       	ldd	r24, Y+4	; 0x04
    1b68:	9d 81       	ldd	r25, Y+5	; 0x05
    1b6a:	83 30       	cpi	r24, 0x03	; 3
    1b6c:	91 05       	cpc	r25, r1
    1b6e:	e9 f1       	breq	.+122    	; 0x1bea <DIO_voidSetPinDirection+0x1d8>
    1b70:	4f c0       	rjmp	.+158    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
									{
									case DIO_PORTA:SET_BIT(DDRA,Copy_u8PIN);break;
    1b72:	aa e3       	ldi	r26, 0x3A	; 58
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	ea e3       	ldi	r30, 0x3A	; 58
    1b78:	f0 e0       	ldi	r31, 0x00	; 0
    1b7a:	80 81       	ld	r24, Z
    1b7c:	48 2f       	mov	r20, r24
    1b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b80:	28 2f       	mov	r18, r24
    1b82:	30 e0       	ldi	r19, 0x00	; 0
    1b84:	81 e0       	ldi	r24, 0x01	; 1
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	02 2e       	mov	r0, r18
    1b8a:	02 c0       	rjmp	.+4      	; 0x1b90 <DIO_voidSetPinDirection+0x17e>
    1b8c:	88 0f       	add	r24, r24
    1b8e:	99 1f       	adc	r25, r25
    1b90:	0a 94       	dec	r0
    1b92:	e2 f7       	brpl	.-8      	; 0x1b8c <DIO_voidSetPinDirection+0x17a>
    1b94:	84 2b       	or	r24, r20
    1b96:	8c 93       	st	X, r24
    1b98:	3b c0       	rjmp	.+118    	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
									case DIO_PORTB:SET_BIT(DDRB,Copy_u8PIN);break;
    1b9a:	a7 e3       	ldi	r26, 0x37	; 55
    1b9c:	b0 e0       	ldi	r27, 0x00	; 0
    1b9e:	e7 e3       	ldi	r30, 0x37	; 55
    1ba0:	f0 e0       	ldi	r31, 0x00	; 0
    1ba2:	80 81       	ld	r24, Z
    1ba4:	48 2f       	mov	r20, r24
    1ba6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba8:	28 2f       	mov	r18, r24
    1baa:	30 e0       	ldi	r19, 0x00	; 0
    1bac:	81 e0       	ldi	r24, 0x01	; 1
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	02 2e       	mov	r0, r18
    1bb2:	02 c0       	rjmp	.+4      	; 0x1bb8 <DIO_voidSetPinDirection+0x1a6>
    1bb4:	88 0f       	add	r24, r24
    1bb6:	99 1f       	adc	r25, r25
    1bb8:	0a 94       	dec	r0
    1bba:	e2 f7       	brpl	.-8      	; 0x1bb4 <DIO_voidSetPinDirection+0x1a2>
    1bbc:	84 2b       	or	r24, r20
    1bbe:	8c 93       	st	X, r24
    1bc0:	27 c0       	rjmp	.+78     	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
									case DIO_PORTC:SET_BIT(DDRC,Copy_u8PIN);break;
    1bc2:	a4 e3       	ldi	r26, 0x34	; 52
    1bc4:	b0 e0       	ldi	r27, 0x00	; 0
    1bc6:	e4 e3       	ldi	r30, 0x34	; 52
    1bc8:	f0 e0       	ldi	r31, 0x00	; 0
    1bca:	80 81       	ld	r24, Z
    1bcc:	48 2f       	mov	r20, r24
    1bce:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd0:	28 2f       	mov	r18, r24
    1bd2:	30 e0       	ldi	r19, 0x00	; 0
    1bd4:	81 e0       	ldi	r24, 0x01	; 1
    1bd6:	90 e0       	ldi	r25, 0x00	; 0
    1bd8:	02 2e       	mov	r0, r18
    1bda:	02 c0       	rjmp	.+4      	; 0x1be0 <DIO_voidSetPinDirection+0x1ce>
    1bdc:	88 0f       	add	r24, r24
    1bde:	99 1f       	adc	r25, r25
    1be0:	0a 94       	dec	r0
    1be2:	e2 f7       	brpl	.-8      	; 0x1bdc <DIO_voidSetPinDirection+0x1ca>
    1be4:	84 2b       	or	r24, r20
    1be6:	8c 93       	st	X, r24
    1be8:	13 c0       	rjmp	.+38     	; 0x1c10 <DIO_voidSetPinDirection+0x1fe>
									case DIO_PORTD:SET_BIT(DDRD,Copy_u8PIN);break;
    1bea:	a1 e3       	ldi	r26, 0x31	; 49
    1bec:	b0 e0       	ldi	r27, 0x00	; 0
    1bee:	e1 e3       	ldi	r30, 0x31	; 49
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	80 81       	ld	r24, Z
    1bf4:	48 2f       	mov	r20, r24
    1bf6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf8:	28 2f       	mov	r18, r24
    1bfa:	30 e0       	ldi	r19, 0x00	; 0
    1bfc:	81 e0       	ldi	r24, 0x01	; 1
    1bfe:	90 e0       	ldi	r25, 0x00	; 0
    1c00:	02 2e       	mov	r0, r18
    1c02:	02 c0       	rjmp	.+4      	; 0x1c08 <DIO_voidSetPinDirection+0x1f6>
    1c04:	88 0f       	add	r24, r24
    1c06:	99 1f       	adc	r25, r25
    1c08:	0a 94       	dec	r0
    1c0a:	e2 f7       	brpl	.-8      	; 0x1c04 <DIO_voidSetPinDirection+0x1f2>
    1c0c:	84 2b       	or	r24, r20
    1c0e:	8c 93       	st	X, r24

				}



			}
    1c10:	27 96       	adiw	r28, 0x07	; 7
    1c12:	0f b6       	in	r0, 0x3f	; 63
    1c14:	f8 94       	cli
    1c16:	de bf       	out	0x3e, r29	; 62
    1c18:	0f be       	out	0x3f, r0	; 63
    1c1a:	cd bf       	out	0x3d, r28	; 61
    1c1c:	cf 91       	pop	r28
    1c1e:	df 91       	pop	r29
    1c20:	08 95       	ret

00001c22 <DIO_voidSetPinValue>:




			void DIO_voidSetPinValue(u8 Copy_u8PORT,u8 Copy_u8PIN,u8 Copy_u8VALUE)
			{
    1c22:	df 93       	push	r29
    1c24:	cf 93       	push	r28
    1c26:	cd b7       	in	r28, 0x3d	; 61
    1c28:	de b7       	in	r29, 0x3e	; 62
    1c2a:	27 97       	sbiw	r28, 0x07	; 7
    1c2c:	0f b6       	in	r0, 0x3f	; 63
    1c2e:	f8 94       	cli
    1c30:	de bf       	out	0x3e, r29	; 62
    1c32:	0f be       	out	0x3f, r0	; 63
    1c34:	cd bf       	out	0x3d, r28	; 61
    1c36:	89 83       	std	Y+1, r24	; 0x01
    1c38:	6a 83       	std	Y+2, r22	; 0x02
    1c3a:	4b 83       	std	Y+3, r20	; 0x03

			if(DIO_PORTD>=Copy_u8PORT&&DIO_PIN7>=Copy_u8PIN&&(255<=Copy_u8VALUE||PIN_VAL_HIGH==Copy_u8VALUE||PIN_VAL_LOW==Copy_u8VALUE))
    1c3c:	89 81       	ldd	r24, Y+1	; 0x01
    1c3e:	84 30       	cpi	r24, 0x04	; 4
    1c40:	08 f0       	brcs	.+2      	; 0x1c44 <DIO_voidSetPinValue+0x22>
    1c42:	f8 c0       	rjmp	.+496    	; 0x1e34 <DIO_voidSetPinValue+0x212>
    1c44:	8a 81       	ldd	r24, Y+2	; 0x02
    1c46:	88 30       	cpi	r24, 0x08	; 8
    1c48:	08 f0       	brcs	.+2      	; 0x1c4c <DIO_voidSetPinValue+0x2a>
    1c4a:	f4 c0       	rjmp	.+488    	; 0x1e34 <DIO_voidSetPinValue+0x212>
    1c4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c4e:	8f 3f       	cpi	r24, 0xFF	; 255
    1c50:	39 f0       	breq	.+14     	; 0x1c60 <DIO_voidSetPinValue+0x3e>
    1c52:	8b 81       	ldd	r24, Y+3	; 0x03
    1c54:	81 30       	cpi	r24, 0x01	; 1
    1c56:	21 f0       	breq	.+8      	; 0x1c60 <DIO_voidSetPinValue+0x3e>
    1c58:	8b 81       	ldd	r24, Y+3	; 0x03
    1c5a:	88 23       	and	r24, r24
    1c5c:	09 f0       	breq	.+2      	; 0x1c60 <DIO_voidSetPinValue+0x3e>
    1c5e:	ea c0       	rjmp	.+468    	; 0x1e34 <DIO_voidSetPinValue+0x212>
			{
				if(PIN_VAL_HIGH==Copy_u8VALUE)
    1c60:	8b 81       	ldd	r24, Y+3	; 0x03
    1c62:	81 30       	cpi	r24, 0x01	; 1
    1c64:	09 f0       	breq	.+2      	; 0x1c68 <DIO_voidSetPinValue+0x46>
    1c66:	6f c0       	rjmp	.+222    	; 0x1d46 <DIO_voidSetPinValue+0x124>
				{
					switch(Copy_u8PORT)
    1c68:	89 81       	ldd	r24, Y+1	; 0x01
    1c6a:	28 2f       	mov	r18, r24
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	3f 83       	std	Y+7, r19	; 0x07
    1c70:	2e 83       	std	Y+6, r18	; 0x06
    1c72:	8e 81       	ldd	r24, Y+6	; 0x06
    1c74:	9f 81       	ldd	r25, Y+7	; 0x07
    1c76:	81 30       	cpi	r24, 0x01	; 1
    1c78:	91 05       	cpc	r25, r1
    1c7a:	49 f1       	breq	.+82     	; 0x1cce <DIO_voidSetPinValue+0xac>
    1c7c:	2e 81       	ldd	r18, Y+6	; 0x06
    1c7e:	3f 81       	ldd	r19, Y+7	; 0x07
    1c80:	22 30       	cpi	r18, 0x02	; 2
    1c82:	31 05       	cpc	r19, r1
    1c84:	2c f4       	brge	.+10     	; 0x1c90 <DIO_voidSetPinValue+0x6e>
    1c86:	8e 81       	ldd	r24, Y+6	; 0x06
    1c88:	9f 81       	ldd	r25, Y+7	; 0x07
    1c8a:	00 97       	sbiw	r24, 0x00	; 0
    1c8c:	61 f0       	breq	.+24     	; 0x1ca6 <DIO_voidSetPinValue+0x84>
    1c8e:	d2 c0       	rjmp	.+420    	; 0x1e34 <DIO_voidSetPinValue+0x212>
    1c90:	2e 81       	ldd	r18, Y+6	; 0x06
    1c92:	3f 81       	ldd	r19, Y+7	; 0x07
    1c94:	22 30       	cpi	r18, 0x02	; 2
    1c96:	31 05       	cpc	r19, r1
    1c98:	71 f1       	breq	.+92     	; 0x1cf6 <DIO_voidSetPinValue+0xd4>
    1c9a:	8e 81       	ldd	r24, Y+6	; 0x06
    1c9c:	9f 81       	ldd	r25, Y+7	; 0x07
    1c9e:	83 30       	cpi	r24, 0x03	; 3
    1ca0:	91 05       	cpc	r25, r1
    1ca2:	e9 f1       	breq	.+122    	; 0x1d1e <DIO_voidSetPinValue+0xfc>
    1ca4:	c7 c0       	rjmp	.+398    	; 0x1e34 <DIO_voidSetPinValue+0x212>
											{
											case DIO_PORTA:SET_BIT(PORTA,Copy_u8PIN);break;
    1ca6:	ab e3       	ldi	r26, 0x3B	; 59
    1ca8:	b0 e0       	ldi	r27, 0x00	; 0
    1caa:	eb e3       	ldi	r30, 0x3B	; 59
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	48 2f       	mov	r20, r24
    1cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb4:	28 2f       	mov	r18, r24
    1cb6:	30 e0       	ldi	r19, 0x00	; 0
    1cb8:	81 e0       	ldi	r24, 0x01	; 1
    1cba:	90 e0       	ldi	r25, 0x00	; 0
    1cbc:	02 2e       	mov	r0, r18
    1cbe:	02 c0       	rjmp	.+4      	; 0x1cc4 <DIO_voidSetPinValue+0xa2>
    1cc0:	88 0f       	add	r24, r24
    1cc2:	99 1f       	adc	r25, r25
    1cc4:	0a 94       	dec	r0
    1cc6:	e2 f7       	brpl	.-8      	; 0x1cc0 <DIO_voidSetPinValue+0x9e>
    1cc8:	84 2b       	or	r24, r20
    1cca:	8c 93       	st	X, r24
    1ccc:	b3 c0       	rjmp	.+358    	; 0x1e34 <DIO_voidSetPinValue+0x212>
											case DIO_PORTB:SET_BIT(PORTB,Copy_u8PIN);break;
    1cce:	a8 e3       	ldi	r26, 0x38	; 56
    1cd0:	b0 e0       	ldi	r27, 0x00	; 0
    1cd2:	e8 e3       	ldi	r30, 0x38	; 56
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	48 2f       	mov	r20, r24
    1cda:	8a 81       	ldd	r24, Y+2	; 0x02
    1cdc:	28 2f       	mov	r18, r24
    1cde:	30 e0       	ldi	r19, 0x00	; 0
    1ce0:	81 e0       	ldi	r24, 0x01	; 1
    1ce2:	90 e0       	ldi	r25, 0x00	; 0
    1ce4:	02 2e       	mov	r0, r18
    1ce6:	02 c0       	rjmp	.+4      	; 0x1cec <DIO_voidSetPinValue+0xca>
    1ce8:	88 0f       	add	r24, r24
    1cea:	99 1f       	adc	r25, r25
    1cec:	0a 94       	dec	r0
    1cee:	e2 f7       	brpl	.-8      	; 0x1ce8 <DIO_voidSetPinValue+0xc6>
    1cf0:	84 2b       	or	r24, r20
    1cf2:	8c 93       	st	X, r24
    1cf4:	9f c0       	rjmp	.+318    	; 0x1e34 <DIO_voidSetPinValue+0x212>
											case DIO_PORTC:SET_BIT(PORTC,Copy_u8PIN);break;
    1cf6:	a5 e3       	ldi	r26, 0x35	; 53
    1cf8:	b0 e0       	ldi	r27, 0x00	; 0
    1cfa:	e5 e3       	ldi	r30, 0x35	; 53
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	80 81       	ld	r24, Z
    1d00:	48 2f       	mov	r20, r24
    1d02:	8a 81       	ldd	r24, Y+2	; 0x02
    1d04:	28 2f       	mov	r18, r24
    1d06:	30 e0       	ldi	r19, 0x00	; 0
    1d08:	81 e0       	ldi	r24, 0x01	; 1
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	02 2e       	mov	r0, r18
    1d0e:	02 c0       	rjmp	.+4      	; 0x1d14 <DIO_voidSetPinValue+0xf2>
    1d10:	88 0f       	add	r24, r24
    1d12:	99 1f       	adc	r25, r25
    1d14:	0a 94       	dec	r0
    1d16:	e2 f7       	brpl	.-8      	; 0x1d10 <DIO_voidSetPinValue+0xee>
    1d18:	84 2b       	or	r24, r20
    1d1a:	8c 93       	st	X, r24
    1d1c:	8b c0       	rjmp	.+278    	; 0x1e34 <DIO_voidSetPinValue+0x212>
											case DIO_PORTD:SET_BIT(PORTD,Copy_u8PIN);break;
    1d1e:	a2 e3       	ldi	r26, 0x32	; 50
    1d20:	b0 e0       	ldi	r27, 0x00	; 0
    1d22:	e2 e3       	ldi	r30, 0x32	; 50
    1d24:	f0 e0       	ldi	r31, 0x00	; 0
    1d26:	80 81       	ld	r24, Z
    1d28:	48 2f       	mov	r20, r24
    1d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d2c:	28 2f       	mov	r18, r24
    1d2e:	30 e0       	ldi	r19, 0x00	; 0
    1d30:	81 e0       	ldi	r24, 0x01	; 1
    1d32:	90 e0       	ldi	r25, 0x00	; 0
    1d34:	02 2e       	mov	r0, r18
    1d36:	02 c0       	rjmp	.+4      	; 0x1d3c <DIO_voidSetPinValue+0x11a>
    1d38:	88 0f       	add	r24, r24
    1d3a:	99 1f       	adc	r25, r25
    1d3c:	0a 94       	dec	r0
    1d3e:	e2 f7       	brpl	.-8      	; 0x1d38 <DIO_voidSetPinValue+0x116>
    1d40:	84 2b       	or	r24, r20
    1d42:	8c 93       	st	X, r24
    1d44:	77 c0       	rjmp	.+238    	; 0x1e34 <DIO_voidSetPinValue+0x212>
											}


				}

				else if(PIN_VAL_LOW==Copy_u8VALUE)
    1d46:	8b 81       	ldd	r24, Y+3	; 0x03
    1d48:	88 23       	and	r24, r24
    1d4a:	09 f0       	breq	.+2      	; 0x1d4e <DIO_voidSetPinValue+0x12c>
    1d4c:	73 c0       	rjmp	.+230    	; 0x1e34 <DIO_voidSetPinValue+0x212>
				{
					switch(Copy_u8PORT)
    1d4e:	89 81       	ldd	r24, Y+1	; 0x01
    1d50:	28 2f       	mov	r18, r24
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	3d 83       	std	Y+5, r19	; 0x05
    1d56:	2c 83       	std	Y+4, r18	; 0x04
    1d58:	8c 81       	ldd	r24, Y+4	; 0x04
    1d5a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d5c:	81 30       	cpi	r24, 0x01	; 1
    1d5e:	91 05       	cpc	r25, r1
    1d60:	59 f1       	breq	.+86     	; 0x1db8 <DIO_voidSetPinValue+0x196>
    1d62:	2c 81       	ldd	r18, Y+4	; 0x04
    1d64:	3d 81       	ldd	r19, Y+5	; 0x05
    1d66:	22 30       	cpi	r18, 0x02	; 2
    1d68:	31 05       	cpc	r19, r1
    1d6a:	2c f4       	brge	.+10     	; 0x1d76 <DIO_voidSetPinValue+0x154>
    1d6c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d6e:	9d 81       	ldd	r25, Y+5	; 0x05
    1d70:	00 97       	sbiw	r24, 0x00	; 0
    1d72:	69 f0       	breq	.+26     	; 0x1d8e <DIO_voidSetPinValue+0x16c>
    1d74:	5f c0       	rjmp	.+190    	; 0x1e34 <DIO_voidSetPinValue+0x212>
    1d76:	2c 81       	ldd	r18, Y+4	; 0x04
    1d78:	3d 81       	ldd	r19, Y+5	; 0x05
    1d7a:	22 30       	cpi	r18, 0x02	; 2
    1d7c:	31 05       	cpc	r19, r1
    1d7e:	89 f1       	breq	.+98     	; 0x1de2 <DIO_voidSetPinValue+0x1c0>
    1d80:	8c 81       	ldd	r24, Y+4	; 0x04
    1d82:	9d 81       	ldd	r25, Y+5	; 0x05
    1d84:	83 30       	cpi	r24, 0x03	; 3
    1d86:	91 05       	cpc	r25, r1
    1d88:	09 f4       	brne	.+2      	; 0x1d8c <DIO_voidSetPinValue+0x16a>
    1d8a:	40 c0       	rjmp	.+128    	; 0x1e0c <DIO_voidSetPinValue+0x1ea>
    1d8c:	53 c0       	rjmp	.+166    	; 0x1e34 <DIO_voidSetPinValue+0x212>
								{
								case DIO_PORTA:CLR_BIT(PORTA,Copy_u8PIN);break;
    1d8e:	ab e3       	ldi	r26, 0x3B	; 59
    1d90:	b0 e0       	ldi	r27, 0x00	; 0
    1d92:	eb e3       	ldi	r30, 0x3B	; 59
    1d94:	f0 e0       	ldi	r31, 0x00	; 0
    1d96:	80 81       	ld	r24, Z
    1d98:	48 2f       	mov	r20, r24
    1d9a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d9c:	28 2f       	mov	r18, r24
    1d9e:	30 e0       	ldi	r19, 0x00	; 0
    1da0:	81 e0       	ldi	r24, 0x01	; 1
    1da2:	90 e0       	ldi	r25, 0x00	; 0
    1da4:	02 2e       	mov	r0, r18
    1da6:	02 c0       	rjmp	.+4      	; 0x1dac <DIO_voidSetPinValue+0x18a>
    1da8:	88 0f       	add	r24, r24
    1daa:	99 1f       	adc	r25, r25
    1dac:	0a 94       	dec	r0
    1dae:	e2 f7       	brpl	.-8      	; 0x1da8 <DIO_voidSetPinValue+0x186>
    1db0:	80 95       	com	r24
    1db2:	84 23       	and	r24, r20
    1db4:	8c 93       	st	X, r24
    1db6:	3e c0       	rjmp	.+124    	; 0x1e34 <DIO_voidSetPinValue+0x212>
								case DIO_PORTB:CLR_BIT(PORTB,Copy_u8PIN);break;
    1db8:	a8 e3       	ldi	r26, 0x38	; 56
    1dba:	b0 e0       	ldi	r27, 0x00	; 0
    1dbc:	e8 e3       	ldi	r30, 0x38	; 56
    1dbe:	f0 e0       	ldi	r31, 0x00	; 0
    1dc0:	80 81       	ld	r24, Z
    1dc2:	48 2f       	mov	r20, r24
    1dc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc6:	28 2f       	mov	r18, r24
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	81 e0       	ldi	r24, 0x01	; 1
    1dcc:	90 e0       	ldi	r25, 0x00	; 0
    1dce:	02 2e       	mov	r0, r18
    1dd0:	02 c0       	rjmp	.+4      	; 0x1dd6 <DIO_voidSetPinValue+0x1b4>
    1dd2:	88 0f       	add	r24, r24
    1dd4:	99 1f       	adc	r25, r25
    1dd6:	0a 94       	dec	r0
    1dd8:	e2 f7       	brpl	.-8      	; 0x1dd2 <DIO_voidSetPinValue+0x1b0>
    1dda:	80 95       	com	r24
    1ddc:	84 23       	and	r24, r20
    1dde:	8c 93       	st	X, r24
    1de0:	29 c0       	rjmp	.+82     	; 0x1e34 <DIO_voidSetPinValue+0x212>
								case DIO_PORTC:CLR_BIT(PORTC,Copy_u8PIN);break;
    1de2:	a5 e3       	ldi	r26, 0x35	; 53
    1de4:	b0 e0       	ldi	r27, 0x00	; 0
    1de6:	e5 e3       	ldi	r30, 0x35	; 53
    1de8:	f0 e0       	ldi	r31, 0x00	; 0
    1dea:	80 81       	ld	r24, Z
    1dec:	48 2f       	mov	r20, r24
    1dee:	8a 81       	ldd	r24, Y+2	; 0x02
    1df0:	28 2f       	mov	r18, r24
    1df2:	30 e0       	ldi	r19, 0x00	; 0
    1df4:	81 e0       	ldi	r24, 0x01	; 1
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	02 2e       	mov	r0, r18
    1dfa:	02 c0       	rjmp	.+4      	; 0x1e00 <DIO_voidSetPinValue+0x1de>
    1dfc:	88 0f       	add	r24, r24
    1dfe:	99 1f       	adc	r25, r25
    1e00:	0a 94       	dec	r0
    1e02:	e2 f7       	brpl	.-8      	; 0x1dfc <DIO_voidSetPinValue+0x1da>
    1e04:	80 95       	com	r24
    1e06:	84 23       	and	r24, r20
    1e08:	8c 93       	st	X, r24
    1e0a:	14 c0       	rjmp	.+40     	; 0x1e34 <DIO_voidSetPinValue+0x212>
								case DIO_PORTD:CLR_BIT(PORTD,Copy_u8PIN);break;
    1e0c:	a2 e3       	ldi	r26, 0x32	; 50
    1e0e:	b0 e0       	ldi	r27, 0x00	; 0
    1e10:	e2 e3       	ldi	r30, 0x32	; 50
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	80 81       	ld	r24, Z
    1e16:	48 2f       	mov	r20, r24
    1e18:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1a:	28 2f       	mov	r18, r24
    1e1c:	30 e0       	ldi	r19, 0x00	; 0
    1e1e:	81 e0       	ldi	r24, 0x01	; 1
    1e20:	90 e0       	ldi	r25, 0x00	; 0
    1e22:	02 2e       	mov	r0, r18
    1e24:	02 c0       	rjmp	.+4      	; 0x1e2a <DIO_voidSetPinValue+0x208>
    1e26:	88 0f       	add	r24, r24
    1e28:	99 1f       	adc	r25, r25
    1e2a:	0a 94       	dec	r0
    1e2c:	e2 f7       	brpl	.-8      	; 0x1e26 <DIO_voidSetPinValue+0x204>
    1e2e:	80 95       	com	r24
    1e30:	84 23       	and	r24, r20
    1e32:	8c 93       	st	X, r24
				}

				}


			}
    1e34:	27 96       	adiw	r28, 0x07	; 7
    1e36:	0f b6       	in	r0, 0x3f	; 63
    1e38:	f8 94       	cli
    1e3a:	de bf       	out	0x3e, r29	; 62
    1e3c:	0f be       	out	0x3f, r0	; 63
    1e3e:	cd bf       	out	0x3d, r28	; 61
    1e40:	cf 91       	pop	r28
    1e42:	df 91       	pop	r29
    1e44:	08 95       	ret

00001e46 <DIO_voidGetPinValue>:




			u8 DIO_voidGetPinValue(u8 Copy_u8PORT,u8 Copy_u8PIN)
			{
    1e46:	df 93       	push	r29
    1e48:	cf 93       	push	r28
    1e4a:	00 d0       	rcall	.+0      	; 0x1e4c <DIO_voidGetPinValue+0x6>
    1e4c:	00 d0       	rcall	.+0      	; 0x1e4e <DIO_voidGetPinValue+0x8>
    1e4e:	0f 92       	push	r0
    1e50:	cd b7       	in	r28, 0x3d	; 61
    1e52:	de b7       	in	r29, 0x3e	; 62
    1e54:	8a 83       	std	Y+2, r24	; 0x02
    1e56:	6b 83       	std	Y+3, r22	; 0x03
			  u8 LOC_u8RESULT=0;
    1e58:	19 82       	std	Y+1, r1	; 0x01
			  if((DIO_PORTD>=Copy_u8PORT)&&(DIO_PIN7>=Copy_u8PIN))
    1e5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5c:	84 30       	cpi	r24, 0x04	; 4
    1e5e:	08 f0       	brcs	.+2      	; 0x1e62 <DIO_voidGetPinValue+0x1c>
    1e60:	6b c0       	rjmp	.+214    	; 0x1f38 <DIO_voidGetPinValue+0xf2>
    1e62:	8b 81       	ldd	r24, Y+3	; 0x03
    1e64:	88 30       	cpi	r24, 0x08	; 8
    1e66:	08 f0       	brcs	.+2      	; 0x1e6a <DIO_voidGetPinValue+0x24>
    1e68:	67 c0       	rjmp	.+206    	; 0x1f38 <DIO_voidGetPinValue+0xf2>
			  {


				  switch(Copy_u8PORT)
    1e6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e6c:	28 2f       	mov	r18, r24
    1e6e:	30 e0       	ldi	r19, 0x00	; 0
    1e70:	3d 83       	std	Y+5, r19	; 0x05
    1e72:	2c 83       	std	Y+4, r18	; 0x04
    1e74:	4c 81       	ldd	r20, Y+4	; 0x04
    1e76:	5d 81       	ldd	r21, Y+5	; 0x05
    1e78:	41 30       	cpi	r20, 0x01	; 1
    1e7a:	51 05       	cpc	r21, r1
    1e7c:	41 f1       	breq	.+80     	; 0x1ece <DIO_voidGetPinValue+0x88>
    1e7e:	8c 81       	ldd	r24, Y+4	; 0x04
    1e80:	9d 81       	ldd	r25, Y+5	; 0x05
    1e82:	82 30       	cpi	r24, 0x02	; 2
    1e84:	91 05       	cpc	r25, r1
    1e86:	34 f4       	brge	.+12     	; 0x1e94 <DIO_voidGetPinValue+0x4e>
    1e88:	2c 81       	ldd	r18, Y+4	; 0x04
    1e8a:	3d 81       	ldd	r19, Y+5	; 0x05
    1e8c:	21 15       	cp	r18, r1
    1e8e:	31 05       	cpc	r19, r1
    1e90:	61 f0       	breq	.+24     	; 0x1eaa <DIO_voidGetPinValue+0x64>
    1e92:	52 c0       	rjmp	.+164    	; 0x1f38 <DIO_voidGetPinValue+0xf2>
    1e94:	4c 81       	ldd	r20, Y+4	; 0x04
    1e96:	5d 81       	ldd	r21, Y+5	; 0x05
    1e98:	42 30       	cpi	r20, 0x02	; 2
    1e9a:	51 05       	cpc	r21, r1
    1e9c:	51 f1       	breq	.+84     	; 0x1ef2 <DIO_voidGetPinValue+0xac>
    1e9e:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ea2:	83 30       	cpi	r24, 0x03	; 3
    1ea4:	91 05       	cpc	r25, r1
    1ea6:	b9 f1       	breq	.+110    	; 0x1f16 <DIO_voidGetPinValue+0xd0>
    1ea8:	47 c0       	rjmp	.+142    	; 0x1f38 <DIO_voidGetPinValue+0xf2>

				  {
					case DIO_PORTA:LOC_u8RESULT=GET_BIT(PINA,Copy_u8PIN);break;
    1eaa:	e9 e3       	ldi	r30, 0x39	; 57
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	80 81       	ld	r24, Z
    1eb0:	28 2f       	mov	r18, r24
    1eb2:	30 e0       	ldi	r19, 0x00	; 0
    1eb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb6:	88 2f       	mov	r24, r24
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	a9 01       	movw	r20, r18
    1ebc:	02 c0       	rjmp	.+4      	; 0x1ec2 <DIO_voidGetPinValue+0x7c>
    1ebe:	55 95       	asr	r21
    1ec0:	47 95       	ror	r20
    1ec2:	8a 95       	dec	r24
    1ec4:	e2 f7       	brpl	.-8      	; 0x1ebe <DIO_voidGetPinValue+0x78>
    1ec6:	ca 01       	movw	r24, r20
    1ec8:	81 70       	andi	r24, 0x01	; 1
    1eca:	89 83       	std	Y+1, r24	; 0x01
    1ecc:	35 c0       	rjmp	.+106    	; 0x1f38 <DIO_voidGetPinValue+0xf2>
					case DIO_PORTB:LOC_u8RESULT=GET_BIT(PINB,Copy_u8PIN);break;
    1ece:	e6 e3       	ldi	r30, 0x36	; 54
    1ed0:	f0 e0       	ldi	r31, 0x00	; 0
    1ed2:	80 81       	ld	r24, Z
    1ed4:	28 2f       	mov	r18, r24
    1ed6:	30 e0       	ldi	r19, 0x00	; 0
    1ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eda:	88 2f       	mov	r24, r24
    1edc:	90 e0       	ldi	r25, 0x00	; 0
    1ede:	a9 01       	movw	r20, r18
    1ee0:	02 c0       	rjmp	.+4      	; 0x1ee6 <DIO_voidGetPinValue+0xa0>
    1ee2:	55 95       	asr	r21
    1ee4:	47 95       	ror	r20
    1ee6:	8a 95       	dec	r24
    1ee8:	e2 f7       	brpl	.-8      	; 0x1ee2 <DIO_voidGetPinValue+0x9c>
    1eea:	ca 01       	movw	r24, r20
    1eec:	81 70       	andi	r24, 0x01	; 1
    1eee:	89 83       	std	Y+1, r24	; 0x01
    1ef0:	23 c0       	rjmp	.+70     	; 0x1f38 <DIO_voidGetPinValue+0xf2>
					case DIO_PORTC:LOC_u8RESULT=GET_BIT(PINC,Copy_u8PIN);break;
    1ef2:	e3 e3       	ldi	r30, 0x33	; 51
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	80 81       	ld	r24, Z
    1ef8:	28 2f       	mov	r18, r24
    1efa:	30 e0       	ldi	r19, 0x00	; 0
    1efc:	8b 81       	ldd	r24, Y+3	; 0x03
    1efe:	88 2f       	mov	r24, r24
    1f00:	90 e0       	ldi	r25, 0x00	; 0
    1f02:	a9 01       	movw	r20, r18
    1f04:	02 c0       	rjmp	.+4      	; 0x1f0a <DIO_voidGetPinValue+0xc4>
    1f06:	55 95       	asr	r21
    1f08:	47 95       	ror	r20
    1f0a:	8a 95       	dec	r24
    1f0c:	e2 f7       	brpl	.-8      	; 0x1f06 <DIO_voidGetPinValue+0xc0>
    1f0e:	ca 01       	movw	r24, r20
    1f10:	81 70       	andi	r24, 0x01	; 1
    1f12:	89 83       	std	Y+1, r24	; 0x01
    1f14:	11 c0       	rjmp	.+34     	; 0x1f38 <DIO_voidGetPinValue+0xf2>
					case DIO_PORTD:LOC_u8RESULT=GET_BIT(PIND,Copy_u8PIN);break;
    1f16:	e0 e3       	ldi	r30, 0x30	; 48
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	80 81       	ld	r24, Z
    1f1c:	28 2f       	mov	r18, r24
    1f1e:	30 e0       	ldi	r19, 0x00	; 0
    1f20:	8b 81       	ldd	r24, Y+3	; 0x03
    1f22:	88 2f       	mov	r24, r24
    1f24:	90 e0       	ldi	r25, 0x00	; 0
    1f26:	a9 01       	movw	r20, r18
    1f28:	02 c0       	rjmp	.+4      	; 0x1f2e <DIO_voidGetPinValue+0xe8>
    1f2a:	55 95       	asr	r21
    1f2c:	47 95       	ror	r20
    1f2e:	8a 95       	dec	r24
    1f30:	e2 f7       	brpl	.-8      	; 0x1f2a <DIO_voidGetPinValue+0xe4>
    1f32:	ca 01       	movw	r24, r20
    1f34:	81 70       	andi	r24, 0x01	; 1
    1f36:	89 83       	std	Y+1, r24	; 0x01

				  }


				}
			  return LOC_u8RESULT;
    1f38:	89 81       	ldd	r24, Y+1	; 0x01


			}
    1f3a:	0f 90       	pop	r0
    1f3c:	0f 90       	pop	r0
    1f3e:	0f 90       	pop	r0
    1f40:	0f 90       	pop	r0
    1f42:	0f 90       	pop	r0
    1f44:	cf 91       	pop	r28
    1f46:	df 91       	pop	r29
    1f48:	08 95       	ret

00001f4a <DIO_voidTogglePinValue>:



			void DIO_voidTogglePinValue(u8 Copy_u8PORT,u8 Copy_u8PIN)
			{
    1f4a:	df 93       	push	r29
    1f4c:	cf 93       	push	r28
    1f4e:	00 d0       	rcall	.+0      	; 0x1f50 <DIO_voidTogglePinValue+0x6>
    1f50:	00 d0       	rcall	.+0      	; 0x1f52 <DIO_voidTogglePinValue+0x8>
    1f52:	cd b7       	in	r28, 0x3d	; 61
    1f54:	de b7       	in	r29, 0x3e	; 62
    1f56:	89 83       	std	Y+1, r24	; 0x01
    1f58:	6a 83       	std	Y+2, r22	; 0x02
				if((DIO_PORTD>=Copy_u8PORT)&&(DIO_PIN7>=Copy_u8PIN))
    1f5a:	89 81       	ldd	r24, Y+1	; 0x01
    1f5c:	84 30       	cpi	r24, 0x04	; 4
    1f5e:	08 f0       	brcs	.+2      	; 0x1f62 <DIO_voidTogglePinValue+0x18>
    1f60:	72 c0       	rjmp	.+228    	; 0x2046 <DIO_voidTogglePinValue+0xfc>
    1f62:	8a 81       	ldd	r24, Y+2	; 0x02
    1f64:	88 30       	cpi	r24, 0x08	; 8
    1f66:	08 f0       	brcs	.+2      	; 0x1f6a <DIO_voidTogglePinValue+0x20>
    1f68:	6e c0       	rjmp	.+220    	; 0x2046 <DIO_voidTogglePinValue+0xfc>
				  {
					switch(Copy_u8PORT)
    1f6a:	89 81       	ldd	r24, Y+1	; 0x01
    1f6c:	28 2f       	mov	r18, r24
    1f6e:	30 e0       	ldi	r19, 0x00	; 0
    1f70:	3c 83       	std	Y+4, r19	; 0x04
    1f72:	2b 83       	std	Y+3, r18	; 0x03
    1f74:	8b 81       	ldd	r24, Y+3	; 0x03
    1f76:	9c 81       	ldd	r25, Y+4	; 0x04
    1f78:	81 30       	cpi	r24, 0x01	; 1
    1f7a:	91 05       	cpc	r25, r1
    1f7c:	49 f1       	breq	.+82     	; 0x1fd0 <DIO_voidTogglePinValue+0x86>
    1f7e:	2b 81       	ldd	r18, Y+3	; 0x03
    1f80:	3c 81       	ldd	r19, Y+4	; 0x04
    1f82:	22 30       	cpi	r18, 0x02	; 2
    1f84:	31 05       	cpc	r19, r1
    1f86:	2c f4       	brge	.+10     	; 0x1f92 <DIO_voidTogglePinValue+0x48>
    1f88:	8b 81       	ldd	r24, Y+3	; 0x03
    1f8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8c:	00 97       	sbiw	r24, 0x00	; 0
    1f8e:	61 f0       	breq	.+24     	; 0x1fa8 <DIO_voidTogglePinValue+0x5e>
    1f90:	5a c0       	rjmp	.+180    	; 0x2046 <DIO_voidTogglePinValue+0xfc>
    1f92:	2b 81       	ldd	r18, Y+3	; 0x03
    1f94:	3c 81       	ldd	r19, Y+4	; 0x04
    1f96:	22 30       	cpi	r18, 0x02	; 2
    1f98:	31 05       	cpc	r19, r1
    1f9a:	71 f1       	breq	.+92     	; 0x1ff8 <DIO_voidTogglePinValue+0xae>
    1f9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1fa0:	83 30       	cpi	r24, 0x03	; 3
    1fa2:	91 05       	cpc	r25, r1
    1fa4:	e9 f1       	breq	.+122    	; 0x2020 <DIO_voidTogglePinValue+0xd6>
    1fa6:	4f c0       	rjmp	.+158    	; 0x2046 <DIO_voidTogglePinValue+0xfc>
							{
							case DIO_PORTA:TOG_BIT(PORTA, Copy_u8PIN) ;break;
    1fa8:	ab e3       	ldi	r26, 0x3B	; 59
    1faa:	b0 e0       	ldi	r27, 0x00	; 0
    1fac:	eb e3       	ldi	r30, 0x3B	; 59
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	80 81       	ld	r24, Z
    1fb2:	48 2f       	mov	r20, r24
    1fb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb6:	28 2f       	mov	r18, r24
    1fb8:	30 e0       	ldi	r19, 0x00	; 0
    1fba:	81 e0       	ldi	r24, 0x01	; 1
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	02 2e       	mov	r0, r18
    1fc0:	02 c0       	rjmp	.+4      	; 0x1fc6 <DIO_voidTogglePinValue+0x7c>
    1fc2:	88 0f       	add	r24, r24
    1fc4:	99 1f       	adc	r25, r25
    1fc6:	0a 94       	dec	r0
    1fc8:	e2 f7       	brpl	.-8      	; 0x1fc2 <DIO_voidTogglePinValue+0x78>
    1fca:	84 27       	eor	r24, r20
    1fcc:	8c 93       	st	X, r24
    1fce:	3b c0       	rjmp	.+118    	; 0x2046 <DIO_voidTogglePinValue+0xfc>
							case DIO_PORTB:TOG_BIT(PORTB, Copy_u8PIN) ;break;
    1fd0:	a8 e3       	ldi	r26, 0x38	; 56
    1fd2:	b0 e0       	ldi	r27, 0x00	; 0
    1fd4:	e8 e3       	ldi	r30, 0x38	; 56
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	80 81       	ld	r24, Z
    1fda:	48 2f       	mov	r20, r24
    1fdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1fde:	28 2f       	mov	r18, r24
    1fe0:	30 e0       	ldi	r19, 0x00	; 0
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	02 2e       	mov	r0, r18
    1fe8:	02 c0       	rjmp	.+4      	; 0x1fee <DIO_voidTogglePinValue+0xa4>
    1fea:	88 0f       	add	r24, r24
    1fec:	99 1f       	adc	r25, r25
    1fee:	0a 94       	dec	r0
    1ff0:	e2 f7       	brpl	.-8      	; 0x1fea <DIO_voidTogglePinValue+0xa0>
    1ff2:	84 27       	eor	r24, r20
    1ff4:	8c 93       	st	X, r24
    1ff6:	27 c0       	rjmp	.+78     	; 0x2046 <DIO_voidTogglePinValue+0xfc>
							case DIO_PORTC:TOG_BIT(PORTC, Copy_u8PIN) ;break;
    1ff8:	a5 e3       	ldi	r26, 0x35	; 53
    1ffa:	b0 e0       	ldi	r27, 0x00	; 0
    1ffc:	e5 e3       	ldi	r30, 0x35	; 53
    1ffe:	f0 e0       	ldi	r31, 0x00	; 0
    2000:	80 81       	ld	r24, Z
    2002:	48 2f       	mov	r20, r24
    2004:	8a 81       	ldd	r24, Y+2	; 0x02
    2006:	28 2f       	mov	r18, r24
    2008:	30 e0       	ldi	r19, 0x00	; 0
    200a:	81 e0       	ldi	r24, 0x01	; 1
    200c:	90 e0       	ldi	r25, 0x00	; 0
    200e:	02 2e       	mov	r0, r18
    2010:	02 c0       	rjmp	.+4      	; 0x2016 <DIO_voidTogglePinValue+0xcc>
    2012:	88 0f       	add	r24, r24
    2014:	99 1f       	adc	r25, r25
    2016:	0a 94       	dec	r0
    2018:	e2 f7       	brpl	.-8      	; 0x2012 <DIO_voidTogglePinValue+0xc8>
    201a:	84 27       	eor	r24, r20
    201c:	8c 93       	st	X, r24
    201e:	13 c0       	rjmp	.+38     	; 0x2046 <DIO_voidTogglePinValue+0xfc>
							case DIO_PORTD:TOG_BIT(PORTD, Copy_u8PIN) ;break;
    2020:	a2 e3       	ldi	r26, 0x32	; 50
    2022:	b0 e0       	ldi	r27, 0x00	; 0
    2024:	e2 e3       	ldi	r30, 0x32	; 50
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	80 81       	ld	r24, Z
    202a:	48 2f       	mov	r20, r24
    202c:	8a 81       	ldd	r24, Y+2	; 0x02
    202e:	28 2f       	mov	r18, r24
    2030:	30 e0       	ldi	r19, 0x00	; 0
    2032:	81 e0       	ldi	r24, 0x01	; 1
    2034:	90 e0       	ldi	r25, 0x00	; 0
    2036:	02 2e       	mov	r0, r18
    2038:	02 c0       	rjmp	.+4      	; 0x203e <DIO_voidTogglePinValue+0xf4>
    203a:	88 0f       	add	r24, r24
    203c:	99 1f       	adc	r25, r25
    203e:	0a 94       	dec	r0
    2040:	e2 f7       	brpl	.-8      	; 0x203a <DIO_voidTogglePinValue+0xf0>
    2042:	84 27       	eor	r24, r20
    2044:	8c 93       	st	X, r24





			}
    2046:	0f 90       	pop	r0
    2048:	0f 90       	pop	r0
    204a:	0f 90       	pop	r0
    204c:	0f 90       	pop	r0
    204e:	cf 91       	pop	r28
    2050:	df 91       	pop	r29
    2052:	08 95       	ret

00002054 <DIO_voidClearPinValue>:



			void DIO_voidClearPinValue(u8 Copy_u8PORT,u8 Copy_u8PIN)
			{
    2054:	df 93       	push	r29
    2056:	cf 93       	push	r28
    2058:	00 d0       	rcall	.+0      	; 0x205a <DIO_voidClearPinValue+0x6>
    205a:	00 d0       	rcall	.+0      	; 0x205c <DIO_voidClearPinValue+0x8>
    205c:	cd b7       	in	r28, 0x3d	; 61
    205e:	de b7       	in	r29, 0x3e	; 62
    2060:	89 83       	std	Y+1, r24	; 0x01
    2062:	6a 83       	std	Y+2, r22	; 0x02

				 if((DIO_PORTD>=Copy_u8PORT)&&(DIO_PIN7>=Copy_u8PIN))
    2064:	89 81       	ldd	r24, Y+1	; 0x01
    2066:	84 30       	cpi	r24, 0x04	; 4
    2068:	08 f0       	brcs	.+2      	; 0x206c <DIO_voidClearPinValue+0x18>
    206a:	77 c0       	rjmp	.+238    	; 0x215a <DIO_voidClearPinValue+0x106>
    206c:	8a 81       	ldd	r24, Y+2	; 0x02
    206e:	88 30       	cpi	r24, 0x08	; 8
    2070:	08 f0       	brcs	.+2      	; 0x2074 <DIO_voidClearPinValue+0x20>
    2072:	73 c0       	rjmp	.+230    	; 0x215a <DIO_voidClearPinValue+0x106>
					  {

					 switch(Copy_u8PORT)
    2074:	89 81       	ldd	r24, Y+1	; 0x01
    2076:	28 2f       	mov	r18, r24
    2078:	30 e0       	ldi	r19, 0x00	; 0
    207a:	3c 83       	std	Y+4, r19	; 0x04
    207c:	2b 83       	std	Y+3, r18	; 0x03
    207e:	8b 81       	ldd	r24, Y+3	; 0x03
    2080:	9c 81       	ldd	r25, Y+4	; 0x04
    2082:	81 30       	cpi	r24, 0x01	; 1
    2084:	91 05       	cpc	r25, r1
    2086:	59 f1       	breq	.+86     	; 0x20de <DIO_voidClearPinValue+0x8a>
    2088:	2b 81       	ldd	r18, Y+3	; 0x03
    208a:	3c 81       	ldd	r19, Y+4	; 0x04
    208c:	22 30       	cpi	r18, 0x02	; 2
    208e:	31 05       	cpc	r19, r1
    2090:	2c f4       	brge	.+10     	; 0x209c <DIO_voidClearPinValue+0x48>
    2092:	8b 81       	ldd	r24, Y+3	; 0x03
    2094:	9c 81       	ldd	r25, Y+4	; 0x04
    2096:	00 97       	sbiw	r24, 0x00	; 0
    2098:	69 f0       	breq	.+26     	; 0x20b4 <DIO_voidClearPinValue+0x60>
    209a:	5f c0       	rjmp	.+190    	; 0x215a <DIO_voidClearPinValue+0x106>
    209c:	2b 81       	ldd	r18, Y+3	; 0x03
    209e:	3c 81       	ldd	r19, Y+4	; 0x04
    20a0:	22 30       	cpi	r18, 0x02	; 2
    20a2:	31 05       	cpc	r19, r1
    20a4:	89 f1       	breq	.+98     	; 0x2108 <DIO_voidClearPinValue+0xb4>
    20a6:	8b 81       	ldd	r24, Y+3	; 0x03
    20a8:	9c 81       	ldd	r25, Y+4	; 0x04
    20aa:	83 30       	cpi	r24, 0x03	; 3
    20ac:	91 05       	cpc	r25, r1
    20ae:	09 f4       	brne	.+2      	; 0x20b2 <DIO_voidClearPinValue+0x5e>
    20b0:	40 c0       	rjmp	.+128    	; 0x2132 <DIO_voidClearPinValue+0xde>
    20b2:	53 c0       	rjmp	.+166    	; 0x215a <DIO_voidClearPinValue+0x106>
					{
						case DIO_PORTA:CLR_BIT(PORTA,Copy_u8PIN);break;
    20b4:	ab e3       	ldi	r26, 0x3B	; 59
    20b6:	b0 e0       	ldi	r27, 0x00	; 0
    20b8:	eb e3       	ldi	r30, 0x3B	; 59
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	80 81       	ld	r24, Z
    20be:	48 2f       	mov	r20, r24
    20c0:	8a 81       	ldd	r24, Y+2	; 0x02
    20c2:	28 2f       	mov	r18, r24
    20c4:	30 e0       	ldi	r19, 0x00	; 0
    20c6:	81 e0       	ldi	r24, 0x01	; 1
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	02 2e       	mov	r0, r18
    20cc:	02 c0       	rjmp	.+4      	; 0x20d2 <DIO_voidClearPinValue+0x7e>
    20ce:	88 0f       	add	r24, r24
    20d0:	99 1f       	adc	r25, r25
    20d2:	0a 94       	dec	r0
    20d4:	e2 f7       	brpl	.-8      	; 0x20ce <DIO_voidClearPinValue+0x7a>
    20d6:	80 95       	com	r24
    20d8:	84 23       	and	r24, r20
    20da:	8c 93       	st	X, r24
    20dc:	3e c0       	rjmp	.+124    	; 0x215a <DIO_voidClearPinValue+0x106>
						case DIO_PORTB:CLR_BIT(PORTB,Copy_u8PIN);break;
    20de:	a8 e3       	ldi	r26, 0x38	; 56
    20e0:	b0 e0       	ldi	r27, 0x00	; 0
    20e2:	e8 e3       	ldi	r30, 0x38	; 56
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	80 81       	ld	r24, Z
    20e8:	48 2f       	mov	r20, r24
    20ea:	8a 81       	ldd	r24, Y+2	; 0x02
    20ec:	28 2f       	mov	r18, r24
    20ee:	30 e0       	ldi	r19, 0x00	; 0
    20f0:	81 e0       	ldi	r24, 0x01	; 1
    20f2:	90 e0       	ldi	r25, 0x00	; 0
    20f4:	02 2e       	mov	r0, r18
    20f6:	02 c0       	rjmp	.+4      	; 0x20fc <DIO_voidClearPinValue+0xa8>
    20f8:	88 0f       	add	r24, r24
    20fa:	99 1f       	adc	r25, r25
    20fc:	0a 94       	dec	r0
    20fe:	e2 f7       	brpl	.-8      	; 0x20f8 <DIO_voidClearPinValue+0xa4>
    2100:	80 95       	com	r24
    2102:	84 23       	and	r24, r20
    2104:	8c 93       	st	X, r24
    2106:	29 c0       	rjmp	.+82     	; 0x215a <DIO_voidClearPinValue+0x106>
						case DIO_PORTC:CLR_BIT(PORTC,Copy_u8PIN);break;
    2108:	a5 e3       	ldi	r26, 0x35	; 53
    210a:	b0 e0       	ldi	r27, 0x00	; 0
    210c:	e5 e3       	ldi	r30, 0x35	; 53
    210e:	f0 e0       	ldi	r31, 0x00	; 0
    2110:	80 81       	ld	r24, Z
    2112:	48 2f       	mov	r20, r24
    2114:	8a 81       	ldd	r24, Y+2	; 0x02
    2116:	28 2f       	mov	r18, r24
    2118:	30 e0       	ldi	r19, 0x00	; 0
    211a:	81 e0       	ldi	r24, 0x01	; 1
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	02 2e       	mov	r0, r18
    2120:	02 c0       	rjmp	.+4      	; 0x2126 <DIO_voidClearPinValue+0xd2>
    2122:	88 0f       	add	r24, r24
    2124:	99 1f       	adc	r25, r25
    2126:	0a 94       	dec	r0
    2128:	e2 f7       	brpl	.-8      	; 0x2122 <DIO_voidClearPinValue+0xce>
    212a:	80 95       	com	r24
    212c:	84 23       	and	r24, r20
    212e:	8c 93       	st	X, r24
    2130:	14 c0       	rjmp	.+40     	; 0x215a <DIO_voidClearPinValue+0x106>
						case DIO_PORTD:CLR_BIT(PORTD,Copy_u8PIN);break;
    2132:	a2 e3       	ldi	r26, 0x32	; 50
    2134:	b0 e0       	ldi	r27, 0x00	; 0
    2136:	e2 e3       	ldi	r30, 0x32	; 50
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	80 81       	ld	r24, Z
    213c:	48 2f       	mov	r20, r24
    213e:	8a 81       	ldd	r24, Y+2	; 0x02
    2140:	28 2f       	mov	r18, r24
    2142:	30 e0       	ldi	r19, 0x00	; 0
    2144:	81 e0       	ldi	r24, 0x01	; 1
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	02 2e       	mov	r0, r18
    214a:	02 c0       	rjmp	.+4      	; 0x2150 <DIO_voidClearPinValue+0xfc>
    214c:	88 0f       	add	r24, r24
    214e:	99 1f       	adc	r25, r25
    2150:	0a 94       	dec	r0
    2152:	e2 f7       	brpl	.-8      	; 0x214c <DIO_voidClearPinValue+0xf8>
    2154:	80 95       	com	r24
    2156:	84 23       	and	r24, r20
    2158:	8c 93       	st	X, r24


					  }


			}
    215a:	0f 90       	pop	r0
    215c:	0f 90       	pop	r0
    215e:	0f 90       	pop	r0
    2160:	0f 90       	pop	r0
    2162:	cf 91       	pop	r28
    2164:	df 91       	pop	r29
    2166:	08 95       	ret

00002168 <DIO_voidConnectPullUp>:




			void DIO_voidConnectPullUp(u8 Copy_u8PORT,u8 Copy_u8PIN,u8 Copy_u8ConnectPullUp)
			{
    2168:	df 93       	push	r29
    216a:	cf 93       	push	r28
    216c:	00 d0       	rcall	.+0      	; 0x216e <DIO_voidConnectPullUp+0x6>
    216e:	00 d0       	rcall	.+0      	; 0x2170 <DIO_voidConnectPullUp+0x8>
    2170:	0f 92       	push	r0
    2172:	cd b7       	in	r28, 0x3d	; 61
    2174:	de b7       	in	r29, 0x3e	; 62
    2176:	89 83       	std	Y+1, r24	; 0x01
    2178:	6a 83       	std	Y+2, r22	; 0x02
    217a:	4b 83       	std	Y+3, r20	; 0x03
				if((DIO_PORTD>=Copy_u8PORT)&&(DIO_PIN7>=Copy_u8PIN))
    217c:	89 81       	ldd	r24, Y+1	; 0x01
    217e:	84 30       	cpi	r24, 0x04	; 4
    2180:	08 f0       	brcs	.+2      	; 0x2184 <DIO_voidConnectPullUp+0x1c>
    2182:	3d c1       	rjmp	.+634    	; 0x23fe <DIO_voidConnectPullUp+0x296>
    2184:	8a 81       	ldd	r24, Y+2	; 0x02
    2186:	88 30       	cpi	r24, 0x08	; 8
    2188:	08 f0       	brcs	.+2      	; 0x218c <DIO_voidConnectPullUp+0x24>
    218a:	39 c1       	rjmp	.+626    	; 0x23fe <DIO_voidConnectPullUp+0x296>
				{
					switch(Copy_u8PORT)
    218c:	89 81       	ldd	r24, Y+1	; 0x01
    218e:	28 2f       	mov	r18, r24
    2190:	30 e0       	ldi	r19, 0x00	; 0
    2192:	3d 83       	std	Y+5, r19	; 0x05
    2194:	2c 83       	std	Y+4, r18	; 0x04
    2196:	8c 81       	ldd	r24, Y+4	; 0x04
    2198:	9d 81       	ldd	r25, Y+5	; 0x05
    219a:	81 30       	cpi	r24, 0x01	; 1
    219c:	91 05       	cpc	r25, r1
    219e:	09 f4       	brne	.+2      	; 0x21a2 <DIO_voidConnectPullUp+0x3a>
    21a0:	5d c0       	rjmp	.+186    	; 0x225c <DIO_voidConnectPullUp+0xf4>
    21a2:	2c 81       	ldd	r18, Y+4	; 0x04
    21a4:	3d 81       	ldd	r19, Y+5	; 0x05
    21a6:	22 30       	cpi	r18, 0x02	; 2
    21a8:	31 05       	cpc	r19, r1
    21aa:	2c f4       	brge	.+10     	; 0x21b6 <DIO_voidConnectPullUp+0x4e>
    21ac:	8c 81       	ldd	r24, Y+4	; 0x04
    21ae:	9d 81       	ldd	r25, Y+5	; 0x05
    21b0:	00 97       	sbiw	r24, 0x00	; 0
    21b2:	71 f0       	breq	.+28     	; 0x21d0 <DIO_voidConnectPullUp+0x68>
    21b4:	24 c1       	rjmp	.+584    	; 0x23fe <DIO_voidConnectPullUp+0x296>
    21b6:	2c 81       	ldd	r18, Y+4	; 0x04
    21b8:	3d 81       	ldd	r19, Y+5	; 0x05
    21ba:	22 30       	cpi	r18, 0x02	; 2
    21bc:	31 05       	cpc	r19, r1
    21be:	09 f4       	brne	.+2      	; 0x21c2 <DIO_voidConnectPullUp+0x5a>
    21c0:	93 c0       	rjmp	.+294    	; 0x22e8 <DIO_voidConnectPullUp+0x180>
    21c2:	8c 81       	ldd	r24, Y+4	; 0x04
    21c4:	9d 81       	ldd	r25, Y+5	; 0x05
    21c6:	83 30       	cpi	r24, 0x03	; 3
    21c8:	91 05       	cpc	r25, r1
    21ca:	09 f4       	brne	.+2      	; 0x21ce <DIO_voidConnectPullUp+0x66>
    21cc:	d3 c0       	rjmp	.+422    	; 0x2374 <DIO_voidConnectPullUp+0x20c>
    21ce:	17 c1       	rjmp	.+558    	; 0x23fe <DIO_voidConnectPullUp+0x296>
					{
					case DIO_PORTA:
						if(Copy_u8ConnectPullUp==PIN_VAL_HIGH)
    21d0:	8b 81       	ldd	r24, Y+3	; 0x03
    21d2:	81 30       	cpi	r24, 0x01	; 1
    21d4:	71 f5       	brne	.+92     	; 0x2232 <DIO_voidConnectPullUp+0xca>
						{
							SET_BIT(PORTA,Copy_u8PIN);
    21d6:	ab e3       	ldi	r26, 0x3B	; 59
    21d8:	b0 e0       	ldi	r27, 0x00	; 0
    21da:	eb e3       	ldi	r30, 0x3B	; 59
    21dc:	f0 e0       	ldi	r31, 0x00	; 0
    21de:	80 81       	ld	r24, Z
    21e0:	48 2f       	mov	r20, r24
    21e2:	8a 81       	ldd	r24, Y+2	; 0x02
    21e4:	28 2f       	mov	r18, r24
    21e6:	30 e0       	ldi	r19, 0x00	; 0
    21e8:	81 e0       	ldi	r24, 0x01	; 1
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	02 c0       	rjmp	.+4      	; 0x21f2 <DIO_voidConnectPullUp+0x8a>
    21ee:	88 0f       	add	r24, r24
    21f0:	99 1f       	adc	r25, r25
    21f2:	2a 95       	dec	r18
    21f4:	e2 f7       	brpl	.-8      	; 0x21ee <DIO_voidConnectPullUp+0x86>
    21f6:	84 2b       	or	r24, r20
    21f8:	8c 93       	st	X, r24
							CLR_BIT(DDRA,Copy_u8PIN);
    21fa:	aa e3       	ldi	r26, 0x3A	; 58
    21fc:	b0 e0       	ldi	r27, 0x00	; 0
    21fe:	ea e3       	ldi	r30, 0x3A	; 58
    2200:	f0 e0       	ldi	r31, 0x00	; 0
    2202:	80 81       	ld	r24, Z
    2204:	48 2f       	mov	r20, r24
    2206:	8a 81       	ldd	r24, Y+2	; 0x02
    2208:	28 2f       	mov	r18, r24
    220a:	30 e0       	ldi	r19, 0x00	; 0
    220c:	81 e0       	ldi	r24, 0x01	; 1
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	02 2e       	mov	r0, r18
    2212:	02 c0       	rjmp	.+4      	; 0x2218 <DIO_voidConnectPullUp+0xb0>
    2214:	88 0f       	add	r24, r24
    2216:	99 1f       	adc	r25, r25
    2218:	0a 94       	dec	r0
    221a:	e2 f7       	brpl	.-8      	; 0x2214 <DIO_voidConnectPullUp+0xac>
    221c:	80 95       	com	r24
    221e:	84 23       	and	r24, r20
    2220:	8c 93       	st	X, r24
							CLR_BIT(SFIOR,PUD);
    2222:	a0 e5       	ldi	r26, 0x50	; 80
    2224:	b0 e0       	ldi	r27, 0x00	; 0
    2226:	e0 e5       	ldi	r30, 0x50	; 80
    2228:	f0 e0       	ldi	r31, 0x00	; 0
    222a:	80 81       	ld	r24, Z
    222c:	8b 7f       	andi	r24, 0xFB	; 251
    222e:	8c 93       	st	X, r24
    2230:	e6 c0       	rjmp	.+460    	; 0x23fe <DIO_voidConnectPullUp+0x296>
						}
						else
						{
							CLR_BIT(PORTA,Copy_u8PIN);
    2232:	ab e3       	ldi	r26, 0x3B	; 59
    2234:	b0 e0       	ldi	r27, 0x00	; 0
    2236:	eb e3       	ldi	r30, 0x3B	; 59
    2238:	f0 e0       	ldi	r31, 0x00	; 0
    223a:	80 81       	ld	r24, Z
    223c:	48 2f       	mov	r20, r24
    223e:	8a 81       	ldd	r24, Y+2	; 0x02
    2240:	28 2f       	mov	r18, r24
    2242:	30 e0       	ldi	r19, 0x00	; 0
    2244:	81 e0       	ldi	r24, 0x01	; 1
    2246:	90 e0       	ldi	r25, 0x00	; 0
    2248:	02 2e       	mov	r0, r18
    224a:	02 c0       	rjmp	.+4      	; 0x2250 <DIO_voidConnectPullUp+0xe8>
    224c:	88 0f       	add	r24, r24
    224e:	99 1f       	adc	r25, r25
    2250:	0a 94       	dec	r0
    2252:	e2 f7       	brpl	.-8      	; 0x224c <DIO_voidConnectPullUp+0xe4>
    2254:	80 95       	com	r24
    2256:	84 23       	and	r24, r20
    2258:	8c 93       	st	X, r24
    225a:	d1 c0       	rjmp	.+418    	; 0x23fe <DIO_voidConnectPullUp+0x296>
						break;



		             case DIO_PORTB:
						if(Copy_u8ConnectPullUp==PIN_VAL_HIGH)
    225c:	8b 81       	ldd	r24, Y+3	; 0x03
    225e:	81 30       	cpi	r24, 0x01	; 1
    2260:	71 f5       	brne	.+92     	; 0x22be <DIO_voidConnectPullUp+0x156>
						{
							SET_BIT(PORTB,Copy_u8PIN);
    2262:	a8 e3       	ldi	r26, 0x38	; 56
    2264:	b0 e0       	ldi	r27, 0x00	; 0
    2266:	e8 e3       	ldi	r30, 0x38	; 56
    2268:	f0 e0       	ldi	r31, 0x00	; 0
    226a:	80 81       	ld	r24, Z
    226c:	48 2f       	mov	r20, r24
    226e:	8a 81       	ldd	r24, Y+2	; 0x02
    2270:	28 2f       	mov	r18, r24
    2272:	30 e0       	ldi	r19, 0x00	; 0
    2274:	81 e0       	ldi	r24, 0x01	; 1
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	02 c0       	rjmp	.+4      	; 0x227e <DIO_voidConnectPullUp+0x116>
    227a:	88 0f       	add	r24, r24
    227c:	99 1f       	adc	r25, r25
    227e:	2a 95       	dec	r18
    2280:	e2 f7       	brpl	.-8      	; 0x227a <DIO_voidConnectPullUp+0x112>
    2282:	84 2b       	or	r24, r20
    2284:	8c 93       	st	X, r24
							CLR_BIT(DDRB,Copy_u8PIN);
    2286:	a7 e3       	ldi	r26, 0x37	; 55
    2288:	b0 e0       	ldi	r27, 0x00	; 0
    228a:	e7 e3       	ldi	r30, 0x37	; 55
    228c:	f0 e0       	ldi	r31, 0x00	; 0
    228e:	80 81       	ld	r24, Z
    2290:	48 2f       	mov	r20, r24
    2292:	8a 81       	ldd	r24, Y+2	; 0x02
    2294:	28 2f       	mov	r18, r24
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	81 e0       	ldi	r24, 0x01	; 1
    229a:	90 e0       	ldi	r25, 0x00	; 0
    229c:	02 2e       	mov	r0, r18
    229e:	02 c0       	rjmp	.+4      	; 0x22a4 <DIO_voidConnectPullUp+0x13c>
    22a0:	88 0f       	add	r24, r24
    22a2:	99 1f       	adc	r25, r25
    22a4:	0a 94       	dec	r0
    22a6:	e2 f7       	brpl	.-8      	; 0x22a0 <DIO_voidConnectPullUp+0x138>
    22a8:	80 95       	com	r24
    22aa:	84 23       	and	r24, r20
    22ac:	8c 93       	st	X, r24
							CLR_BIT(SFIOR,PUD);
    22ae:	a0 e5       	ldi	r26, 0x50	; 80
    22b0:	b0 e0       	ldi	r27, 0x00	; 0
    22b2:	e0 e5       	ldi	r30, 0x50	; 80
    22b4:	f0 e0       	ldi	r31, 0x00	; 0
    22b6:	80 81       	ld	r24, Z
    22b8:	8b 7f       	andi	r24, 0xFB	; 251
    22ba:	8c 93       	st	X, r24
    22bc:	a0 c0       	rjmp	.+320    	; 0x23fe <DIO_voidConnectPullUp+0x296>
						}
						else
						{
							CLR_BIT(PORTB,Copy_u8PIN);
    22be:	a8 e3       	ldi	r26, 0x38	; 56
    22c0:	b0 e0       	ldi	r27, 0x00	; 0
    22c2:	e8 e3       	ldi	r30, 0x38	; 56
    22c4:	f0 e0       	ldi	r31, 0x00	; 0
    22c6:	80 81       	ld	r24, Z
    22c8:	48 2f       	mov	r20, r24
    22ca:	8a 81       	ldd	r24, Y+2	; 0x02
    22cc:	28 2f       	mov	r18, r24
    22ce:	30 e0       	ldi	r19, 0x00	; 0
    22d0:	81 e0       	ldi	r24, 0x01	; 1
    22d2:	90 e0       	ldi	r25, 0x00	; 0
    22d4:	02 2e       	mov	r0, r18
    22d6:	02 c0       	rjmp	.+4      	; 0x22dc <DIO_voidConnectPullUp+0x174>
    22d8:	88 0f       	add	r24, r24
    22da:	99 1f       	adc	r25, r25
    22dc:	0a 94       	dec	r0
    22de:	e2 f7       	brpl	.-8      	; 0x22d8 <DIO_voidConnectPullUp+0x170>
    22e0:	80 95       	com	r24
    22e2:	84 23       	and	r24, r20
    22e4:	8c 93       	st	X, r24
    22e6:	8b c0       	rjmp	.+278    	; 0x23fe <DIO_voidConnectPullUp+0x296>

						}
						break;

		             case DIO_PORTC:
						if(Copy_u8ConnectPullUp==PIN_VAL_HIGH)
    22e8:	8b 81       	ldd	r24, Y+3	; 0x03
    22ea:	81 30       	cpi	r24, 0x01	; 1
    22ec:	71 f5       	brne	.+92     	; 0x234a <DIO_voidConnectPullUp+0x1e2>
						{
							SET_BIT(PORTC,Copy_u8PIN);
    22ee:	a5 e3       	ldi	r26, 0x35	; 53
    22f0:	b0 e0       	ldi	r27, 0x00	; 0
    22f2:	e5 e3       	ldi	r30, 0x35	; 53
    22f4:	f0 e0       	ldi	r31, 0x00	; 0
    22f6:	80 81       	ld	r24, Z
    22f8:	48 2f       	mov	r20, r24
    22fa:	8a 81       	ldd	r24, Y+2	; 0x02
    22fc:	28 2f       	mov	r18, r24
    22fe:	30 e0       	ldi	r19, 0x00	; 0
    2300:	81 e0       	ldi	r24, 0x01	; 1
    2302:	90 e0       	ldi	r25, 0x00	; 0
    2304:	02 c0       	rjmp	.+4      	; 0x230a <DIO_voidConnectPullUp+0x1a2>
    2306:	88 0f       	add	r24, r24
    2308:	99 1f       	adc	r25, r25
    230a:	2a 95       	dec	r18
    230c:	e2 f7       	brpl	.-8      	; 0x2306 <DIO_voidConnectPullUp+0x19e>
    230e:	84 2b       	or	r24, r20
    2310:	8c 93       	st	X, r24
							CLR_BIT(DDRC,Copy_u8PIN);
    2312:	a4 e3       	ldi	r26, 0x34	; 52
    2314:	b0 e0       	ldi	r27, 0x00	; 0
    2316:	e4 e3       	ldi	r30, 0x34	; 52
    2318:	f0 e0       	ldi	r31, 0x00	; 0
    231a:	80 81       	ld	r24, Z
    231c:	48 2f       	mov	r20, r24
    231e:	8a 81       	ldd	r24, Y+2	; 0x02
    2320:	28 2f       	mov	r18, r24
    2322:	30 e0       	ldi	r19, 0x00	; 0
    2324:	81 e0       	ldi	r24, 0x01	; 1
    2326:	90 e0       	ldi	r25, 0x00	; 0
    2328:	02 2e       	mov	r0, r18
    232a:	02 c0       	rjmp	.+4      	; 0x2330 <DIO_voidConnectPullUp+0x1c8>
    232c:	88 0f       	add	r24, r24
    232e:	99 1f       	adc	r25, r25
    2330:	0a 94       	dec	r0
    2332:	e2 f7       	brpl	.-8      	; 0x232c <DIO_voidConnectPullUp+0x1c4>
    2334:	80 95       	com	r24
    2336:	84 23       	and	r24, r20
    2338:	8c 93       	st	X, r24
							CLR_BIT(SFIOR,PUD);
    233a:	a0 e5       	ldi	r26, 0x50	; 80
    233c:	b0 e0       	ldi	r27, 0x00	; 0
    233e:	e0 e5       	ldi	r30, 0x50	; 80
    2340:	f0 e0       	ldi	r31, 0x00	; 0
    2342:	80 81       	ld	r24, Z
    2344:	8b 7f       	andi	r24, 0xFB	; 251
    2346:	8c 93       	st	X, r24
    2348:	5a c0       	rjmp	.+180    	; 0x23fe <DIO_voidConnectPullUp+0x296>
						}
						else
						{
							CLR_BIT(PORTC,Copy_u8PIN);
    234a:	a5 e3       	ldi	r26, 0x35	; 53
    234c:	b0 e0       	ldi	r27, 0x00	; 0
    234e:	e5 e3       	ldi	r30, 0x35	; 53
    2350:	f0 e0       	ldi	r31, 0x00	; 0
    2352:	80 81       	ld	r24, Z
    2354:	48 2f       	mov	r20, r24
    2356:	8a 81       	ldd	r24, Y+2	; 0x02
    2358:	28 2f       	mov	r18, r24
    235a:	30 e0       	ldi	r19, 0x00	; 0
    235c:	81 e0       	ldi	r24, 0x01	; 1
    235e:	90 e0       	ldi	r25, 0x00	; 0
    2360:	02 2e       	mov	r0, r18
    2362:	02 c0       	rjmp	.+4      	; 0x2368 <DIO_voidConnectPullUp+0x200>
    2364:	88 0f       	add	r24, r24
    2366:	99 1f       	adc	r25, r25
    2368:	0a 94       	dec	r0
    236a:	e2 f7       	brpl	.-8      	; 0x2364 <DIO_voidConnectPullUp+0x1fc>
    236c:	80 95       	com	r24
    236e:	84 23       	and	r24, r20
    2370:	8c 93       	st	X, r24
    2372:	45 c0       	rjmp	.+138    	; 0x23fe <DIO_voidConnectPullUp+0x296>

						}
						break;

		             case DIO_PORTD:
						if(Copy_u8ConnectPullUp==PIN_VAL_HIGH)
    2374:	8b 81       	ldd	r24, Y+3	; 0x03
    2376:	81 30       	cpi	r24, 0x01	; 1
    2378:	71 f5       	brne	.+92     	; 0x23d6 <DIO_voidConnectPullUp+0x26e>
						{
							SET_BIT(PORTD,Copy_u8PIN);
    237a:	a2 e3       	ldi	r26, 0x32	; 50
    237c:	b0 e0       	ldi	r27, 0x00	; 0
    237e:	e2 e3       	ldi	r30, 0x32	; 50
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	80 81       	ld	r24, Z
    2384:	48 2f       	mov	r20, r24
    2386:	8a 81       	ldd	r24, Y+2	; 0x02
    2388:	28 2f       	mov	r18, r24
    238a:	30 e0       	ldi	r19, 0x00	; 0
    238c:	81 e0       	ldi	r24, 0x01	; 1
    238e:	90 e0       	ldi	r25, 0x00	; 0
    2390:	02 c0       	rjmp	.+4      	; 0x2396 <DIO_voidConnectPullUp+0x22e>
    2392:	88 0f       	add	r24, r24
    2394:	99 1f       	adc	r25, r25
    2396:	2a 95       	dec	r18
    2398:	e2 f7       	brpl	.-8      	; 0x2392 <DIO_voidConnectPullUp+0x22a>
    239a:	84 2b       	or	r24, r20
    239c:	8c 93       	st	X, r24
							CLR_BIT(DDRD,Copy_u8PIN);
    239e:	a1 e3       	ldi	r26, 0x31	; 49
    23a0:	b0 e0       	ldi	r27, 0x00	; 0
    23a2:	e1 e3       	ldi	r30, 0x31	; 49
    23a4:	f0 e0       	ldi	r31, 0x00	; 0
    23a6:	80 81       	ld	r24, Z
    23a8:	48 2f       	mov	r20, r24
    23aa:	8a 81       	ldd	r24, Y+2	; 0x02
    23ac:	28 2f       	mov	r18, r24
    23ae:	30 e0       	ldi	r19, 0x00	; 0
    23b0:	81 e0       	ldi	r24, 0x01	; 1
    23b2:	90 e0       	ldi	r25, 0x00	; 0
    23b4:	02 2e       	mov	r0, r18
    23b6:	02 c0       	rjmp	.+4      	; 0x23bc <DIO_voidConnectPullUp+0x254>
    23b8:	88 0f       	add	r24, r24
    23ba:	99 1f       	adc	r25, r25
    23bc:	0a 94       	dec	r0
    23be:	e2 f7       	brpl	.-8      	; 0x23b8 <DIO_voidConnectPullUp+0x250>
    23c0:	80 95       	com	r24
    23c2:	84 23       	and	r24, r20
    23c4:	8c 93       	st	X, r24
							CLR_BIT(SFIOR,PUD);
    23c6:	a0 e5       	ldi	r26, 0x50	; 80
    23c8:	b0 e0       	ldi	r27, 0x00	; 0
    23ca:	e0 e5       	ldi	r30, 0x50	; 80
    23cc:	f0 e0       	ldi	r31, 0x00	; 0
    23ce:	80 81       	ld	r24, Z
    23d0:	8b 7f       	andi	r24, 0xFB	; 251
    23d2:	8c 93       	st	X, r24
    23d4:	14 c0       	rjmp	.+40     	; 0x23fe <DIO_voidConnectPullUp+0x296>
						}
						else
						{
							CLR_BIT(PORTD,Copy_u8PIN);
    23d6:	a2 e3       	ldi	r26, 0x32	; 50
    23d8:	b0 e0       	ldi	r27, 0x00	; 0
    23da:	e2 e3       	ldi	r30, 0x32	; 50
    23dc:	f0 e0       	ldi	r31, 0x00	; 0
    23de:	80 81       	ld	r24, Z
    23e0:	48 2f       	mov	r20, r24
    23e2:	8a 81       	ldd	r24, Y+2	; 0x02
    23e4:	28 2f       	mov	r18, r24
    23e6:	30 e0       	ldi	r19, 0x00	; 0
    23e8:	81 e0       	ldi	r24, 0x01	; 1
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	02 2e       	mov	r0, r18
    23ee:	02 c0       	rjmp	.+4      	; 0x23f4 <DIO_voidConnectPullUp+0x28c>
    23f0:	88 0f       	add	r24, r24
    23f2:	99 1f       	adc	r25, r25
    23f4:	0a 94       	dec	r0
    23f6:	e2 f7       	brpl	.-8      	; 0x23f0 <DIO_voidConnectPullUp+0x288>
    23f8:	80 95       	com	r24
    23fa:	84 23       	and	r24, r20
    23fc:	8c 93       	st	X, r24

				}



			}
    23fe:	0f 90       	pop	r0
    2400:	0f 90       	pop	r0
    2402:	0f 90       	pop	r0
    2404:	0f 90       	pop	r0
    2406:	0f 90       	pop	r0
    2408:	cf 91       	pop	r28
    240a:	df 91       	pop	r29
    240c:	08 95       	ret

0000240e <GIE_voidEnable>:
#include"GIE_interface.h"
#include"GIE_private.h"


void GIE_voidEnable(void)
{
    240e:	df 93       	push	r29
    2410:	cf 93       	push	r28
    2412:	cd b7       	in	r28, 0x3d	; 61
    2414:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SRGE,SRGE_I);
    2416:	af e5       	ldi	r26, 0x5F	; 95
    2418:	b0 e0       	ldi	r27, 0x00	; 0
    241a:	ef e5       	ldi	r30, 0x5F	; 95
    241c:	f0 e0       	ldi	r31, 0x00	; 0
    241e:	80 81       	ld	r24, Z
    2420:	80 68       	ori	r24, 0x80	; 128
    2422:	8c 93       	st	X, r24


}
    2424:	cf 91       	pop	r28
    2426:	df 91       	pop	r29
    2428:	08 95       	ret

0000242a <GIE_voidDisable>:

void GIE_voidDisable(void)
{
    242a:	df 93       	push	r29
    242c:	cf 93       	push	r28
    242e:	cd b7       	in	r28, 0x3d	; 61
    2430:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SRGE,SRGE_I);
    2432:	af e5       	ldi	r26, 0x5F	; 95
    2434:	b0 e0       	ldi	r27, 0x00	; 0
    2436:	ef e5       	ldi	r30, 0x5F	; 95
    2438:	f0 e0       	ldi	r31, 0x00	; 0
    243a:	80 81       	ld	r24, Z
    243c:	8f 77       	andi	r24, 0x7F	; 127
    243e:	8c 93       	st	X, r24
}
    2440:	cf 91       	pop	r28
    2442:	df 91       	pop	r29
    2444:	08 95       	ret

00002446 <SSD_voidInitalDataPort>:


	static u8 Local_u8SSDNumers[10]=SSD_NUMBER_ARR;

	void SSD_voidInitalDataPort(SSD_TYPE Copy_structSSD_CONFIG)
	{
    2446:	df 93       	push	r29
    2448:	cf 93       	push	r28
    244a:	00 d0       	rcall	.+0      	; 0x244c <SSD_voidInitalDataPort+0x6>
    244c:	00 d0       	rcall	.+0      	; 0x244e <SSD_voidInitalDataPort+0x8>
    244e:	cd b7       	in	r28, 0x3d	; 61
    2450:	de b7       	in	r29, 0x3e	; 62
    2452:	69 83       	std	Y+1, r22	; 0x01
    2454:	7a 83       	std	Y+2, r23	; 0x02
    2456:	8b 83       	std	Y+3, r24	; 0x03
    2458:	9c 83       	std	Y+4, r25	; 0x04
	 DIO_voidSetPortDirection(Copy_structSSD_CONFIG.Data_port,PORT_DIR_OUTPUT);
    245a:	8a 81       	ldd	r24, Y+2	; 0x02
    245c:	6f ef       	ldi	r22, 0xFF	; 255
    245e:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <DIO_voidSetPortDirection>

	}
    2462:	0f 90       	pop	r0
    2464:	0f 90       	pop	r0
    2466:	0f 90       	pop	r0
    2468:	0f 90       	pop	r0
    246a:	cf 91       	pop	r28
    246c:	df 91       	pop	r29
    246e:	08 95       	ret

00002470 <SSD_voidEnable>:




	void SSD_voidEnable(SSD_TYPE Copy_structSSD_CONFIG)
	{
    2470:	df 93       	push	r29
    2472:	cf 93       	push	r28
    2474:	00 d0       	rcall	.+0      	; 0x2476 <SSD_voidEnable+0x6>
    2476:	00 d0       	rcall	.+0      	; 0x2478 <SSD_voidEnable+0x8>
    2478:	cd b7       	in	r28, 0x3d	; 61
    247a:	de b7       	in	r29, 0x3e	; 62
    247c:	69 83       	std	Y+1, r22	; 0x01
    247e:	7a 83       	std	Y+2, r23	; 0x02
    2480:	8b 83       	std	Y+3, r24	; 0x03
    2482:	9c 83       	std	Y+4, r25	; 0x04
		if(Copy_structSSD_CONFIG.Type==SSD_COMMON_CATHODE)
    2484:	89 81       	ldd	r24, Y+1	; 0x01
    2486:	88 23       	and	r24, r24
    2488:	69 f4       	brne	.+26     	; 0x24a4 <SSD_voidEnable+0x34>
		{
			DIO_voidSetPinDirection(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_DIR_OUTPUT);
    248a:	8b 81       	ldd	r24, Y+3	; 0x03
    248c:	9c 81       	ldd	r25, Y+4	; 0x04
    248e:	69 2f       	mov	r22, r25
    2490:	41 e0       	ldi	r20, 0x01	; 1
    2492:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <DIO_voidSetPinDirection>
			DIO_voidSetPinValue(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_VAL_LOW);
    2496:	8b 81       	ldd	r24, Y+3	; 0x03
    2498:	9c 81       	ldd	r25, Y+4	; 0x04
    249a:	69 2f       	mov	r22, r25
    249c:	40 e0       	ldi	r20, 0x00	; 0
    249e:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
    24a2:	0f c0       	rjmp	.+30     	; 0x24c2 <SSD_voidEnable+0x52>

		}
		else if(Copy_structSSD_CONFIG.Type==SSD_COMMON_ANODE)
    24a4:	89 81       	ldd	r24, Y+1	; 0x01
    24a6:	81 30       	cpi	r24, 0x01	; 1
    24a8:	61 f4       	brne	.+24     	; 0x24c2 <SSD_voidEnable+0x52>
		{

		DIO_voidSetPinDirection(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_DIR_OUTPUT);
    24aa:	8b 81       	ldd	r24, Y+3	; 0x03
    24ac:	9c 81       	ldd	r25, Y+4	; 0x04
    24ae:	69 2f       	mov	r22, r25
    24b0:	41 e0       	ldi	r20, 0x01	; 1
    24b2:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <DIO_voidSetPinDirection>
	    DIO_voidSetPinValue(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_VAL_HIGH);
    24b6:	8b 81       	ldd	r24, Y+3	; 0x03
    24b8:	9c 81       	ldd	r25, Y+4	; 0x04
    24ba:	69 2f       	mov	r22, r25
    24bc:	41 e0       	ldi	r20, 0x01	; 1
    24be:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>


		}


	}
    24c2:	0f 90       	pop	r0
    24c4:	0f 90       	pop	r0
    24c6:	0f 90       	pop	r0
    24c8:	0f 90       	pop	r0
    24ca:	cf 91       	pop	r28
    24cc:	df 91       	pop	r29
    24ce:	08 95       	ret

000024d0 <SSD_voidDisable>:




	void SSD_voidDisable(SSD_TYPE Copy_structSSD_CONFIG)
	{
    24d0:	df 93       	push	r29
    24d2:	cf 93       	push	r28
    24d4:	00 d0       	rcall	.+0      	; 0x24d6 <SSD_voidDisable+0x6>
    24d6:	00 d0       	rcall	.+0      	; 0x24d8 <SSD_voidDisable+0x8>
    24d8:	cd b7       	in	r28, 0x3d	; 61
    24da:	de b7       	in	r29, 0x3e	; 62
    24dc:	69 83       	std	Y+1, r22	; 0x01
    24de:	7a 83       	std	Y+2, r23	; 0x02
    24e0:	8b 83       	std	Y+3, r24	; 0x03
    24e2:	9c 83       	std	Y+4, r25	; 0x04
		if(Copy_structSSD_CONFIG.Type==SSD_COMMON_CATHODE)
    24e4:	89 81       	ldd	r24, Y+1	; 0x01
    24e6:	88 23       	and	r24, r24
    24e8:	69 f4       	brne	.+26     	; 0x2504 <SSD_voidDisable+0x34>
				{
					DIO_voidSetPinDirection(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_DIR_OUTPUT);
    24ea:	8b 81       	ldd	r24, Y+3	; 0x03
    24ec:	9c 81       	ldd	r25, Y+4	; 0x04
    24ee:	69 2f       	mov	r22, r25
    24f0:	41 e0       	ldi	r20, 0x01	; 1
    24f2:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <DIO_voidSetPinDirection>
					DIO_voidSetPinValue(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_VAL_HIGH);
    24f6:	8b 81       	ldd	r24, Y+3	; 0x03
    24f8:	9c 81       	ldd	r25, Y+4	; 0x04
    24fa:	69 2f       	mov	r22, r25
    24fc:	41 e0       	ldi	r20, 0x01	; 1
    24fe:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
    2502:	0f c0       	rjmp	.+30     	; 0x2522 <SSD_voidDisable+0x52>

				}
				else if(Copy_structSSD_CONFIG.Type==SSD_COMMON_ANODE)
    2504:	89 81       	ldd	r24, Y+1	; 0x01
    2506:	81 30       	cpi	r24, 0x01	; 1
    2508:	61 f4       	brne	.+24     	; 0x2522 <SSD_voidDisable+0x52>
				{

				DIO_voidSetPinDirection(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_DIR_OUTPUT);
    250a:	8b 81       	ldd	r24, Y+3	; 0x03
    250c:	9c 81       	ldd	r25, Y+4	; 0x04
    250e:	69 2f       	mov	r22, r25
    2510:	41 e0       	ldi	r20, 0x01	; 1
    2512:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <DIO_voidSetPinDirection>
			    DIO_voidSetPinValue(Copy_structSSD_CONFIG.Enable_port,Copy_structSSD_CONFIG.Enable_pin,PIN_VAL_LOW);
    2516:	8b 81       	ldd	r24, Y+3	; 0x03
    2518:	9c 81       	ldd	r25, Y+4	; 0x04
    251a:	69 2f       	mov	r22, r25
    251c:	40 e0       	ldi	r20, 0x00	; 0
    251e:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>


				}


	}
    2522:	0f 90       	pop	r0
    2524:	0f 90       	pop	r0
    2526:	0f 90       	pop	r0
    2528:	0f 90       	pop	r0
    252a:	cf 91       	pop	r28
    252c:	df 91       	pop	r29
    252e:	08 95       	ret

00002530 <SSD_voidSendNumber>:
	void SSD_voidSendNumber(SSD_TYPE Copy_structSSD_CONFIG,u8 Copy_u8Number)
	{
    2530:	df 93       	push	r29
    2532:	cf 93       	push	r28
    2534:	00 d0       	rcall	.+0      	; 0x2536 <SSD_voidSendNumber+0x6>
    2536:	00 d0       	rcall	.+0      	; 0x2538 <SSD_voidSendNumber+0x8>
    2538:	0f 92       	push	r0
    253a:	cd b7       	in	r28, 0x3d	; 61
    253c:	de b7       	in	r29, 0x3e	; 62
    253e:	69 83       	std	Y+1, r22	; 0x01
    2540:	7a 83       	std	Y+2, r23	; 0x02
    2542:	8b 83       	std	Y+3, r24	; 0x03
    2544:	9c 83       	std	Y+4, r25	; 0x04
    2546:	4d 83       	std	Y+5, r20	; 0x05

		if(Copy_structSSD_CONFIG.Type==SSD_COMMON_CATHODE)
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	88 23       	and	r24, r24
    254c:	69 f4       	brne	.+26     	; 0x2568 <SSD_voidSendNumber+0x38>
						{
		DIO_voidSetPortValue(Copy_structSSD_CONFIG.Data_port,Local_u8SSDNumers[Copy_u8Number]);
    254e:	2a 81       	ldd	r18, Y+2	; 0x02
    2550:	8d 81       	ldd	r24, Y+5	; 0x05
    2552:	88 2f       	mov	r24, r24
    2554:	90 e0       	ldi	r25, 0x00	; 0
    2556:	fc 01       	movw	r30, r24
    2558:	e0 54       	subi	r30, 0x40	; 64
    255a:	ff 4f       	sbci	r31, 0xFF	; 255
    255c:	90 81       	ld	r25, Z
    255e:	82 2f       	mov	r24, r18
    2560:	69 2f       	mov	r22, r25
    2562:	0e 94 38 0c 	call	0x1870	; 0x1870 <DIO_voidSetPortValue>
    2566:	11 c0       	rjmp	.+34     	; 0x258a <SSD_voidSendNumber+0x5a>


						}
		else if(Copy_structSSD_CONFIG.Type==SSD_COMMON_ANODE)
    2568:	89 81       	ldd	r24, Y+1	; 0x01
    256a:	81 30       	cpi	r24, 0x01	; 1
    256c:	71 f4       	brne	.+28     	; 0x258a <SSD_voidSendNumber+0x5a>
								{
				DIO_voidSetPortValue(Copy_structSSD_CONFIG.Data_port,~(Local_u8SSDNumers[Copy_u8Number]));
    256e:	2a 81       	ldd	r18, Y+2	; 0x02
    2570:	8d 81       	ldd	r24, Y+5	; 0x05
    2572:	88 2f       	mov	r24, r24
    2574:	90 e0       	ldi	r25, 0x00	; 0
    2576:	fc 01       	movw	r30, r24
    2578:	e0 54       	subi	r30, 0x40	; 64
    257a:	ff 4f       	sbci	r31, 0xFF	; 255
    257c:	80 81       	ld	r24, Z
    257e:	98 2f       	mov	r25, r24
    2580:	90 95       	com	r25
    2582:	82 2f       	mov	r24, r18
    2584:	69 2f       	mov	r22, r25
    2586:	0e 94 38 0c 	call	0x1870	; 0x1870 <DIO_voidSetPortValue>

								}



	}
    258a:	0f 90       	pop	r0
    258c:	0f 90       	pop	r0
    258e:	0f 90       	pop	r0
    2590:	0f 90       	pop	r0
    2592:	0f 90       	pop	r0
    2594:	cf 91       	pop	r28
    2596:	df 91       	pop	r29
    2598:	08 95       	ret

0000259a <TIMER0_voidInit>:




void TIMER0_voidInit(void)
{
    259a:	df 93       	push	r29
    259c:	cf 93       	push	r28
    259e:	cd b7       	in	r28, 0x3d	; 61
    25a0:	de b7       	in	r29, 0x3e	; 62
#if TIMER0_MODE==CTC_MODE
	SET_BIT(TCCR0,TCCR0_WGM01);
    25a2:	a3 e5       	ldi	r26, 0x53	; 83
    25a4:	b0 e0       	ldi	r27, 0x00	; 0
    25a6:	e3 e5       	ldi	r30, 0x53	; 83
    25a8:	f0 e0       	ldi	r31, 0x00	; 0
    25aa:	80 81       	ld	r24, Z
    25ac:	88 60       	ori	r24, 0x08	; 8
    25ae:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_WGM00);
    25b0:	a3 e5       	ldi	r26, 0x53	; 83
    25b2:	b0 e0       	ldi	r27, 0x00	; 0
    25b4:	e3 e5       	ldi	r30, 0x53	; 83
    25b6:	f0 e0       	ldi	r31, 0x00	; 0
    25b8:	80 81       	ld	r24, Z
    25ba:	8f 7b       	andi	r24, 0xBF	; 191
    25bc:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_CS00);
	SET_BIT(TCCR0,TCCR0_CS01);
	CLR_BIT(TCCR0,TCCR0_CS02);

#elif PRE_SCALER == DIV_BY_64
	SET_BIT(TCCR0,TCCR0_CS00);
    25be:	a3 e5       	ldi	r26, 0x53	; 83
    25c0:	b0 e0       	ldi	r27, 0x00	; 0
    25c2:	e3 e5       	ldi	r30, 0x53	; 83
    25c4:	f0 e0       	ldi	r31, 0x00	; 0
    25c6:	80 81       	ld	r24, Z
    25c8:	81 60       	ori	r24, 0x01	; 1
    25ca:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_CS01);
    25cc:	a3 e5       	ldi	r26, 0x53	; 83
    25ce:	b0 e0       	ldi	r27, 0x00	; 0
    25d0:	e3 e5       	ldi	r30, 0x53	; 83
    25d2:	f0 e0       	ldi	r31, 0x00	; 0
    25d4:	80 81       	ld	r24, Z
    25d6:	82 60       	ori	r24, 0x02	; 2
    25d8:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_CS02);
    25da:	a3 e5       	ldi	r26, 0x53	; 83
    25dc:	b0 e0       	ldi	r27, 0x00	; 0
    25de:	e3 e5       	ldi	r30, 0x53	; 83
    25e0:	f0 e0       	ldi	r31, 0x00	; 0
    25e2:	80 81       	ld	r24, Z
    25e4:	8b 7f       	andi	r24, 0xFB	; 251
    25e6:	8c 93       	st	X, r24
#error ("WRONG_PRESCALER");

#endif


	SET_BIT(TIMSK,TIMSK_OCIE0);
    25e8:	a9 e5       	ldi	r26, 0x59	; 89
    25ea:	b0 e0       	ldi	r27, 0x00	; 0
    25ec:	e9 e5       	ldi	r30, 0x59	; 89
    25ee:	f0 e0       	ldi	r31, 0x00	; 0
    25f0:	80 81       	ld	r24, Z
    25f2:	82 60       	ori	r24, 0x02	; 2
    25f4:	8c 93       	st	X, r24

}
    25f6:	cf 91       	pop	r28
    25f8:	df 91       	pop	r29
    25fa:	08 95       	ret

000025fc <TIMER0_u8SetCallBack>:

u8 TIMER0_u8SetCallBack(void (*Copy_ptrtofunc) (void))
{
    25fc:	df 93       	push	r29
    25fe:	cf 93       	push	r28
    2600:	00 d0       	rcall	.+0      	; 0x2602 <TIMER0_u8SetCallBack+0x6>
    2602:	0f 92       	push	r0
    2604:	cd b7       	in	r28, 0x3d	; 61
    2606:	de b7       	in	r29, 0x3e	; 62
    2608:	9b 83       	std	Y+3, r25	; 0x03
    260a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Errorstate= OK;
    260c:	19 82       	std	Y+1, r1	; 0x01

		if (Copy_ptrtofunc !=NULL)
    260e:	8a 81       	ldd	r24, Y+2	; 0x02
    2610:	9b 81       	ldd	r25, Y+3	; 0x03
    2612:	00 97       	sbiw	r24, 0x00	; 0
    2614:	39 f0       	breq	.+14     	; 0x2624 <TIMER0_u8SetCallBack+0x28>
		{
			Global_ptrtofunc=Copy_ptrtofunc;
    2616:	8a 81       	ldd	r24, Y+2	; 0x02
    2618:	9b 81       	ldd	r25, Y+3	; 0x03
    261a:	90 93 cf 00 	sts	0x00CF, r25
    261e:	80 93 ce 00 	sts	0x00CE, r24
    2622:	02 c0       	rjmp	.+4      	; 0x2628 <TIMER0_u8SetCallBack+0x2c>
		}

		else
		{
			Local_u8Errorstate = NOK;
    2624:	81 e0       	ldi	r24, 0x01	; 1
    2626:	89 83       	std	Y+1, r24	; 0x01
		}

		return Local_u8Errorstate;
    2628:	89 81       	ldd	r24, Y+1	; 0x01
	}
    262a:	0f 90       	pop	r0
    262c:	0f 90       	pop	r0
    262e:	0f 90       	pop	r0
    2630:	cf 91       	pop	r28
    2632:	df 91       	pop	r29
    2634:	08 95       	ret

00002636 <__vector_10>:

void __vector_10 (void) __attribute__((signal));
void __vector_10 (void)

	{
    2636:	1f 92       	push	r1
    2638:	0f 92       	push	r0
    263a:	0f b6       	in	r0, 0x3f	; 63
    263c:	0f 92       	push	r0
    263e:	11 24       	eor	r1, r1
    2640:	2f 93       	push	r18
    2642:	3f 93       	push	r19
    2644:	4f 93       	push	r20
    2646:	5f 93       	push	r21
    2648:	6f 93       	push	r22
    264a:	7f 93       	push	r23
    264c:	8f 93       	push	r24
    264e:	9f 93       	push	r25
    2650:	af 93       	push	r26
    2652:	bf 93       	push	r27
    2654:	ef 93       	push	r30
    2656:	ff 93       	push	r31
    2658:	df 93       	push	r29
    265a:	cf 93       	push	r28
    265c:	cd b7       	in	r28, 0x3d	; 61
    265e:	de b7       	in	r29, 0x3e	; 62
		if (Global_ptrtofunc !=NULL)
    2660:	80 91 ce 00 	lds	r24, 0x00CE
    2664:	90 91 cf 00 	lds	r25, 0x00CF
    2668:	00 97       	sbiw	r24, 0x00	; 0
    266a:	29 f0       	breq	.+10     	; 0x2676 <__vector_10+0x40>
		{
			Global_ptrtofunc ();
    266c:	e0 91 ce 00 	lds	r30, 0x00CE
    2670:	f0 91 cf 00 	lds	r31, 0x00CF
    2674:	09 95       	icall

		}



}
    2676:	cf 91       	pop	r28
    2678:	df 91       	pop	r29
    267a:	ff 91       	pop	r31
    267c:	ef 91       	pop	r30
    267e:	bf 91       	pop	r27
    2680:	af 91       	pop	r26
    2682:	9f 91       	pop	r25
    2684:	8f 91       	pop	r24
    2686:	7f 91       	pop	r23
    2688:	6f 91       	pop	r22
    268a:	5f 91       	pop	r21
    268c:	4f 91       	pop	r20
    268e:	3f 91       	pop	r19
    2690:	2f 91       	pop	r18
    2692:	0f 90       	pop	r0
    2694:	0f be       	out	0x3f, r0	; 63
    2696:	0f 90       	pop	r0
    2698:	1f 90       	pop	r1
    269a:	18 95       	reti

0000269c <TIMER0_voidSetOCRValue>:

void TIMER0_voidSetOCRValue(u8 Copy_u8Value)
{
    269c:	df 93       	push	r29
    269e:	cf 93       	push	r28
    26a0:	0f 92       	push	r0
    26a2:	cd b7       	in	r28, 0x3d	; 61
    26a4:	de b7       	in	r29, 0x3e	; 62
    26a6:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8Value;
    26a8:	ec e5       	ldi	r30, 0x5C	; 92
    26aa:	f0 e0       	ldi	r31, 0x00	; 0
    26ac:	89 81       	ldd	r24, Y+1	; 0x01
    26ae:	80 83       	st	Z, r24

}
    26b0:	0f 90       	pop	r0
    26b2:	cf 91       	pop	r28
    26b4:	df 91       	pop	r29
    26b6:	08 95       	ret

000026b8 <TIMER0_voidSetPWMMode>:

void TIMER0_voidSetPWMMode(void)
{
    26b8:	df 93       	push	r29
    26ba:	cf 93       	push	r28
    26bc:	cd b7       	in	r28, 0x3d	; 61
    26be:	de b7       	in	r29, 0x3e	; 62
#if FAST_PWM_MODE ==  S_TOP_C_CMP
	SET_BIT(TCCR0,TCCR0_COM01);
    26c0:	a3 e5       	ldi	r26, 0x53	; 83
    26c2:	b0 e0       	ldi	r27, 0x00	; 0
    26c4:	e3 e5       	ldi	r30, 0x53	; 83
    26c6:	f0 e0       	ldi	r31, 0x00	; 0
    26c8:	80 81       	ld	r24, Z
    26ca:	80 62       	ori	r24, 0x20	; 32
    26cc:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_COM00);
    26ce:	a3 e5       	ldi	r26, 0x53	; 83
    26d0:	b0 e0       	ldi	r27, 0x00	; 0
    26d2:	e3 e5       	ldi	r30, 0x53	; 83
    26d4:	f0 e0       	ldi	r31, 0x00	; 0
    26d6:	80 81       	ld	r24, Z
    26d8:	8f 7e       	andi	r24, 0xEF	; 239
    26da:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_COM00);

#else
#error ("WRONG_CHOICE_OF_MODE");
#endif
}
    26dc:	cf 91       	pop	r28
    26de:	df 91       	pop	r29
    26e0:	08 95       	ret

000026e2 <TIMER2_voidInit>:
#include "TIMER2_private.h"

static void (*Global_ptrtofunc) (void) = NULL;

void TIMER2_voidInit(void)
{
    26e2:	df 93       	push	r29
    26e4:	cf 93       	push	r28
    26e6:	cd b7       	in	r28, 0x3d	; 61
    26e8:	de b7       	in	r29, 0x3e	; 62

#if TIMER2_MODE == CTC_MODE
	SET_BIT(TCCR2,TCCR2_WGM21);
    26ea:	a5 e4       	ldi	r26, 0x45	; 69
    26ec:	b0 e0       	ldi	r27, 0x00	; 0
    26ee:	e5 e4       	ldi	r30, 0x45	; 69
    26f0:	f0 e0       	ldi	r31, 0x00	; 0
    26f2:	80 81       	ld	r24, Z
    26f4:	88 60       	ori	r24, 0x08	; 8
    26f6:	8c 93       	st	X, r24
	CLR_BIT(TCCR2,TCCR2_WGM20);
    26f8:	a5 e4       	ldi	r26, 0x45	; 69
    26fa:	b0 e0       	ldi	r27, 0x00	; 0
    26fc:	e5 e4       	ldi	r30, 0x45	; 69
    26fe:	f0 e0       	ldi	r31, 0x00	; 0
    2700:	80 81       	ld	r24, Z
    2702:	8f 7b       	andi	r24, 0xBF	; 191
    2704:	8c 93       	st	X, r24
	CLR_BIT(TCCR2,TCCR2_CS20);
	SET_BIT(TCCR2,TCCR2_CS21);
	CLR_BIT(TCCR2,TCCR2_CS22);

#elif PRE_SCALER == DIV_BY_64
	SET_BIT(TCCR2,TCCR2_CS20);
    2706:	a5 e4       	ldi	r26, 0x45	; 69
    2708:	b0 e0       	ldi	r27, 0x00	; 0
    270a:	e5 e4       	ldi	r30, 0x45	; 69
    270c:	f0 e0       	ldi	r31, 0x00	; 0
    270e:	80 81       	ld	r24, Z
    2710:	81 60       	ori	r24, 0x01	; 1
    2712:	8c 93       	st	X, r24
	SET_BIT(TCCR2,TCCR2_CS21);
    2714:	a5 e4       	ldi	r26, 0x45	; 69
    2716:	b0 e0       	ldi	r27, 0x00	; 0
    2718:	e5 e4       	ldi	r30, 0x45	; 69
    271a:	f0 e0       	ldi	r31, 0x00	; 0
    271c:	80 81       	ld	r24, Z
    271e:	82 60       	ori	r24, 0x02	; 2
    2720:	8c 93       	st	X, r24
	CLR_BIT(TCCR2,TCCR2_CS22);
    2722:	a5 e4       	ldi	r26, 0x45	; 69
    2724:	b0 e0       	ldi	r27, 0x00	; 0
    2726:	e5 e4       	ldi	r30, 0x45	; 69
    2728:	f0 e0       	ldi	r31, 0x00	; 0
    272a:	80 81       	ld	r24, Z
    272c:	8b 7f       	andi	r24, 0xFB	; 251
    272e:	8c 93       	st	X, r24





	SET_BIT(TIMSK,TIMSK_OCIE2);
    2730:	a9 e5       	ldi	r26, 0x59	; 89
    2732:	b0 e0       	ldi	r27, 0x00	; 0
    2734:	e9 e5       	ldi	r30, 0x59	; 89
    2736:	f0 e0       	ldi	r31, 0x00	; 0
    2738:	80 81       	ld	r24, Z
    273a:	80 68       	ori	r24, 0x80	; 128
    273c:	8c 93       	st	X, r24



}
    273e:	cf 91       	pop	r28
    2740:	df 91       	pop	r29
    2742:	08 95       	ret

00002744 <TIMER2_u8SetCallBack>:

u8 TIMER2_u8SetCallBack(void (*Copy_ptrtofunc) (void))
{
    2744:	df 93       	push	r29
    2746:	cf 93       	push	r28
    2748:	00 d0       	rcall	.+0      	; 0x274a <TIMER2_u8SetCallBack+0x6>
    274a:	0f 92       	push	r0
    274c:	cd b7       	in	r28, 0x3d	; 61
    274e:	de b7       	in	r29, 0x3e	; 62
    2750:	9b 83       	std	Y+3, r25	; 0x03
    2752:	8a 83       	std	Y+2, r24	; 0x02

	u8 Local_u8Errorstate= OK;
    2754:	19 82       	std	Y+1, r1	; 0x01

	if (Copy_ptrtofunc !=NULL)
    2756:	8a 81       	ldd	r24, Y+2	; 0x02
    2758:	9b 81       	ldd	r25, Y+3	; 0x03
    275a:	00 97       	sbiw	r24, 0x00	; 0
    275c:	39 f0       	breq	.+14     	; 0x276c <TIMER2_u8SetCallBack+0x28>
	{
		Global_ptrtofunc=Copy_ptrtofunc;
    275e:	8a 81       	ldd	r24, Y+2	; 0x02
    2760:	9b 81       	ldd	r25, Y+3	; 0x03
    2762:	90 93 d1 00 	sts	0x00D1, r25
    2766:	80 93 d0 00 	sts	0x00D0, r24
    276a:	02 c0       	rjmp	.+4      	; 0x2770 <TIMER2_u8SetCallBack+0x2c>
	}

	else
	{
		Local_u8Errorstate = NOK;
    276c:	81 e0       	ldi	r24, 0x01	; 1
    276e:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8Errorstate;
    2770:	89 81       	ldd	r24, Y+1	; 0x01
}
    2772:	0f 90       	pop	r0
    2774:	0f 90       	pop	r0
    2776:	0f 90       	pop	r0
    2778:	cf 91       	pop	r28
    277a:	df 91       	pop	r29
    277c:	08 95       	ret

0000277e <__vector_4>:

void __vector_4 (void) __attribute__((signal));
void __vector_4 (void)
{
    277e:	1f 92       	push	r1
    2780:	0f 92       	push	r0
    2782:	0f b6       	in	r0, 0x3f	; 63
    2784:	0f 92       	push	r0
    2786:	11 24       	eor	r1, r1
    2788:	2f 93       	push	r18
    278a:	3f 93       	push	r19
    278c:	4f 93       	push	r20
    278e:	5f 93       	push	r21
    2790:	6f 93       	push	r22
    2792:	7f 93       	push	r23
    2794:	8f 93       	push	r24
    2796:	9f 93       	push	r25
    2798:	af 93       	push	r26
    279a:	bf 93       	push	r27
    279c:	ef 93       	push	r30
    279e:	ff 93       	push	r31
    27a0:	df 93       	push	r29
    27a2:	cf 93       	push	r28
    27a4:	cd b7       	in	r28, 0x3d	; 61
    27a6:	de b7       	in	r29, 0x3e	; 62
	if (Global_ptrtofunc !=NULL)
    27a8:	80 91 d0 00 	lds	r24, 0x00D0
    27ac:	90 91 d1 00 	lds	r25, 0x00D1
    27b0:	00 97       	sbiw	r24, 0x00	; 0
    27b2:	29 f0       	breq	.+10     	; 0x27be <__vector_4+0x40>
	{
		Global_ptrtofunc ();
    27b4:	e0 91 d0 00 	lds	r30, 0x00D0
    27b8:	f0 91 d1 00 	lds	r31, 0x00D1
    27bc:	09 95       	icall

	}
	}
    27be:	cf 91       	pop	r28
    27c0:	df 91       	pop	r29
    27c2:	ff 91       	pop	r31
    27c4:	ef 91       	pop	r30
    27c6:	bf 91       	pop	r27
    27c8:	af 91       	pop	r26
    27ca:	9f 91       	pop	r25
    27cc:	8f 91       	pop	r24
    27ce:	7f 91       	pop	r23
    27d0:	6f 91       	pop	r22
    27d2:	5f 91       	pop	r21
    27d4:	4f 91       	pop	r20
    27d6:	3f 91       	pop	r19
    27d8:	2f 91       	pop	r18
    27da:	0f 90       	pop	r0
    27dc:	0f be       	out	0x3f, r0	; 63
    27de:	0f 90       	pop	r0
    27e0:	1f 90       	pop	r1
    27e2:	18 95       	reti

000027e4 <TIMER2_voidSetOCRValue>:

void TIMER2_voidSetOCRValue(u8 Copy_u8Value)
{
    27e4:	df 93       	push	r29
    27e6:	cf 93       	push	r28
    27e8:	0f 92       	push	r0
    27ea:	cd b7       	in	r28, 0x3d	; 61
    27ec:	de b7       	in	r29, 0x3e	; 62
    27ee:	89 83       	std	Y+1, r24	; 0x01

	OCR2 = Copy_u8Value;
    27f0:	e3 e4       	ldi	r30, 0x43	; 67
    27f2:	f0 e0       	ldi	r31, 0x00	; 0
    27f4:	89 81       	ldd	r24, Y+1	; 0x01
    27f6:	80 83       	st	Z, r24

}
    27f8:	0f 90       	pop	r0
    27fa:	cf 91       	pop	r28
    27fc:	df 91       	pop	r29
    27fe:	08 95       	ret

00002800 <TIMER2_voidSetPWMMode>:

void TIMER2_voidSetPWMMode(void)
{
    2800:	df 93       	push	r29
    2802:	cf 93       	push	r28
    2804:	cd b7       	in	r28, 0x3d	; 61
    2806:	de b7       	in	r29, 0x3e	; 62
#if FAST_PWM_MODE ==  S_TOP_C_CMP
	SET_BIT(TCCR2,TCCR2_COM21);
    2808:	a5 e4       	ldi	r26, 0x45	; 69
    280a:	b0 e0       	ldi	r27, 0x00	; 0
    280c:	e5 e4       	ldi	r30, 0x45	; 69
    280e:	f0 e0       	ldi	r31, 0x00	; 0
    2810:	80 81       	ld	r24, Z
    2812:	80 62       	ori	r24, 0x20	; 32
    2814:	8c 93       	st	X, r24
	CLR_BIT(TCCR2,TCCR2_COM20);
    2816:	a5 e4       	ldi	r26, 0x45	; 69
    2818:	b0 e0       	ldi	r27, 0x00	; 0
    281a:	e5 e4       	ldi	r30, 0x45	; 69
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	80 81       	ld	r24, Z
    2820:	8f 7e       	andi	r24, 0xEF	; 239
    2822:	8c 93       	st	X, r24

#else
#error ("WRONG_CHOICE_OF_MODE");

#endif
	}
    2824:	cf 91       	pop	r28
    2826:	df 91       	pop	r29
    2828:	08 95       	ret

0000282a <main>:


 static SSD_TYPE SSD1 ={SSD_COMMON_ANODE,DIO_PORTD,DIO_PORTC,DIO_PIN7};

void main(void)
{
    282a:	df 93       	push	r29
    282c:	cf 93       	push	r28
    282e:	cd b7       	in	r28, 0x3d	; 61
    2830:	de b7       	in	r29, 0x3e	; 62

  DIO_voidSetPortDirection(DIO_PORTA,PORT_DIR_OUTPUT);
    2832:	80 e0       	ldi	r24, 0x00	; 0
    2834:	6f ef       	ldi	r22, 0xFF	; 255
    2836:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <DIO_voidSetPortDirection>

  TIMER0_voidSetOCRValue(125);
    283a:	8d e7       	ldi	r24, 0x7D	; 125
    283c:	0e 94 4e 13 	call	0x269c	; 0x269c <TIMER0_voidSetOCRValue>
  TIMER0_voidInit();
    2840:	0e 94 cd 12 	call	0x259a	; 0x259a <TIMER0_voidInit>


  TIMER2_voidSetOCRValue(125);
    2844:	8d e7       	ldi	r24, 0x7D	; 125
    2846:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <TIMER2_voidSetOCRValue>
  TIMER2_voidInit();
    284a:	0e 94 71 13 	call	0x26e2	; 0x26e2 <TIMER2_voidInit>

   CLCD_voidInit();
    284e:	0e 94 a3 05 	call	0xb46	; 0xb46 <CLCD_voidInit>


   SSD_voidInitalDataPort(SSD1);
    2852:	80 91 ca 00 	lds	r24, 0x00CA
    2856:	90 91 cb 00 	lds	r25, 0x00CB
    285a:	a0 91 cc 00 	lds	r26, 0x00CC
    285e:	b0 91 cd 00 	lds	r27, 0x00CD
    2862:	bc 01       	movw	r22, r24
    2864:	cd 01       	movw	r24, r26
    2866:	0e 94 23 12 	call	0x2446	; 0x2446 <SSD_voidInitalDataPort>


   TIMER0_u8SetCallBack(seg);
    286a:	86 ef       	ldi	r24, 0xF6	; 246
    286c:	94 e1       	ldi	r25, 0x14	; 20
    286e:	0e 94 fe 12 	call	0x25fc	; 0x25fc <TIMER0_u8SetCallBack>
   TIMER2_u8SetCallBack(led);
    2872:	80 e4       	ldi	r24, 0x40	; 64
    2874:	94 e1       	ldi	r25, 0x14	; 20
    2876:	0e 94 a2 13 	call	0x2744	; 0x2744 <TIMER2_u8SetCallBack>

   GIE_voidEnable();
    287a:	0e 94 07 12 	call	0x240e	; 0x240e <GIE_voidEnable>
    287e:	ff cf       	rjmp	.-2      	; 0x287e <main+0x54>

00002880 <led>:




void led (void)
{
    2880:	df 93       	push	r29
    2882:	cf 93       	push	r28
    2884:	cd b7       	in	r28, 0x3d	; 61
    2886:	de b7       	in	r29, 0x3e	; 62
	static u32 Local_u16counter = 0;
	Local_u16counter ++;
    2888:	80 91 d2 00 	lds	r24, 0x00D2
    288c:	90 91 d3 00 	lds	r25, 0x00D3
    2890:	a0 91 d4 00 	lds	r26, 0x00D4
    2894:	b0 91 d5 00 	lds	r27, 0x00D5
    2898:	01 96       	adiw	r24, 0x01	; 1
    289a:	a1 1d       	adc	r26, r1
    289c:	b1 1d       	adc	r27, r1
    289e:	80 93 d2 00 	sts	0x00D2, r24
    28a2:	90 93 d3 00 	sts	0x00D3, r25
    28a6:	a0 93 d4 00 	sts	0x00D4, r26
    28aa:	b0 93 d5 00 	sts	0x00D5, r27


	if (Local_u16counter == 500)
    28ae:	80 91 d2 00 	lds	r24, 0x00D2
    28b2:	90 91 d3 00 	lds	r25, 0x00D3
    28b6:	a0 91 d4 00 	lds	r26, 0x00D4
    28ba:	b0 91 d5 00 	lds	r27, 0x00D5
    28be:	84 3f       	cpi	r24, 0xF4	; 244
    28c0:	21 e0       	ldi	r18, 0x01	; 1
    28c2:	92 07       	cpc	r25, r18
    28c4:	20 e0       	ldi	r18, 0x00	; 0
    28c6:	a2 07       	cpc	r26, r18
    28c8:	20 e0       	ldi	r18, 0x00	; 0
    28ca:	b2 07       	cpc	r27, r18
    28cc:	e1 f4       	brne	.+56     	; 0x2906 <led+0x86>
	{
		CLCD_voidClearScreen();
    28ce:	0e 94 9e 09 	call	0x133c	; 0x133c <CLCD_voidClearScreen>
		CLCD_voidSendString(" Car Can Go");
    28d2:	80 e6       	ldi	r24, 0x60	; 96
    28d4:	90 e0       	ldi	r25, 0x00	; 0
    28d6:	0e 94 56 09 	call	0x12ac	; 0x12ac <CLCD_voidSendString>
		CLCD_voidSendExtraChar(CLCD_ROW_2,CLCD_COL_6,0,2);
    28da:	82 e0       	ldi	r24, 0x02	; 2
    28dc:	66 e0       	ldi	r22, 0x06	; 6
    28de:	40 e0       	ldi	r20, 0x00	; 0
    28e0:	22 e0       	ldi	r18, 0x02	; 2
    28e2:	0e 94 27 0b 	call	0x164e	; 0x164e <CLCD_voidSendExtraChar>

		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN0,PIN_VAL_HIGH);
    28e6:	80 e0       	ldi	r24, 0x00	; 0
    28e8:	60 e0       	ldi	r22, 0x00	; 0
    28ea:	41 e0       	ldi	r20, 0x01	; 1
    28ec:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN1,PIN_VAL_LOW);
    28f0:	80 e0       	ldi	r24, 0x00	; 0
    28f2:	61 e0       	ldi	r22, 0x01	; 1
    28f4:	40 e0       	ldi	r20, 0x00	; 0
    28f6:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN2,PIN_VAL_LOW);
    28fa:	80 e0       	ldi	r24, 0x00	; 0
    28fc:	62 e0       	ldi	r22, 0x02	; 2
    28fe:	40 e0       	ldi	r20, 0x00	; 0
    2900:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
    2904:	70 c0       	rjmp	.+224    	; 0x29e6 <led+0x166>
	}

	else if (Local_u16counter == 20000)
    2906:	80 91 d2 00 	lds	r24, 0x00D2
    290a:	90 91 d3 00 	lds	r25, 0x00D3
    290e:	a0 91 d4 00 	lds	r26, 0x00D4
    2912:	b0 91 d5 00 	lds	r27, 0x00D5
    2916:	80 32       	cpi	r24, 0x20	; 32
    2918:	2e e4       	ldi	r18, 0x4E	; 78
    291a:	92 07       	cpc	r25, r18
    291c:	20 e0       	ldi	r18, 0x00	; 0
    291e:	a2 07       	cpc	r26, r18
    2920:	20 e0       	ldi	r18, 0x00	; 0
    2922:	b2 07       	cpc	r27, r18
    2924:	e1 f4       	brne	.+56     	; 0x295e <led+0xde>
	{
		CLCD_voidClearScreen();
    2926:	0e 94 9e 09 	call	0x133c	; 0x133c <CLCD_voidClearScreen>
		CLCD_voidSendString("    ALL Stop");
    292a:	8c e6       	ldi	r24, 0x6C	; 108
    292c:	90 e0       	ldi	r25, 0x00	; 0
    292e:	0e 94 56 09 	call	0x12ac	; 0x12ac <CLCD_voidSendString>
		CLCD_voidSendExtraChar(CLCD_ROW_2,CLCD_COL_6,2,4);
    2932:	82 e0       	ldi	r24, 0x02	; 2
    2934:	66 e0       	ldi	r22, 0x06	; 6
    2936:	42 e0       	ldi	r20, 0x02	; 2
    2938:	24 e0       	ldi	r18, 0x04	; 4
    293a:	0e 94 27 0b 	call	0x164e	; 0x164e <CLCD_voidSendExtraChar>


		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN0,PIN_VAL_LOW);
    293e:	80 e0       	ldi	r24, 0x00	; 0
    2940:	60 e0       	ldi	r22, 0x00	; 0
    2942:	40 e0       	ldi	r20, 0x00	; 0
    2944:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN1,PIN_VAL_HIGH);
    2948:	80 e0       	ldi	r24, 0x00	; 0
    294a:	61 e0       	ldi	r22, 0x01	; 1
    294c:	41 e0       	ldi	r20, 0x01	; 1
    294e:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN2,PIN_VAL_LOW);
    2952:	80 e0       	ldi	r24, 0x00	; 0
    2954:	62 e0       	ldi	r22, 0x02	; 2
    2956:	40 e0       	ldi	r20, 0x00	; 0
    2958:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
    295c:	44 c0       	rjmp	.+136    	; 0x29e6 <led+0x166>
	}

	else if (Local_u16counter == 30000)
    295e:	80 91 d2 00 	lds	r24, 0x00D2
    2962:	90 91 d3 00 	lds	r25, 0x00D3
    2966:	a0 91 d4 00 	lds	r26, 0x00D4
    296a:	b0 91 d5 00 	lds	r27, 0x00D5
    296e:	80 33       	cpi	r24, 0x30	; 48
    2970:	25 e7       	ldi	r18, 0x75	; 117
    2972:	92 07       	cpc	r25, r18
    2974:	20 e0       	ldi	r18, 0x00	; 0
    2976:	a2 07       	cpc	r26, r18
    2978:	20 e0       	ldi	r18, 0x00	; 0
    297a:	b2 07       	cpc	r27, r18
    297c:	e1 f4       	brne	.+56     	; 0x29b6 <led+0x136>
	{
		CLCD_voidClearScreen();
    297e:	0e 94 9e 09 	call	0x133c	; 0x133c <CLCD_voidClearScreen>
		CLCD_voidSendString(" People Can GO");
    2982:	89 e7       	ldi	r24, 0x79	; 121
    2984:	90 e0       	ldi	r25, 0x00	; 0
    2986:	0e 94 56 09 	call	0x12ac	; 0x12ac <CLCD_voidSendString>
		CLCD_voidSendExtraChar(CLCD_ROW_2,CLCD_COL_6,4,6);
    298a:	82 e0       	ldi	r24, 0x02	; 2
    298c:	66 e0       	ldi	r22, 0x06	; 6
    298e:	44 e0       	ldi	r20, 0x04	; 4
    2990:	26 e0       	ldi	r18, 0x06	; 6
    2992:	0e 94 27 0b 	call	0x164e	; 0x164e <CLCD_voidSendExtraChar>

		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN0,PIN_VAL_LOW);
    2996:	80 e0       	ldi	r24, 0x00	; 0
    2998:	60 e0       	ldi	r22, 0x00	; 0
    299a:	40 e0       	ldi	r20, 0x00	; 0
    299c:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN1,PIN_VAL_LOW);
    29a0:	80 e0       	ldi	r24, 0x00	; 0
    29a2:	61 e0       	ldi	r22, 0x01	; 1
    29a4:	40 e0       	ldi	r20, 0x00	; 0
    29a6:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DIO_PORTA,DIO_PIN2,PIN_VAL_HIGH);
    29aa:	80 e0       	ldi	r24, 0x00	; 0
    29ac:	62 e0       	ldi	r22, 0x02	; 2
    29ae:	41 e0       	ldi	r20, 0x01	; 1
    29b0:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <DIO_voidSetPinValue>
    29b4:	18 c0       	rjmp	.+48     	; 0x29e6 <led+0x166>

	}

	else if (Local_u16counter == 50000)
    29b6:	80 91 d2 00 	lds	r24, 0x00D2
    29ba:	90 91 d3 00 	lds	r25, 0x00D3
    29be:	a0 91 d4 00 	lds	r26, 0x00D4
    29c2:	b0 91 d5 00 	lds	r27, 0x00D5
    29c6:	80 35       	cpi	r24, 0x50	; 80
    29c8:	23 ec       	ldi	r18, 0xC3	; 195
    29ca:	92 07       	cpc	r25, r18
    29cc:	20 e0       	ldi	r18, 0x00	; 0
    29ce:	a2 07       	cpc	r26, r18
    29d0:	20 e0       	ldi	r18, 0x00	; 0
    29d2:	b2 07       	cpc	r27, r18
    29d4:	41 f4       	brne	.+16     	; 0x29e6 <led+0x166>
	{
		Local_u16counter = 0;
    29d6:	10 92 d2 00 	sts	0x00D2, r1
    29da:	10 92 d3 00 	sts	0x00D3, r1
    29de:	10 92 d4 00 	sts	0x00D4, r1
    29e2:	10 92 d5 00 	sts	0x00D5, r1
	}

}
    29e6:	cf 91       	pop	r28
    29e8:	df 91       	pop	r29
    29ea:	08 95       	ret

000029ec <seg>:

void seg(void)
{
    29ec:	df 93       	push	r29
    29ee:	cf 93       	push	r28
    29f0:	cd b7       	in	r28, 0x3d	; 61
    29f2:	de b7       	in	r29, 0x3e	; 62

	static u16 Local_u16counter1 = 0;
		Local_u16counter1 ++;
    29f4:	80 91 d6 00 	lds	r24, 0x00D6
    29f8:	90 91 d7 00 	lds	r25, 0x00D7
    29fc:	01 96       	adiw	r24, 0x01	; 1
    29fe:	90 93 d7 00 	sts	0x00D7, r25
    2a02:	80 93 d6 00 	sts	0x00D6, r24

		if(Local_u16counter1==1000)
    2a06:	80 91 d6 00 	lds	r24, 0x00D6
    2a0a:	90 91 d7 00 	lds	r25, 0x00D7
    2a0e:	23 e0       	ldi	r18, 0x03	; 3
    2a10:	88 3e       	cpi	r24, 0xE8	; 232
    2a12:	92 07       	cpc	r25, r18
    2a14:	71 f4       	brne	.+28     	; 0x2a32 <seg+0x46>
		{
			SSD_voidSendNumber(SSD1,9);
    2a16:	80 91 ca 00 	lds	r24, 0x00CA
    2a1a:	90 91 cb 00 	lds	r25, 0x00CB
    2a1e:	a0 91 cc 00 	lds	r26, 0x00CC
    2a22:	b0 91 cd 00 	lds	r27, 0x00CD
    2a26:	bc 01       	movw	r22, r24
    2a28:	cd 01       	movw	r24, r26
    2a2a:	49 e0       	ldi	r20, 0x09	; 9
    2a2c:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2a30:	1d c1       	rjmp	.+570    	; 0x2c6c <seg+0x280>

		}
		else if(Local_u16counter1==2000)
    2a32:	80 91 d6 00 	lds	r24, 0x00D6
    2a36:	90 91 d7 00 	lds	r25, 0x00D7
    2a3a:	27 e0       	ldi	r18, 0x07	; 7
    2a3c:	80 3d       	cpi	r24, 0xD0	; 208
    2a3e:	92 07       	cpc	r25, r18
    2a40:	71 f4       	brne	.+28     	; 0x2a5e <seg+0x72>
		{
			SSD_voidSendNumber(SSD1,8);
    2a42:	80 91 ca 00 	lds	r24, 0x00CA
    2a46:	90 91 cb 00 	lds	r25, 0x00CB
    2a4a:	a0 91 cc 00 	lds	r26, 0x00CC
    2a4e:	b0 91 cd 00 	lds	r27, 0x00CD
    2a52:	bc 01       	movw	r22, r24
    2a54:	cd 01       	movw	r24, r26
    2a56:	48 e0       	ldi	r20, 0x08	; 8
    2a58:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2a5c:	07 c1       	rjmp	.+526    	; 0x2c6c <seg+0x280>

		}
		else if(Local_u16counter1==3000)
    2a5e:	80 91 d6 00 	lds	r24, 0x00D6
    2a62:	90 91 d7 00 	lds	r25, 0x00D7
    2a66:	2b e0       	ldi	r18, 0x0B	; 11
    2a68:	88 3b       	cpi	r24, 0xB8	; 184
    2a6a:	92 07       	cpc	r25, r18
    2a6c:	71 f4       	brne	.+28     	; 0x2a8a <seg+0x9e>
			{
			SSD_voidSendNumber(SSD1,7);
    2a6e:	80 91 ca 00 	lds	r24, 0x00CA
    2a72:	90 91 cb 00 	lds	r25, 0x00CB
    2a76:	a0 91 cc 00 	lds	r26, 0x00CC
    2a7a:	b0 91 cd 00 	lds	r27, 0x00CD
    2a7e:	bc 01       	movw	r22, r24
    2a80:	cd 01       	movw	r24, r26
    2a82:	47 e0       	ldi	r20, 0x07	; 7
    2a84:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2a88:	f1 c0       	rjmp	.+482    	; 0x2c6c <seg+0x280>

			}
		else if(Local_u16counter1==4000)
    2a8a:	80 91 d6 00 	lds	r24, 0x00D6
    2a8e:	90 91 d7 00 	lds	r25, 0x00D7
    2a92:	2f e0       	ldi	r18, 0x0F	; 15
    2a94:	80 3a       	cpi	r24, 0xA0	; 160
    2a96:	92 07       	cpc	r25, r18
    2a98:	71 f4       	brne	.+28     	; 0x2ab6 <seg+0xca>
				{
					SSD_voidSendNumber(SSD1,6);
    2a9a:	80 91 ca 00 	lds	r24, 0x00CA
    2a9e:	90 91 cb 00 	lds	r25, 0x00CB
    2aa2:	a0 91 cc 00 	lds	r26, 0x00CC
    2aa6:	b0 91 cd 00 	lds	r27, 0x00CD
    2aaa:	bc 01       	movw	r22, r24
    2aac:	cd 01       	movw	r24, r26
    2aae:	46 e0       	ldi	r20, 0x06	; 6
    2ab0:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2ab4:	db c0       	rjmp	.+438    	; 0x2c6c <seg+0x280>

				}
		else if(Local_u16counter1==5000)
    2ab6:	80 91 d6 00 	lds	r24, 0x00D6
    2aba:	90 91 d7 00 	lds	r25, 0x00D7
    2abe:	23 e1       	ldi	r18, 0x13	; 19
    2ac0:	88 38       	cpi	r24, 0x88	; 136
    2ac2:	92 07       	cpc	r25, r18
    2ac4:	71 f4       	brne	.+28     	; 0x2ae2 <seg+0xf6>
				{
					SSD_voidSendNumber(SSD1,5);
    2ac6:	80 91 ca 00 	lds	r24, 0x00CA
    2aca:	90 91 cb 00 	lds	r25, 0x00CB
    2ace:	a0 91 cc 00 	lds	r26, 0x00CC
    2ad2:	b0 91 cd 00 	lds	r27, 0x00CD
    2ad6:	bc 01       	movw	r22, r24
    2ad8:	cd 01       	movw	r24, r26
    2ada:	45 e0       	ldi	r20, 0x05	; 5
    2adc:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2ae0:	c5 c0       	rjmp	.+394    	; 0x2c6c <seg+0x280>

				}
		else if(Local_u16counter1==6000)
    2ae2:	80 91 d6 00 	lds	r24, 0x00D6
    2ae6:	90 91 d7 00 	lds	r25, 0x00D7
    2aea:	27 e1       	ldi	r18, 0x17	; 23
    2aec:	80 37       	cpi	r24, 0x70	; 112
    2aee:	92 07       	cpc	r25, r18
    2af0:	71 f4       	brne	.+28     	; 0x2b0e <seg+0x122>
				{
					SSD_voidSendNumber(SSD1,4);
    2af2:	80 91 ca 00 	lds	r24, 0x00CA
    2af6:	90 91 cb 00 	lds	r25, 0x00CB
    2afa:	a0 91 cc 00 	lds	r26, 0x00CC
    2afe:	b0 91 cd 00 	lds	r27, 0x00CD
    2b02:	bc 01       	movw	r22, r24
    2b04:	cd 01       	movw	r24, r26
    2b06:	44 e0       	ldi	r20, 0x04	; 4
    2b08:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2b0c:	af c0       	rjmp	.+350    	; 0x2c6c <seg+0x280>

				}
		else if(Local_u16counter1==7000)
    2b0e:	80 91 d6 00 	lds	r24, 0x00D6
    2b12:	90 91 d7 00 	lds	r25, 0x00D7
    2b16:	2b e1       	ldi	r18, 0x1B	; 27
    2b18:	88 35       	cpi	r24, 0x58	; 88
    2b1a:	92 07       	cpc	r25, r18
    2b1c:	71 f4       	brne	.+28     	; 0x2b3a <seg+0x14e>
				{
					SSD_voidSendNumber(SSD1,3);
    2b1e:	80 91 ca 00 	lds	r24, 0x00CA
    2b22:	90 91 cb 00 	lds	r25, 0x00CB
    2b26:	a0 91 cc 00 	lds	r26, 0x00CC
    2b2a:	b0 91 cd 00 	lds	r27, 0x00CD
    2b2e:	bc 01       	movw	r22, r24
    2b30:	cd 01       	movw	r24, r26
    2b32:	43 e0       	ldi	r20, 0x03	; 3
    2b34:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2b38:	99 c0       	rjmp	.+306    	; 0x2c6c <seg+0x280>

				}
		else if(Local_u16counter1==8000)
    2b3a:	80 91 d6 00 	lds	r24, 0x00D6
    2b3e:	90 91 d7 00 	lds	r25, 0x00D7
    2b42:	2f e1       	ldi	r18, 0x1F	; 31
    2b44:	80 34       	cpi	r24, 0x40	; 64
    2b46:	92 07       	cpc	r25, r18
    2b48:	71 f4       	brne	.+28     	; 0x2b66 <seg+0x17a>
				{
					SSD_voidSendNumber(SSD1,2);
    2b4a:	80 91 ca 00 	lds	r24, 0x00CA
    2b4e:	90 91 cb 00 	lds	r25, 0x00CB
    2b52:	a0 91 cc 00 	lds	r26, 0x00CC
    2b56:	b0 91 cd 00 	lds	r27, 0x00CD
    2b5a:	bc 01       	movw	r22, r24
    2b5c:	cd 01       	movw	r24, r26
    2b5e:	42 e0       	ldi	r20, 0x02	; 2
    2b60:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2b64:	83 c0       	rjmp	.+262    	; 0x2c6c <seg+0x280>

				}
		else if(Local_u16counter1==9000)
    2b66:	80 91 d6 00 	lds	r24, 0x00D6
    2b6a:	90 91 d7 00 	lds	r25, 0x00D7
    2b6e:	23 e2       	ldi	r18, 0x23	; 35
    2b70:	88 32       	cpi	r24, 0x28	; 40
    2b72:	92 07       	cpc	r25, r18
    2b74:	71 f4       	brne	.+28     	; 0x2b92 <seg+0x1a6>
				{
					SSD_voidSendNumber(SSD1,1);
    2b76:	80 91 ca 00 	lds	r24, 0x00CA
    2b7a:	90 91 cb 00 	lds	r25, 0x00CB
    2b7e:	a0 91 cc 00 	lds	r26, 0x00CC
    2b82:	b0 91 cd 00 	lds	r27, 0x00CD
    2b86:	bc 01       	movw	r22, r24
    2b88:	cd 01       	movw	r24, r26
    2b8a:	41 e0       	ldi	r20, 0x01	; 1
    2b8c:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2b90:	6d c0       	rjmp	.+218    	; 0x2c6c <seg+0x280>

				}
		else if(Local_u16counter1==10000)
    2b92:	80 91 d6 00 	lds	r24, 0x00D6
    2b96:	90 91 d7 00 	lds	r25, 0x00D7
    2b9a:	27 e2       	ldi	r18, 0x27	; 39
    2b9c:	80 31       	cpi	r24, 0x10	; 16
    2b9e:	92 07       	cpc	r25, r18
    2ba0:	71 f4       	brne	.+28     	; 0x2bbe <seg+0x1d2>
				{
					SSD_voidSendNumber(SSD1,0);
    2ba2:	80 91 ca 00 	lds	r24, 0x00CA
    2ba6:	90 91 cb 00 	lds	r25, 0x00CB
    2baa:	a0 91 cc 00 	lds	r26, 0x00CC
    2bae:	b0 91 cd 00 	lds	r27, 0x00CD
    2bb2:	bc 01       	movw	r22, r24
    2bb4:	cd 01       	movw	r24, r26
    2bb6:	40 e0       	ldi	r20, 0x00	; 0
    2bb8:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2bbc:	57 c0       	rjmp	.+174    	; 0x2c6c <seg+0x280>





		else if(Local_u16counter1==12000)
    2bbe:	80 91 d6 00 	lds	r24, 0x00D6
    2bc2:	90 91 d7 00 	lds	r25, 0x00D7
    2bc6:	2e e2       	ldi	r18, 0x2E	; 46
    2bc8:	80 3e       	cpi	r24, 0xE0	; 224
    2bca:	92 07       	cpc	r25, r18
    2bcc:	71 f4       	brne	.+28     	; 0x2bea <seg+0x1fe>
						{
							SSD_voidSendNumber(SSD1,3);
    2bce:	80 91 ca 00 	lds	r24, 0x00CA
    2bd2:	90 91 cb 00 	lds	r25, 0x00CB
    2bd6:	a0 91 cc 00 	lds	r26, 0x00CC
    2bda:	b0 91 cd 00 	lds	r27, 0x00CD
    2bde:	bc 01       	movw	r22, r24
    2be0:	cd 01       	movw	r24, r26
    2be2:	43 e0       	ldi	r20, 0x03	; 3
    2be4:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2be8:	41 c0       	rjmp	.+130    	; 0x2c6c <seg+0x280>

						}
				else if(Local_u16counter1==13000)
    2bea:	80 91 d6 00 	lds	r24, 0x00D6
    2bee:	90 91 d7 00 	lds	r25, 0x00D7
    2bf2:	22 e3       	ldi	r18, 0x32	; 50
    2bf4:	88 3c       	cpi	r24, 0xC8	; 200
    2bf6:	92 07       	cpc	r25, r18
    2bf8:	71 f4       	brne	.+28     	; 0x2c16 <seg+0x22a>
						{
							SSD_voidSendNumber(SSD1,2);
    2bfa:	80 91 ca 00 	lds	r24, 0x00CA
    2bfe:	90 91 cb 00 	lds	r25, 0x00CB
    2c02:	a0 91 cc 00 	lds	r26, 0x00CC
    2c06:	b0 91 cd 00 	lds	r27, 0x00CD
    2c0a:	bc 01       	movw	r22, r24
    2c0c:	cd 01       	movw	r24, r26
    2c0e:	42 e0       	ldi	r20, 0x02	; 2
    2c10:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2c14:	2b c0       	rjmp	.+86     	; 0x2c6c <seg+0x280>

						}
				else if(Local_u16counter1==14000)
    2c16:	80 91 d6 00 	lds	r24, 0x00D6
    2c1a:	90 91 d7 00 	lds	r25, 0x00D7
    2c1e:	26 e3       	ldi	r18, 0x36	; 54
    2c20:	80 3b       	cpi	r24, 0xB0	; 176
    2c22:	92 07       	cpc	r25, r18
    2c24:	71 f4       	brne	.+28     	; 0x2c42 <seg+0x256>
						{
							SSD_voidSendNumber(SSD1,1);
    2c26:	80 91 ca 00 	lds	r24, 0x00CA
    2c2a:	90 91 cb 00 	lds	r25, 0x00CB
    2c2e:	a0 91 cc 00 	lds	r26, 0x00CC
    2c32:	b0 91 cd 00 	lds	r27, 0x00CD
    2c36:	bc 01       	movw	r22, r24
    2c38:	cd 01       	movw	r24, r26
    2c3a:	41 e0       	ldi	r20, 0x01	; 1
    2c3c:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2c40:	15 c0       	rjmp	.+42     	; 0x2c6c <seg+0x280>

						}
				else if(Local_u16counter1==15000)
    2c42:	80 91 d6 00 	lds	r24, 0x00D6
    2c46:	90 91 d7 00 	lds	r25, 0x00D7
    2c4a:	2a e3       	ldi	r18, 0x3A	; 58
    2c4c:	88 39       	cpi	r24, 0x98	; 152
    2c4e:	92 07       	cpc	r25, r18
    2c50:	69 f4       	brne	.+26     	; 0x2c6c <seg+0x280>
						{
							SSD_voidSendNumber(SSD1,0);
    2c52:	80 91 ca 00 	lds	r24, 0x00CA
    2c56:	90 91 cb 00 	lds	r25, 0x00CB
    2c5a:	a0 91 cc 00 	lds	r26, 0x00CC
    2c5e:	b0 91 cd 00 	lds	r27, 0x00CD
    2c62:	bc 01       	movw	r22, r24
    2c64:	cd 01       	movw	r24, r26
    2c66:	40 e0       	ldi	r20, 0x00	; 0
    2c68:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>





		if(Local_u16counter1==16000)
    2c6c:	80 91 d6 00 	lds	r24, 0x00D6
    2c70:	90 91 d7 00 	lds	r25, 0x00D7
    2c74:	2e e3       	ldi	r18, 0x3E	; 62
    2c76:	80 38       	cpi	r24, 0x80	; 128
    2c78:	92 07       	cpc	r25, r18
    2c7a:	71 f4       	brne	.+28     	; 0x2c98 <seg+0x2ac>
				{
					SSD_voidSendNumber(SSD1,9);
    2c7c:	80 91 ca 00 	lds	r24, 0x00CA
    2c80:	90 91 cb 00 	lds	r25, 0x00CB
    2c84:	a0 91 cc 00 	lds	r26, 0x00CC
    2c88:	b0 91 cd 00 	lds	r27, 0x00CD
    2c8c:	bc 01       	movw	r22, r24
    2c8e:	cd 01       	movw	r24, r26
    2c90:	49 e0       	ldi	r20, 0x09	; 9
    2c92:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2c96:	d2 c0       	rjmp	.+420    	; 0x2e3c <seg+0x450>

				}
				else if(Local_u16counter1==17000)
    2c98:	80 91 d6 00 	lds	r24, 0x00D6
    2c9c:	90 91 d7 00 	lds	r25, 0x00D7
    2ca0:	22 e4       	ldi	r18, 0x42	; 66
    2ca2:	88 36       	cpi	r24, 0x68	; 104
    2ca4:	92 07       	cpc	r25, r18
    2ca6:	71 f4       	brne	.+28     	; 0x2cc4 <seg+0x2d8>
				{
					SSD_voidSendNumber(SSD1,8);
    2ca8:	80 91 ca 00 	lds	r24, 0x00CA
    2cac:	90 91 cb 00 	lds	r25, 0x00CB
    2cb0:	a0 91 cc 00 	lds	r26, 0x00CC
    2cb4:	b0 91 cd 00 	lds	r27, 0x00CD
    2cb8:	bc 01       	movw	r22, r24
    2cba:	cd 01       	movw	r24, r26
    2cbc:	48 e0       	ldi	r20, 0x08	; 8
    2cbe:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2cc2:	bc c0       	rjmp	.+376    	; 0x2e3c <seg+0x450>

				}
				else if(Local_u16counter1==18000)
    2cc4:	80 91 d6 00 	lds	r24, 0x00D6
    2cc8:	90 91 d7 00 	lds	r25, 0x00D7
    2ccc:	26 e4       	ldi	r18, 0x46	; 70
    2cce:	80 35       	cpi	r24, 0x50	; 80
    2cd0:	92 07       	cpc	r25, r18
    2cd2:	71 f4       	brne	.+28     	; 0x2cf0 <seg+0x304>
					{
					SSD_voidSendNumber(SSD1,7);
    2cd4:	80 91 ca 00 	lds	r24, 0x00CA
    2cd8:	90 91 cb 00 	lds	r25, 0x00CB
    2cdc:	a0 91 cc 00 	lds	r26, 0x00CC
    2ce0:	b0 91 cd 00 	lds	r27, 0x00CD
    2ce4:	bc 01       	movw	r22, r24
    2ce6:	cd 01       	movw	r24, r26
    2ce8:	47 e0       	ldi	r20, 0x07	; 7
    2cea:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2cee:	a6 c0       	rjmp	.+332    	; 0x2e3c <seg+0x450>

					}
				else if(Local_u16counter1==19000)
    2cf0:	80 91 d6 00 	lds	r24, 0x00D6
    2cf4:	90 91 d7 00 	lds	r25, 0x00D7
    2cf8:	2a e4       	ldi	r18, 0x4A	; 74
    2cfa:	88 33       	cpi	r24, 0x38	; 56
    2cfc:	92 07       	cpc	r25, r18
    2cfe:	71 f4       	brne	.+28     	; 0x2d1c <seg+0x330>
						{
							SSD_voidSendNumber(SSD1,6);
    2d00:	80 91 ca 00 	lds	r24, 0x00CA
    2d04:	90 91 cb 00 	lds	r25, 0x00CB
    2d08:	a0 91 cc 00 	lds	r26, 0x00CC
    2d0c:	b0 91 cd 00 	lds	r27, 0x00CD
    2d10:	bc 01       	movw	r22, r24
    2d12:	cd 01       	movw	r24, r26
    2d14:	46 e0       	ldi	r20, 0x06	; 6
    2d16:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2d1a:	90 c0       	rjmp	.+288    	; 0x2e3c <seg+0x450>

						}
				else if(Local_u16counter1==20000)
    2d1c:	80 91 d6 00 	lds	r24, 0x00D6
    2d20:	90 91 d7 00 	lds	r25, 0x00D7
    2d24:	2e e4       	ldi	r18, 0x4E	; 78
    2d26:	80 32       	cpi	r24, 0x20	; 32
    2d28:	92 07       	cpc	r25, r18
    2d2a:	71 f4       	brne	.+28     	; 0x2d48 <seg+0x35c>
						{
							SSD_voidSendNumber(SSD1,5);
    2d2c:	80 91 ca 00 	lds	r24, 0x00CA
    2d30:	90 91 cb 00 	lds	r25, 0x00CB
    2d34:	a0 91 cc 00 	lds	r26, 0x00CC
    2d38:	b0 91 cd 00 	lds	r27, 0x00CD
    2d3c:	bc 01       	movw	r22, r24
    2d3e:	cd 01       	movw	r24, r26
    2d40:	45 e0       	ldi	r20, 0x05	; 5
    2d42:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2d46:	7a c0       	rjmp	.+244    	; 0x2e3c <seg+0x450>

						}
				else if(Local_u16counter1==21000)
    2d48:	80 91 d6 00 	lds	r24, 0x00D6
    2d4c:	90 91 d7 00 	lds	r25, 0x00D7
    2d50:	22 e5       	ldi	r18, 0x52	; 82
    2d52:	88 30       	cpi	r24, 0x08	; 8
    2d54:	92 07       	cpc	r25, r18
    2d56:	71 f4       	brne	.+28     	; 0x2d74 <seg+0x388>
						{
							SSD_voidSendNumber(SSD1,4);
    2d58:	80 91 ca 00 	lds	r24, 0x00CA
    2d5c:	90 91 cb 00 	lds	r25, 0x00CB
    2d60:	a0 91 cc 00 	lds	r26, 0x00CC
    2d64:	b0 91 cd 00 	lds	r27, 0x00CD
    2d68:	bc 01       	movw	r22, r24
    2d6a:	cd 01       	movw	r24, r26
    2d6c:	44 e0       	ldi	r20, 0x04	; 4
    2d6e:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2d72:	64 c0       	rjmp	.+200    	; 0x2e3c <seg+0x450>

						}
				else if(Local_u16counter1==22000)
    2d74:	80 91 d6 00 	lds	r24, 0x00D6
    2d78:	90 91 d7 00 	lds	r25, 0x00D7
    2d7c:	25 e5       	ldi	r18, 0x55	; 85
    2d7e:	80 3f       	cpi	r24, 0xF0	; 240
    2d80:	92 07       	cpc	r25, r18
    2d82:	71 f4       	brne	.+28     	; 0x2da0 <seg+0x3b4>
						{
							SSD_voidSendNumber(SSD1,3);
    2d84:	80 91 ca 00 	lds	r24, 0x00CA
    2d88:	90 91 cb 00 	lds	r25, 0x00CB
    2d8c:	a0 91 cc 00 	lds	r26, 0x00CC
    2d90:	b0 91 cd 00 	lds	r27, 0x00CD
    2d94:	bc 01       	movw	r22, r24
    2d96:	cd 01       	movw	r24, r26
    2d98:	43 e0       	ldi	r20, 0x03	; 3
    2d9a:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2d9e:	4e c0       	rjmp	.+156    	; 0x2e3c <seg+0x450>

						}
				else if(Local_u16counter1==23000)
    2da0:	80 91 d6 00 	lds	r24, 0x00D6
    2da4:	90 91 d7 00 	lds	r25, 0x00D7
    2da8:	29 e5       	ldi	r18, 0x59	; 89
    2daa:	88 3d       	cpi	r24, 0xD8	; 216
    2dac:	92 07       	cpc	r25, r18
    2dae:	71 f4       	brne	.+28     	; 0x2dcc <seg+0x3e0>
						{
							SSD_voidSendNumber(SSD1,2);
    2db0:	80 91 ca 00 	lds	r24, 0x00CA
    2db4:	90 91 cb 00 	lds	r25, 0x00CB
    2db8:	a0 91 cc 00 	lds	r26, 0x00CC
    2dbc:	b0 91 cd 00 	lds	r27, 0x00CD
    2dc0:	bc 01       	movw	r22, r24
    2dc2:	cd 01       	movw	r24, r26
    2dc4:	42 e0       	ldi	r20, 0x02	; 2
    2dc6:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2dca:	38 c0       	rjmp	.+112    	; 0x2e3c <seg+0x450>

						}
				else if(Local_u16counter1==24000)
    2dcc:	80 91 d6 00 	lds	r24, 0x00D6
    2dd0:	90 91 d7 00 	lds	r25, 0x00D7
    2dd4:	2d e5       	ldi	r18, 0x5D	; 93
    2dd6:	80 3c       	cpi	r24, 0xC0	; 192
    2dd8:	92 07       	cpc	r25, r18
    2dda:	71 f4       	brne	.+28     	; 0x2df8 <seg+0x40c>
						{
							SSD_voidSendNumber(SSD1,1);
    2ddc:	80 91 ca 00 	lds	r24, 0x00CA
    2de0:	90 91 cb 00 	lds	r25, 0x00CB
    2de4:	a0 91 cc 00 	lds	r26, 0x00CC
    2de8:	b0 91 cd 00 	lds	r27, 0x00CD
    2dec:	bc 01       	movw	r22, r24
    2dee:	cd 01       	movw	r24, r26
    2df0:	41 e0       	ldi	r20, 0x01	; 1
    2df2:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2df6:	22 c0       	rjmp	.+68     	; 0x2e3c <seg+0x450>

						}
				else if(Local_u16counter1==25000)
    2df8:	80 91 d6 00 	lds	r24, 0x00D6
    2dfc:	90 91 d7 00 	lds	r25, 0x00D7
    2e00:	21 e6       	ldi	r18, 0x61	; 97
    2e02:	88 3a       	cpi	r24, 0xA8	; 168
    2e04:	92 07       	cpc	r25, r18
    2e06:	71 f4       	brne	.+28     	; 0x2e24 <seg+0x438>
						{
							SSD_voidSendNumber(SSD1,0);
    2e08:	80 91 ca 00 	lds	r24, 0x00CA
    2e0c:	90 91 cb 00 	lds	r25, 0x00CB
    2e10:	a0 91 cc 00 	lds	r26, 0x00CC
    2e14:	b0 91 cd 00 	lds	r27, 0x00CD
    2e18:	bc 01       	movw	r22, r24
    2e1a:	cd 01       	movw	r24, r26
    2e1c:	40 e0       	ldi	r20, 0x00	; 0
    2e1e:	0e 94 98 12 	call	0x2530	; 0x2530 <SSD_voidSendNumber>
    2e22:	0c c0       	rjmp	.+24     	; 0x2e3c <seg+0x450>

						}

				else if (Local_u16counter1 == 26000)
    2e24:	80 91 d6 00 	lds	r24, 0x00D6
    2e28:	90 91 d7 00 	lds	r25, 0x00D7
    2e2c:	25 e6       	ldi	r18, 0x65	; 101
    2e2e:	80 39       	cpi	r24, 0x90	; 144
    2e30:	92 07       	cpc	r25, r18
    2e32:	21 f4       	brne	.+8      	; 0x2e3c <seg+0x450>
					{
						Local_u16counter1 =0;
    2e34:	10 92 d7 00 	sts	0x00D7, r1
    2e38:	10 92 d6 00 	sts	0x00D6, r1





}
    2e3c:	cf 91       	pop	r28
    2e3e:	df 91       	pop	r29
    2e40:	08 95       	ret

00002e42 <__udivmodhi4>:
    2e42:	aa 1b       	sub	r26, r26
    2e44:	bb 1b       	sub	r27, r27
    2e46:	51 e1       	ldi	r21, 0x11	; 17
    2e48:	07 c0       	rjmp	.+14     	; 0x2e58 <__udivmodhi4_ep>

00002e4a <__udivmodhi4_loop>:
    2e4a:	aa 1f       	adc	r26, r26
    2e4c:	bb 1f       	adc	r27, r27
    2e4e:	a6 17       	cp	r26, r22
    2e50:	b7 07       	cpc	r27, r23
    2e52:	10 f0       	brcs	.+4      	; 0x2e58 <__udivmodhi4_ep>
    2e54:	a6 1b       	sub	r26, r22
    2e56:	b7 0b       	sbc	r27, r23

00002e58 <__udivmodhi4_ep>:
    2e58:	88 1f       	adc	r24, r24
    2e5a:	99 1f       	adc	r25, r25
    2e5c:	5a 95       	dec	r21
    2e5e:	a9 f7       	brne	.-22     	; 0x2e4a <__udivmodhi4_loop>
    2e60:	80 95       	com	r24
    2e62:	90 95       	com	r25
    2e64:	bc 01       	movw	r22, r24
    2e66:	cd 01       	movw	r24, r26
    2e68:	08 95       	ret

00002e6a <__prologue_saves__>:
    2e6a:	2f 92       	push	r2
    2e6c:	3f 92       	push	r3
    2e6e:	4f 92       	push	r4
    2e70:	5f 92       	push	r5
    2e72:	6f 92       	push	r6
    2e74:	7f 92       	push	r7
    2e76:	8f 92       	push	r8
    2e78:	9f 92       	push	r9
    2e7a:	af 92       	push	r10
    2e7c:	bf 92       	push	r11
    2e7e:	cf 92       	push	r12
    2e80:	df 92       	push	r13
    2e82:	ef 92       	push	r14
    2e84:	ff 92       	push	r15
    2e86:	0f 93       	push	r16
    2e88:	1f 93       	push	r17
    2e8a:	cf 93       	push	r28
    2e8c:	df 93       	push	r29
    2e8e:	cd b7       	in	r28, 0x3d	; 61
    2e90:	de b7       	in	r29, 0x3e	; 62
    2e92:	ca 1b       	sub	r28, r26
    2e94:	db 0b       	sbc	r29, r27
    2e96:	0f b6       	in	r0, 0x3f	; 63
    2e98:	f8 94       	cli
    2e9a:	de bf       	out	0x3e, r29	; 62
    2e9c:	0f be       	out	0x3f, r0	; 63
    2e9e:	cd bf       	out	0x3d, r28	; 61
    2ea0:	09 94       	ijmp

00002ea2 <__epilogue_restores__>:
    2ea2:	2a 88       	ldd	r2, Y+18	; 0x12
    2ea4:	39 88       	ldd	r3, Y+17	; 0x11
    2ea6:	48 88       	ldd	r4, Y+16	; 0x10
    2ea8:	5f 84       	ldd	r5, Y+15	; 0x0f
    2eaa:	6e 84       	ldd	r6, Y+14	; 0x0e
    2eac:	7d 84       	ldd	r7, Y+13	; 0x0d
    2eae:	8c 84       	ldd	r8, Y+12	; 0x0c
    2eb0:	9b 84       	ldd	r9, Y+11	; 0x0b
    2eb2:	aa 84       	ldd	r10, Y+10	; 0x0a
    2eb4:	b9 84       	ldd	r11, Y+9	; 0x09
    2eb6:	c8 84       	ldd	r12, Y+8	; 0x08
    2eb8:	df 80       	ldd	r13, Y+7	; 0x07
    2eba:	ee 80       	ldd	r14, Y+6	; 0x06
    2ebc:	fd 80       	ldd	r15, Y+5	; 0x05
    2ebe:	0c 81       	ldd	r16, Y+4	; 0x04
    2ec0:	1b 81       	ldd	r17, Y+3	; 0x03
    2ec2:	aa 81       	ldd	r26, Y+2	; 0x02
    2ec4:	b9 81       	ldd	r27, Y+1	; 0x01
    2ec6:	ce 0f       	add	r28, r30
    2ec8:	d1 1d       	adc	r29, r1
    2eca:	0f b6       	in	r0, 0x3f	; 63
    2ecc:	f8 94       	cli
    2ece:	de bf       	out	0x3e, r29	; 62
    2ed0:	0f be       	out	0x3f, r0	; 63
    2ed2:	cd bf       	out	0x3d, r28	; 61
    2ed4:	ed 01       	movw	r28, r26
    2ed6:	08 95       	ret

00002ed8 <_exit>:
    2ed8:	f8 94       	cli

00002eda <__stop_program>:
    2eda:	ff cf       	rjmp	.-2      	; 0x2eda <__stop_program>
