INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/IR_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Ins_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Multicycle_MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Mux_write_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_write_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_ALUaout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/seg_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sim_1/new/Multicycle_MIPS_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multicycle_MIPS_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
