// Seed: 2689612343
module module_0 (
    input wand id_0,
    input tri  id_1,
    input tri0 id_2,
    input tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output logic id_4,
    output wire id_5,
    input tri0 id_6,
    inout supply0 id_7,
    input wand id_8
);
  assign id_5 = 1;
  assign id_5 = id_1;
  module_0(
      id_3, id_1, id_1, id_8
  );
  tri0 id_10;
  id_11 :
  assert property (@(posedge id_10) id_6)
  else $display(id_3);
  tri1 id_12 = 1;
  always @(posedge id_1) begin
    id_4 <= 1;
  end
endmodule
