
****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'cyclic_prefix_insertion' from 'false' to '0' has been ignored for IP 'fft_config1_s_core'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'fft_config1_s_core'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fft_config1_s_core'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fft_config1_s_core'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sosf_detector_top_ap_fsub_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sosf_detector_top_ap_fsub_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sosf_detector_top_ap_fadd_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sosf_detector_top_ap_fadd_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sosf_detector_top_ap_fmul_4_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sosf_detector_top_ap_fmul_4_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 08:46:49 2017...
