

================================================================
== Vivado HLS Report for 'xFPyrDownGaussianBlu'
================================================================
* Date:           Wed Mar  4 23:28:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  134|  1290121|  134|  1290121|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+-----+---------+-----+---------+---------+
        |                                 |                       |    Latency    |    Interval   | Pipeline|
        |             Instance            |         Module        | min |   max   | min |   max   |   Type  |
        +---------------------------------+-----------------------+-----+---------+-----+---------+---------+
        |grp_xf_pyrdown_gaussian_s_fu_66  |xf_pyrdown_gaussian_s  |  133|  1290120|  133|  1290120|   none  |
        +---------------------------------+-----------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%imageA_rows_load3_lo = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %imageA_rows_load3_loc)" [test_blend/src/fusion_lib.hpp:485]   --->   Operation 3 'read' 'imageA_rows_load3_lo' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%imageA_cols_load4_lo = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %imageA_cols_load4_loc)" [test_blend/src/fusion_lib.hpp:485]   --->   Operation 4 'read' 'imageA_cols_load4_lo' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %imageA_rows_load3_loc_out, i10 %imageA_rows_load3_lo)" [test_blend/src/fusion_lib.hpp:485]   --->   Operation 5 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i11P(i11* %imageA_cols_load4_loc_out, i11 %imageA_cols_load4_lo)" [test_blend/src/fusion_lib.hpp:485]   --->   Operation 6 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call fastcc void @xf_pyrdown_gaussian_(i8* %p_imageA_in_V_V, i8* %p_imageB_in_V_V, i8* %p_imageS_out_V_V, i10 %imageA_rows_load3_lo, i11 %imageA_cols_load4_lo)" [test_blend/src/fusion_lib.hpp:437->test_blend/src/fusion_lib.hpp:485]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageS_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageB_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageA_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imageA_cols_load4_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_rows_load3_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_rows_load3_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imageA_cols_load4_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @xf_pyrdown_gaussian_(i8* %p_imageA_in_V_V, i8* %p_imageB_in_V_V, i8* %p_imageS_out_V_V, i10 %imageA_rows_load3_lo, i11 %imageA_cols_load4_lo)" [test_blend/src/fusion_lib.hpp:437->test_blend/src/fusion_lib.hpp:485]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_imageA_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_imageB_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_imageS_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_rows_load3_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_cols_load4_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_rows_load3_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_cols_load4_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imageA_rows_load3_lo (read         ) [ 001]
imageA_cols_load4_lo (read         ) [ 001]
write_ln485          (write        ) [ 000]
write_ln485          (write        ) [ 000]
specinterface_ln0    (specinterface) [ 000]
specinterface_ln0    (specinterface) [ 000]
specinterface_ln0    (specinterface) [ 000]
specinterface_ln0    (specinterface) [ 000]
specinterface_ln0    (specinterface) [ 000]
specinterface_ln0    (specinterface) [ 000]
specinterface_ln0    (specinterface) [ 000]
call_ln437           (call         ) [ 000]
ret_ln0              (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_imageA_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageA_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_imageB_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageB_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_imageS_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageS_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imageA_rows_load3_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_rows_load3_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imageA_cols_load4_loc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_cols_load4_loc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imageA_rows_load3_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_rows_load3_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imageA_cols_load4_loc_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_cols_load4_loc_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_pyrdown_gaussian_"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="imageA_rows_load3_lo_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="10" slack="0"/>
<pin id="40" dir="0" index="1" bw="10" slack="0"/>
<pin id="41" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageA_rows_load3_lo/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="imageA_cols_load4_lo_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="11" slack="0"/>
<pin id="46" dir="0" index="1" bw="11" slack="0"/>
<pin id="47" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageA_cols_load4_lo/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln485_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln485/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln485_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="0" index="2" bw="11" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln485/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_xf_pyrdown_gaussian_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="0" index="3" bw="8" slack="0"/>
<pin id="71" dir="0" index="4" bw="10" slack="0"/>
<pin id="72" dir="0" index="5" bw="11" slack="0"/>
<pin id="73" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln437/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="imageA_rows_load3_lo_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="1"/>
<pin id="82" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imageA_rows_load3_lo "/>
</bind>
</comp>

<comp id="85" class="1005" name="imageA_cols_load4_lo_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="1"/>
<pin id="87" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="imageA_cols_load4_lo "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="38" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="44" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="78"><net_src comp="38" pin="2"/><net_sink comp="66" pin=4"/></net>

<net id="79"><net_src comp="44" pin="2"/><net_sink comp="66" pin=5"/></net>

<net id="83"><net_src comp="38" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="88"><net_src comp="44" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="66" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_imageS_out_V_V | {1 2 }
	Port: imageA_rows_load3_loc_out | {1 }
	Port: imageA_cols_load4_loc_out | {1 }
 - Input state : 
	Port: xFPyrDownGaussianBlu : p_imageA_in_V_V | {1 2 }
	Port: xFPyrDownGaussianBlu : p_imageB_in_V_V | {1 2 }
	Port: xFPyrDownGaussianBlu : imageA_rows_load3_loc | {1 }
	Port: xFPyrDownGaussianBlu : imageA_cols_load4_loc | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_xf_pyrdown_gaussian_s_fu_66 |    10   |    71   | 74.4048 |   9495  |  11587  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   read   | imageA_rows_load3_lo_read_fu_38 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | imageA_cols_load4_lo_read_fu_44 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |     write_ln485_write_fu_50     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     write_ln485_write_fu_58     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    10   |    71   | 74.4048 |   9495  |  11587  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|imageA_cols_load4_lo_reg_85|   11   |
|imageA_rows_load3_lo_reg_80|   10   |
+---------------------------+--------+
|           Total           |   21   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_xf_pyrdown_gaussian_s_fu_66 |  p4  |   2  |  10  |   20   ||    9    |
| grp_xf_pyrdown_gaussian_s_fu_66 |  p5  |   2  |  11  |   22   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   42   ||  3.538  ||    18   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   10   |   71   |   74   |  9495  |  11587 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   21   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   71   |   77   |  9516  |  11605 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
