Release 13.4 - xst O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xC3s500e-fg320
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : peripheral_mult

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../peripheral_mult.v" in library work
Compiling verilog file "../mult_32/acc.v" in library work
Module <peripheral_mult> compiled
Compiling verilog file "../mult_32/comp.v" in library work
Module <acc> compiled
Compiling verilog file "../mult_32/control_mult.v" in library work
Module <comp> compiled
Compiling verilog file "../mult_32/lsr.v" in library work
Module <control_mult> compiled
Compiling verilog file "../mult_32/rsr.v" in library work
Module <lsr> compiled
Compiling verilog file "../mult_32/mult_32.v" in library work
Module <rsr> compiled
Module <mult_32> compiled
No errors in compilation
Analysis of file <"project.src"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <peripheral_mult> in library <work>.

Analyzing hierarchy for module <mult_32> in library <work>.

Analyzing hierarchy for module <rsr> in library <work>.

Analyzing hierarchy for module <lsr> in library <work>.

Analyzing hierarchy for module <comp> in library <work>.

Analyzing hierarchy for module <acc> in library <work>.

Analyzing hierarchy for module <control_mult> in library <work> with parameters.
	ADD = "011"
	CHECK = "001"
	END = "100"
	SHIFT = "010"
	START = "000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <peripheral_mult>.
Module <peripheral_mult> is correct for synthesis.
 
Analyzing module <mult_32> in library <work>.
Module <mult_32> is correct for synthesis.
 
Analyzing module <rsr> in library <work>.
Module <rsr> is correct for synthesis.
 
Analyzing module <lsr> in library <work>.
Module <lsr> is correct for synthesis.
 
Analyzing module <comp> in library <work>.
Module <comp> is correct for synthesis.
 
Analyzing module <acc> in library <work>.
Module <acc> is correct for synthesis.
 
Analyzing module <control_mult> in library <work>.
	ADD = 3'b011
	CHECK = 3'b001
	END = 3'b100
	SHIFT = 3'b010
	START = 3'b000
Module <control_mult> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rsr>.
    Related source file is "../mult_32/rsr.v".
    Found 16-bit register for signal <s_B>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <rsr> synthesized.


Synthesizing Unit <lsr>.
    Related source file is "../mult_32/lsr.v".
    Found 31-bit register for signal <s_A>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <lsr> synthesized.


Synthesizing Unit <comp>.
    Related source file is "../mult_32/comp.v".
Unit <comp> synthesized.


Synthesizing Unit <acc>.
    Related source file is "../mult_32/acc.v".
    Found 32-bit up accumulator for signal <pp>.
    Summary:
	inferred   1 Accumulator(s).
Unit <acc> synthesized.


Synthesizing Unit <control_mult>.
    Related source file is "../mult_32/control_mult.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <old_count_3$add0000> created at line 63.
    Found 4-bit comparator greater for signal <state$cmp_gt0000> created at line 64.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <control_mult> synthesized.


Synthesizing Unit <mult_32>.
    Related source file is "../mult_32/mult_32.v".
Unit <mult_32> synthesized.


Synthesizing Unit <peripheral_mult>.
    Related source file is "../peripheral_mult.v".
    Found 16-bit register for signal <d_out>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <B>.
    Found 1-bit register for signal <init>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <peripheral_mult> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 22
 1-bit register                                        : 17
 16-bit register                                       : 3
 31-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mt_32/control0/state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <peripheral_mult> ...

Optimizing unit <rsr> ...

Optimizing unit <lsr> ...

Optimizing unit <control_mult> ...

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop d_out_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 150
 Flip-Flops                                            : 150

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project.ngr
Top Level Output File Name         : project.ngc
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 224
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 35
#      LUT3                        : 40
#      LUT4                        : 62
#      MUXCY                       : 31
#      MUXF5                       : 20
#      XORCY                       : 32
# FlipFlops/Latches                : 150
#      FD_1                        : 31
#      FDE                         : 4
#      FDE_1                       : 79
#      FDR                         : 3
#      FDR_1                       : 1
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 24
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       84  out of   4656     1%  
 Number of Slice Flip Flops:            134  out of   9312     1%  
 Number of 4 input LUTs:                140  out of   9312     1%  
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    232    17%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 150   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.694ns (Maximum Frequency: 115.025MHz)
   Minimum input arrival time before clock: 6.023ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.694ns (frequency: 115.025MHz)
  Total number of paths / destination ports: 2266 / 228
-------------------------------------------------------------------------
Delay:               4.347ns (Levels of Logic = 4)
  Source:            mt_32/rsr0/s_B_0 (FF)
  Destination:       mt_32/control0/state_FSM_FFd3 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: mt_32/rsr0/s_B_0 to mt_32/control0/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.514   0.532  mt_32/rsr0/s_B_0 (mt_32/rsr0/s_B_0)
     LUT4:I0->O            1   0.612   0.509  mt_32/comp0/tmp_cmp_eq000012 (mt_32/comp0/tmp_cmp_eq000012)
     LUT4:I0->O            2   0.612   0.410  mt_32/comp0/tmp_cmp_eq000076 (mt_32/w_z)
     LUT3:I2->O            1   0.612   0.000  mt_32/control0/state_FSM_FFd3-In1 (mt_32/control0/state_FSM_FFd3-In1)
     MUXF5:I1->O           1   0.278   0.000  mt_32/control0/state_FSM_FFd3-In_f5 (mt_32/control0/state_FSM_FFd3-In)
     FDR:D                     0.268          mt_32/control0/state_FSM_FFd3
    ----------------------------------------
    Total                      4.347ns (2.896ns logic, 1.451ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 950 / 104
-------------------------------------------------------------------------
Offset:              6.023ns (Levels of Logic = 5)
  Source:            addr<1> (PAD)
  Destination:       d_out_0 (FF)
  Destination Clock: clk falling

  Data Path: addr<1> to d_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.106   0.967  addr_1_IBUF (addr_1_IBUF)
     LUT3:I2->O            1   0.612   0.426  d_out_0_mux00003_SW0 (N4)
     LUT4:I1->O           32   0.612   1.142  d_out_0_mux00003 (N2)
     LUT4:I1->O            1   0.612   0.000  d_out_9_mux00001 (d_out_9_mux00001)
     MUXF5:I1->O           2   0.278   0.000  d_out_9_mux0000_f5 (d_out_9_mux0000)
     FD_1:D                    0.268          d_out_9
    ----------------------------------------
    Total                      6.023ns (3.488ns logic, 2.535ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            d_out_15_1 (FF)
  Destination:       d_out<15> (PAD)
  Source Clock:      clk falling

  Data Path: d_out_15_1 to d_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.514   0.357  d_out_15_1 (d_out_15_1)
     OBUF:I->O                 3.169          d_out_15_OBUF (d_out<15>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.68 secs
 
--> 


Total memory usage is 158120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

