Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 19 23:52:18 2024
| Host         : HYEON-OdysseyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_top_control_sets_placed.rpt
| Design       : design_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           24 |
| No           | No                    | Yes                    |             116 |           47 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              30 |           10 |
| Yes          | Yes                   | No                     |              40 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------+--------------------------------+------------------+----------------+--------------+
|            Clock Signal           |             Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------------------------------+--------------------------------+------------------+----------------+--------------+
|  STOP_WATCH/bin_clk/r_1Hz_reg_n_0 |                                       | key_decoder/AR[0]              |                1 |              1 |         1.00 |
|  ps2_kbd/pulse/Released           |                                       |                                |                1 |              1 |         1.00 |
|  clockmaking/inst/clk_out2        |                                       |                                |                1 |              2 |         2.00 |
|  clockmaking/inst/clk_out1        | vgc/p_tick                            |                                |                2 |              4 |         2.00 |
|  clockmaking/inst/clk_out1        | vgc/p_tick                            | vgc/r_25MHz_reg[0]_0           |                1 |              4 |         4.00 |
|  clockmaking/inst/clk_out2        | ps2_kbd/ps2/shift                     | ps2_kbd/ps2/bit_cnt[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clock_and_calendar/bin_clk/CLK   | clock_and_calendar/bin_clk/hours_ctr0 | reset_IBUF                     |                1 |              4 |         4.00 |
|  STOP_WATCH/bin_clk/r_1Hz_reg_n_0 | clock_and_calendar/bin_clk/c_reg_0[0] | key_decoder/AR[0]              |                1 |              4 |         4.00 |
|                                   |                                       | reset_IBUF                     |                3 |              6 |         2.00 |
|  clock_and_calendar/bin_clk/CLK   | STOP_WATCH/bin_clk/E[0]               | reset_IBUF                     |                3 |              6 |         2.00 |
|  STOP_WATCH/bin_clk/r_1Hz_reg_n_0 | STOP_WATCH/bin_clk/seconds_ctr_1      | key_decoder/AR[0]              |                2 |              6 |         3.00 |
|  clock_and_calendar/bin_clk/CLK   |                                       | reset_IBUF                     |                3 |              7 |         2.33 |
|  clockmaking/inst/clk_out2        | ps2_kbd/ps2/output_strobe             | reset_IBUF                     |                9 |              9 |         1.00 |
|  clockmaking/inst/clk_out2        | ps2_kbd/ps2/shift                     | reset_IBUF                     |                4 |             10 |         2.50 |
|  vgc/p_tick                       |                                       | reset_IBUF                     |                4 |             10 |         2.50 |
|  vgc/p_tick                       | vgc/v_count_next                      | reset_IBUF                     |                3 |             10 |         3.33 |
|  clockmaking/inst/clk_out2        |                                       | reset_IBUF                     |                7 |             11 |         1.57 |
|  clockmaking/inst/clk_out2        | ps2_kbd/ps2/sel                       | ps2_kbd/ps2/rst_timer          |                4 |             13 |         3.25 |
|  vgc/E[0]                         |                                       |                                |                5 |             14 |         2.80 |
|  vgc/v_count_reg_reg[8]_1[0]      |                                       |                                |                4 |             14 |         3.50 |
|  clockmaking/inst/clk_out1        |                                       | speakering/counter[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  clockmaking/inst/clk_out1        |                                       |                                |               13 |             19 |         1.46 |
|  clockmaking/inst/clk_out1        |                                       | key_decoder/AR[0]              |               11 |             32 |         2.91 |
|  clockmaking/inst/clk_out1        |                                       | reset_IBUF                     |               22 |             56 |         2.55 |
+-----------------------------------+---------------------------------------+--------------------------------+------------------+----------------+--------------+


