module LFSR_4bit(clk,reset,Q);
input clk,reset; 
output reg [3:0]Q; 
wire feedback; 
assign feedback = Q[3]^Q[2];

always @ (posedge clk or posedge reset) begin 
if(reset)
    Q<=4'b0001;  
else begin
    Q[3]<=Q[2];
    Q[2]<=Q[1];
    Q[1]<=Q[0];
    Q[0]<= feedback; 
    end
end
endmodule 
