Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Sep 18 00:12:12 2015
| Host         : zombie running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file partA_wrapper_control_sets_placed.rpt
| Design       : partA_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    36 |
| Minimum Number of register sites lost to control set restrictions |    76 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             435 |           97 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             193 |           59 |
| Yes          | No                    | No                     |             338 |           77 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             118 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                        Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                      |                1 |              2 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                      |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                      |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                      |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                      |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | partA_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                3 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                      |                3 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                      |                5 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                      |                5 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                      |                4 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                      |                3 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                      |                4 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                      |                4 |             13 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                      |                2 |             14 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                      |                3 |             14 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                      |                4 |             20 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                      |                6 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                6 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                8 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                8 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                      |                6 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                      |                7 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                      |                6 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                      |                9 |             34 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |               16 |             44 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                      |                9 |             47 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                      |                8 |             47 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                      |               21 |             64 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               16 |             69 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                                      |               98 |            436 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


