<reference anchor="IEEE.IEEE 1497.2001" target="https://ieeexplore.ieee.org/document/972829">
  <front>
    <title>IEEE Standard for Standard Delay Format (SDF) for the Electronic Design Process</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2001.93359"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2019" month="April" day="26"/>
    <keyword>Timing</keyword>
    <keyword>computer languages</keyword>
    <keyword>delay backannotation</keyword>
    <keyword>digital systems</keyword>
    <keyword>electronic systems</keyword>
    <keyword>hardware</keyword>
    <keyword>hardware design</keyword>
    <keyword>SDF</keyword>
    <keyword>timing</keyword>
    <keyword>timing analysis</keyword>
    <keyword>timing back annotation</keyword>
    <keyword>timing verification</keyword>
    <abstract>IEC 61523-3: 2004 Dual-logo document. Replaces IEEE Std 1497-2001. The Standard Delay Format (SDF) is defined in this standard. SDF is a textual file format for representing the delay and timing information of electronic systems. While both human and machine readable, in its most common usage it will be machine written and machine read in support of timing analysis and verification tools, and of other tools requiring delay and timing information. The primary audience for this standard is the implementors of tools supporting the format, but anyone with a need to understand the formatâ€™s contents will find it useful.</abstract>
  </front>
</reference>