Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Codes/Verilog/inverter/inverter.srcs/sim_1/new/Full_adder_tb.v" Line 34
