<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Elua-svn] r497 - branches/eagle_mmc/src/platform/lm3s
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/elua-svn/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:elua-svn%40lists.berlios.de?Subject=Re%3A%20%5BElua-svn%5D%20r497%20-%20branches/eagle_mmc/src/platform/lm3s&In-Reply-To=%3C200910271703.n9RH3e50032318%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000452.html">
   <LINK REL="Next"  HREF="000454.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Elua-svn] r497 - branches/eagle_mmc/src/platform/lm3s</H1>
    <B>jbsnyder at BerliOS</B> 
    <A HREF="mailto:elua-svn%40lists.berlios.de?Subject=Re%3A%20%5BElua-svn%5D%20r497%20-%20branches/eagle_mmc/src/platform/lm3s&In-Reply-To=%3C200910271703.n9RH3e50032318%40sheep.berlios.de%3E"
       TITLE="[Elua-svn] r497 - branches/eagle_mmc/src/platform/lm3s">jbsnyder at mail.berlios.de
       </A><BR>
    <I>Tue Oct 27 18:03:40 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="000452.html">[Elua-svn] r496 - in branches/lpc24xx: . src/platform	src/platform/lpc24xx
</A></li>
        <LI>Next message: <A HREF="000454.html">[Elua-svn] r498 - branches/eagle_mmc/src/platform/lm3s
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#453">[ date ]</a>
              <a href="thread.html#453">[ thread ]</a>
              <a href="subject.html#453">[ subject ]</a>
              <a href="author.html#453">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: jbsnyder
Date: 2009-10-27 18:03:39 +0100 (Tue, 27 Oct 2009)
New Revision: 497

Modified:
   branches/eagle_mmc/src/platform/lm3s/mmc.c
Log:
Start of generalized port.

Modified: branches/eagle_mmc/src/platform/lm3s/mmc.c
===================================================================
--- branches/eagle_mmc/src/platform/lm3s/mmc.c	2009-10-26 21:46:04 UTC (rev 496)
+++ branches/eagle_mmc/src/platform/lm3s/mmc.c	2009-10-27 17:03:39 UTC (rev 497)
@@ -9,13 +9,9 @@
  * This file was modified from a sample available from the FatFs
  * web site. It was modified to work with a LM3S boards.
  */
-
+ 
+#include &quot;platform.h&quot;
 #include &quot;diskio.h&quot;
-#include &quot;hw_types.h&quot;
-#include &quot;hw_memmap.h&quot;
-#include &quot;ssi.h&quot;
-#include &quot;gpio.h&quot;
-#include &quot;sysctl.h&quot;
 
 /* Definitions for MMC/SDC command */
 #define CMD0    (0x40+0)    /* GO_IDLE_STATE */
@@ -34,45 +30,33 @@
 #define CMD55    (0x40+55)    /* APP_CMD */
 #define CMD58    (0x40+58)    /* READ_OCR */
 
-/* Peripheral definitions for LM3S boards */
-// SSI port
-#define SDC_SSI_BASE            SSI0_BASE
-#define SDC_SSI_SYSCTL_PERIPH   SYSCTL_PERIPH_SSI0
 
-// GPIO for SSI pins
-#define SDC_GPIO_PORT_BASE      GPIO_PORTA_BASE
-#define SDC_GPIO_SYSCTL_PERIPH  SYSCTL_PERIPH_GPIOA
-#define SDC_SSI_CLK             GPIO_PIN_2
-#define SDC_SSI_TX              GPIO_PIN_5
-#define SDC_SSI_RX              GPIO_PIN_4
-#define SDC_SSI_FSS             GPIO_PIN_3
-#define SDC_SSI_PINS            (SDC_SSI_TX | SDC_SSI_RX | SDC_SSI_CLK)
-
 // GPIO for card chip select
 // FIXME: these should be tied to evaluation kits rather than particular chips
 
 #ifdef FORLM3S6965
   // EK-LM3S6965
-  #define SDC_CS_GPIO_PORT_BASE      GPIO_PORTD_BASE
-  #define SDC_CS_GPIO_SYSCTL_PERIPH  SYSCTL_PERIPH_GPIOD
-  #define SDC_CS                     GPIO_PIN_0
+  #define SDC_CS_PORT                3
+  #define SDC_CS_PIN                 0
+  #define SDC_SPI_NUM                0
 #endif
 
 #ifdef FORLM3S8962
   // EK-LM3S8962
-  #define SDC_CS_GPIO_PORT_BASE      GPIO_PORTG_BASE
-  #define SDC_CS_GPIO_SYSCTL_PERIPH  SYSCTL_PERIPH_GPIOG
-  #define SDC_CS                     GPIO_PIN_0
+  #define SDC_CS_PORT                6
+  #define SDC_CS_PIN                 0
+  #define SDC_SPI_NUM                0
+  
 #endif
 
 #ifdef FORLM3S6918
   // Eagle-100
-  #define SDC_CS_GPIO_PORT_BASE      GPIO_PORTG_BASE
-  #define SDC_CS_GPIO_SYSCTL_PERIPH  SYSCTL_PERIPH_GPIOG
-  #define SDC_CS                     GPIO_PIN_1
+  #define SDC_CS_PORT                6
+  #define SDC_CS_PIN                 1
+  #define SDC_SPI_NUM                0
 #endif
 
-#ifndef SDC_CS
+#ifndef SDC_SPI_NUM
   #error &quot;MMC not supported on this board&quot;
 #endif
 
@@ -80,14 +64,14 @@
 static
 void SELECT (void)
 {
-    GPIOPinWrite(SDC_CS_GPIO_PORT_BASE, SDC_CS, 0);
+    platform_pio_op( SDC_CS_PORT , ( ( u32 ) 1 &lt;&lt; SDC_CS_PIN ), PLATFORM_IO_PIN_CLEAR );    
 }
 
 // de-asserts the CS pin to the card
 static
 void DESELECT (void)
 {
-    GPIOPinWrite(SDC_CS_GPIO_PORT_BASE, SDC_CS, SDC_CS);
+    platform_pio_op( SDC_CS_PORT, ( ( u32 ) 1 &lt;&lt; SDC_CS_PIN ), PLATFORM_IO_PIN_SET );
 }
 
 
@@ -113,14 +97,14 @@
 /* Transmit a byte to MMC via SPI  (Platform dependent)                  */
 /*-----------------------------------------------------------------------*/
 
+unsigned spi_id = 0;
+
 static
 void xmit_spi (BYTE dat)
 {
     DWORD rcvdat;
 
-    SSIDataPut(SDC_SSI_BASE, dat); /* Write the data to the tx fifo */
-
-    SSIDataGet(SDC_SSI_BASE, &amp;rcvdat); /* flush data read during the write */
+    rcvdat = platform_spi_send_recv(spi_id, dat );
 }
 
 
@@ -133,10 +117,8 @@
 {
     DWORD rcvdat;
 
-    SSIDataPut(SDC_SSI_BASE, 0xFF); /* write dummy data */
+    rcvdat  = platform_spi_send_recv(spi_id, 0xFF );
 
-    SSIDataGet(SDC_SSI_BASE, &amp;rcvdat); /* read data frm rx fifo */
-
     return (BYTE)rcvdat;
 }
 
@@ -174,29 +156,23 @@
 void send_initial_clock_train(void)
 {
     unsigned int i;
-    DWORD dat;
-
     /* Ensure CS is held high. */
     DESELECT();
 
     /* Switch the SSI TX line to a GPIO and drive it high too. */
-    GPIOPinTypeGPIOOutput(SDC_GPIO_PORT_BASE, SDC_SSI_TX);
-    GPIOPinWrite(SDC_GPIO_PORT_BASE, SDC_SSI_TX, SDC_SSI_TX);
-
+    platform_pio_op( SDC_CS_PORT, ( ( u32 ) 1 &lt;&lt; SDC_CS_PIN ), PLATFORM_IO_PIN_DIR_OUTPUT );
+    platform_pio_op( SDC_CS_PORT, ( ( u32 ) 1 &lt;&lt; SDC_CS_PIN ), PLATFORM_IO_PIN_SET );
+    
     /* Send 10 bytes over the SSI. This causes the clock to wiggle the */
     /* required number of times. */
     for(i = 0 ; i &lt; 10 ; i++)
     {
-        /* Write DUMMY data. SSIDataPut() waits until there is room in the */
-        /* FIFO. */
-        SSIDataPut(SDC_SSI_BASE, 0xFF);
-
-        /* Flush data read during data write. */
-        SSIDataGet(SDC_SSI_BASE, &amp;dat);
+        /* Write DUMMY data. */
+        rcvr_spi();
     }
 
     /* Revert to hardware control of the SSI TX line. */
-    GPIOPinTypeSSI(SDC_GPIO_PORT_BASE, SDC_SSI_TX);
+    platform_spi_setup( SDC_SPI_NUM, PLATFORM_SPI_MASTER, 400000, 0, 0, 8 );
 }
 
 /*-----------------------------------------------------------------------*/
@@ -213,27 +189,8 @@
      * SSI port and pins needed to talk to the card.
      */
 
-    /* Enable the peripherals used to drive the SDC on SSI, and the CS */
-    SysCtlPeripheralEnable(SDC_SSI_SYSCTL_PERIPH);
-    SysCtlPeripheralEnable(SDC_GPIO_SYSCTL_PERIPH);
-    SysCtlPeripheralEnable(SDC_CS_GPIO_SYSCTL_PERIPH);
+    platform_spi_setup( SDC_SPI_NUM, PLATFORM_SPI_MASTER, 400000, 0, 0, 8 );
 
-    /* Configure the appropriate pins to be SSI instead of GPIO */
-    GPIOPinTypeSSI(SDC_GPIO_PORT_BASE, SDC_SSI_PINS);
-    GPIOPinTypeGPIOOutput(SDC_CS_GPIO_PORT_BASE, SDC_CS);
-    GPIOPadConfigSet(SDC_GPIO_PORT_BASE, SDC_SSI_PINS, GPIO_STRENGTH_4MA,
-                     GPIO_PIN_TYPE_STD_WPU);
-    GPIOPadConfigSet(SDC_CS_GPIO_PORT_BASE, SDC_CS, GPIO_STRENGTH_4MA,
-                     GPIO_PIN_TYPE_STD_WPU);
-
-    /* Deassert the SSI0 chip select */
-    GPIOPinWrite(SDC_CS_GPIO_PORT_BASE, SDC_CS, SDC_CS);
-
-    /* Configure the SSI0 port */
-    SSIConfigSetExpClk(SDC_SSI_BASE, SysCtlClockGet(), SSI_FRF_MOTO_MODE_0,
-                       SSI_MODE_MASTER, 400000, 8);
-    SSIEnable(SDC_SSI_BASE);
-
     /* Set DI and CS high and apply more than 74 pulses to SCLK for the card */
     /* to be able to accept a native command. */
     send_initial_clock_train();
@@ -248,21 +205,14 @@
     unsigned long i;
 
     /* Disable the SSI */
-    SSIDisable(SDC_SSI_BASE);
 
     /* Set the maximum speed as half the system clock, with a max of 12.5 MHz. */
-    i = SysCtlClockGet() / 2;
+    i = platform_cpu_get_frequency() / 2;
     if(i &gt; 12500000)
-    {
         i = 12500000;
-    }
 
-    /* Configure the SSI0 port */
-    SSIConfigSetExpClk(SDC_SSI_BASE, SysCtlClockGet(), SSI_FRF_MOTO_MODE_0,
-                       SSI_MODE_MASTER, i, 8);
-
-    /* Enable the SSI */
-    SSIEnable(SDC_SSI_BASE);
+    /* Configure the SPI port */
+    platform_spi_setup( SDC_SPI_NUM, PLATFORM_SPI_MASTER, i, 0, 0, 8 );
 }
 
 static


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000452.html">[Elua-svn] r496 - in branches/lpc24xx: . src/platform	src/platform/lpc24xx
</A></li>
	<LI>Next message: <A HREF="000454.html">[Elua-svn] r498 - branches/eagle_mmc/src/platform/lm3s
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#453">[ date ]</a>
              <a href="thread.html#453">[ thread ]</a>
              <a href="subject.html#453">[ subject ]</a>
              <a href="author.html#453">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/elua-svn">More information about the eLua-svn
mailing list</a><br>
</body></html>
