// Seed: 1520119427
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    input wand id_7
);
  wire id_9;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    output uwire id_5,
    input wand id_6,
    output tri1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wor id_10,
    output tri id_11,
    output tri0 id_12,
    input tri id_13,
    input supply1 id_14,
    output uwire id_15,
    output tri0 id_16
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_0,
      id_4,
      id_4,
      id_13,
      id_4
  );
  assign modCall_1.type_4 = 0;
endmodule
