/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/Resistor_load/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile0.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/clock_distribution/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile2.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/current_source_units/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile3.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/currentSourceUnits/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile4.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/currentSterring/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile5.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/driver_cell/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile6.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/level_shifter/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile7.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/local_bias/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile8.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/rsync_latch/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile9.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/v2i/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile10.log
/home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/top_level_schematic/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile11.log
