
*** Running vivado
    with args -log clk_divider.vds -m64 -mode batch -messageDb vivado.pb -source clk_divider.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source clk_divider.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Clay/Desktop/shiftchall/shiftchall.cache/wt [current_project]
# set_property parent.project_path C:/Users/Clay/Desktop/shiftchall/shiftchall.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/main.v
#   C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/mux.v
#   C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/shifter.v
#   C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/divider.v
# }
# read_xdc C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
# catch { write_hwdef -file clk_divider.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top clk_divider -part xc7a100tcsg324-1
Command: synth_design -top clk_divider -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 231.352 ; gain = 73.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/divider.v:21]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/shifter.v:21]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/mux.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/mux.v:30]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/mux.v:21]
INFO: [Synth 8-256] done synthesizing module 'shifter' (3#1) [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/shifter.v:21]
WARNING: [Synth 8-689] width (3) of port connection 'sw' does not match port width (2) of module 'shifter' [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/divider.v:49]
WARNING: [Synth 8-350] instance 'shifter_inst' of module 'shifter' requires 5 connections, but only 4 given [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/divider.v:46]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/sources_1/new/divider.v:21]
WARNING: [Synth 8-3331] design clk_divider has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 264.520 ; gain = 106.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 264.520 ; gain = 106.848
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Clay/Desktop/shiftchall/shiftchall.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 561.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design clk_divider has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    27|
|3     |LUT6 |     1|
|4     |FDCE |    34|
|5     |FDPE |     1|
|6     |IBUF |     4|
|7     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+--------+------+
|      |Instance                         |Module  |Cells |
+------+---------------------------------+--------+------+
|1     |top                              |        |    76|
|2     |  shifter_inst                   |shifter |    63|
|3     |    \dff_gen_label[10].dff_inst  |dff     |     1|
|4     |    \dff_gen_label[11].dff_inst  |dff_0   |     1|
|5     |    \dff_gen_label[12].dff_inst  |dff_1   |     1|
|6     |    \dff_gen_label[13].dff_inst  |dff_2   |     1|
|7     |    \dff_gen_label[14].dff_inst  |dff_3   |     1|
|8     |    \dff_gen_label[15].dff_inst  |dff_4   |     1|
|9     |    \dff_gen_label[16].dff_inst  |dff_5   |     1|
|10    |    \dff_gen_label[17].dff_inst  |dff_6   |     1|
|11    |    \dff_gen_label[18].dff_inst  |dff_7   |     1|
|12    |    \dff_gen_label[19].dff_inst  |dff_8   |     1|
|13    |    \dff_gen_label[1].dff_inst   |dff_9   |     1|
|14    |    \dff_gen_label[20].dff_inst  |dff_10  |     1|
|15    |    \dff_gen_label[21].dff_inst  |dff_11  |     1|
|16    |    \dff_gen_label[22].dff_inst  |dff_12  |     1|
|17    |    \dff_gen_label[23].dff_inst  |dff_13  |     2|
|18    |    \dff_gen_label[24].dff_inst  |dff_14  |     1|
|19    |    \dff_gen_label[25].dff_inst  |dff_15  |     1|
|20    |    \dff_gen_label[26].dff_inst  |dff_16  |     1|
|21    |    \dff_gen_label[2].dff_inst   |dff_17  |     1|
|22    |    \dff_gen_label[3].dff_inst   |dff_18  |     1|
|23    |    \dff_gen_label[4].dff_inst   |dff_19  |     1|
|24    |    \dff_gen_label[5].dff_inst   |dff_20  |     1|
|25    |    \dff_gen_label[6].dff_inst   |dff_21  |     1|
|26    |    \dff_gen_label[7].dff_inst   |dff_22  |     1|
|27    |    \dff_gen_label[8].dff_inst   |dff_23  |     1|
|28    |    \dff_gen_label[9].dff_inst   |dff_24  |     1|
|29    |    dff_inst0                    |dff_25  |     1|
+------+---------------------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 404.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 561.895 ; gain = 87.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 561.895 ; gain = 404.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 561.895 ; gain = 384.520
# write_checkpoint -noxdef clk_divider.dcp
# catch { report_utilization -file clk_divider_utilization_synth.rpt -pb clk_divider_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 561.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 18:57:58 2015...
