

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_268_1_proc16'
================================================================
* Date:           Thu May 29 09:37:08 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                            |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_fu_50  |DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1094|    325|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1131|    392|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-----+-----+
    |                                  Instance                                  |                              Module                              | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_fu_50  |DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1  |        0|   0|  1094|  325|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                       |                                                                  |        0|   0|  1094|  325|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |inter8_read                |   9|          2|    1|          2|
    |totalIters_10_loc_blk_n    |   9|          2|    1|          2|
    |totalIters_10_loc_c_blk_n  |   9|          2|    1|          2|
    |wa_in_2_write              |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  65|         14|    6|         14|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |   3|   0|    3|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |grp_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_fu_50_ap_start_reg  |   1|   0|    1|          0|
    |totalIters_10_loc_read_reg_59                                                            |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    |  37|   0|   37|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc16|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc16|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc16|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc16|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc16|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc16|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc16|  return value|
|totalIters_10_loc_dout              |   in|   32|     ap_fifo|                       totalIters_10_loc|       pointer|
|totalIters_10_loc_num_data_valid    |   in|    4|     ap_fifo|                       totalIters_10_loc|       pointer|
|totalIters_10_loc_fifo_cap          |   in|    4|     ap_fifo|                       totalIters_10_loc|       pointer|
|totalIters_10_loc_empty_n           |   in|    1|     ap_fifo|                       totalIters_10_loc|       pointer|
|totalIters_10_loc_read              |  out|    1|     ap_fifo|                       totalIters_10_loc|       pointer|
|wa_in_2_din                         |  out|    4|     ap_fifo|                                 wa_in_2|       pointer|
|wa_in_2_num_data_valid              |   in|    3|     ap_fifo|                                 wa_in_2|       pointer|
|wa_in_2_fifo_cap                    |   in|    3|     ap_fifo|                                 wa_in_2|       pointer|
|wa_in_2_full_n                      |   in|    1|     ap_fifo|                                 wa_in_2|       pointer|
|wa_in_2_write                       |  out|    1|     ap_fifo|                                 wa_in_2|       pointer|
|inter8_dout                         |   in|  256|     ap_fifo|                                  inter8|       pointer|
|inter8_num_data_valid               |   in|    2|     ap_fifo|                                  inter8|       pointer|
|inter8_fifo_cap                     |   in|    2|     ap_fifo|                                  inter8|       pointer|
|inter8_empty_n                      |   in|    1|     ap_fifo|                                  inter8|       pointer|
|inter8_read                         |  out|    1|     ap_fifo|                                  inter8|       pointer|
|totalIters_10_loc_c_din             |  out|   32|     ap_fifo|                     totalIters_10_loc_c|       pointer|
|totalIters_10_loc_c_num_data_valid  |   in|    3|     ap_fifo|                     totalIters_10_loc_c|       pointer|
|totalIters_10_loc_c_fifo_cap        |   in|    3|     ap_fifo|                     totalIters_10_loc_c|       pointer|
|totalIters_10_loc_c_full_n          |   in|    1|     ap_fifo|                     totalIters_10_loc_c|       pointer|
|totalIters_10_loc_c_write           |  out|    1|     ap_fifo|                     totalIters_10_loc_c|       pointer|
+------------------------------------+-----+-----+------------+----------------------------------------+--------------+

