
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_waddr[0]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_waddr[1]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_waddr[2]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_waddr[3]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_waddr[4]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[0]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[1]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[2]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[3]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[4]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[5]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[6]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[7]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[8]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[9]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[10]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[11]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[12]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[13]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[14]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[15]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[16]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[17]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[18]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[19]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[20]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[21]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[22]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[23]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[24]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[25]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[26]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[27]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[28]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[29]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[30]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wdata[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[0]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[1]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[2]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[3]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[4]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[5]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[6]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[7]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[8]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[9]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[10]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[11]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[12]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[13]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[14]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[15]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[16]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[17]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[18]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[19]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[20]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[21]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[22]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[23]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[24]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[25]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[26]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[27]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[28]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[29]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[30]} {ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_pc[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list ddr_design_i/cpu/core_module/inst/u_cpu_core/debug_rst]]
connect_debug_port u_ila_0/probe4 [get_nets [list ddr_design_i/cpu/core_module/inst/u_cpu_core/reg_file_wen]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list ddr_design_i/clocking_unit/clk_wiz_0/inst/cpu_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_design_i/uart_module/inst/rx_fifo_dout[0]} {ddr_design_i/uart_module/inst/rx_fifo_dout[1]} {ddr_design_i/uart_module/inst/rx_fifo_dout[2]} {ddr_design_i/uart_module/inst/rx_fifo_dout[3]} {ddr_design_i/uart_module/inst/rx_fifo_dout[4]} {ddr_design_i/uart_module/inst/rx_fifo_dout[5]} {ddr_design_i/uart_module/inst/rx_fifo_dout[6]} {ddr_design_i/uart_module/inst/rx_fifo_dout[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_design_i/uart_module/inst/rx_fifo_din[0]} {ddr_design_i/uart_module/inst/rx_fifo_din[1]} {ddr_design_i/uart_module/inst/rx_fifo_din[2]} {ddr_design_i/uart_module/inst/rx_fifo_din[3]} {ddr_design_i/uart_module/inst/rx_fifo_din[4]} {ddr_design_i/uart_module/inst/rx_fifo_din[5]} {ddr_design_i/uart_module/inst/rx_fifo_din[6]} {ddr_design_i/uart_module/inst/rx_fifo_din[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list ddr_design_i/uart_module/inst/parity_error]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list ddr_design_i/uart_module/inst/rx_fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list ddr_design_i/uart_module/inst/rx_fifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list ddr_design_i/uart_module/inst/rx_fifo_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list ddr_design_i/uart_module/inst/rx_fifo_wr_en]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_cpu_clk]
