# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-7.10"
module \dff_styles
  attribute \src "dut.sv:5.1-6.9"
  wire $0\q[0:0]
  attribute \src "dut.sv:3.7-3.10"
  wire input 1 \clk
  attribute \src "dut.sv:3.12-3.13"
  wire input 2 \d
  attribute \src "dut.sv:4.12-4.13"
  wire output 3 \q
  attribute \src "dut.sv:5.1-6.9"
  process $proc$dut.sv:5$1
    assign { } { }
    assign $0\q[0:0] \d
    sync posedge \clk
      update \q $0\q[0:0]
  end
end
