module partsel_00317(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [5:27] x4;
  wire [0:25] x5;
  wire [25:1] x6;
  wire [27:7] x7;
  wire [30:6] x8;
  wire [2:27] x9;
  wire [6:30] x10;
  wire [0:26] x11;
  wire [26:3] x12;
  wire signed [4:24] x13;
  wire signed [29:0] x14;
  wire [5:28] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [31:5] p0 = 288169536;
  localparam signed [1:24] p1 = 748608213;
  localparam signed [30:0] p2 = 34004366;
  localparam [6:28] p3 = 435806171;
  assign x4 = p0[10 +: 2];
  assign x5 = (x1[12] & (!ctrl[1] || !ctrl[3] && !ctrl[2] ? x3 : (p1[5 + s1 +: 6] ^ {x3[20 -: 3], (p1 - (p2[30 + s1 -: 7] - p2[10 +: 3]))})));
  assign x6 = x2[14 +: 2];
  assign x7 = (ctrl[1] || !ctrl[0] && !ctrl[3] ? {p3[17], x0[19 + s0 +: 4]} : ({(x5 - (p1[14 +: 2] & (x3 & x4[0 + s2 -: 4]))), ((x2[5 + s0] & x0) + (p1[12 + s0] & x4[18]))} ^ x3[17 + s0 +: 2]));
  assign x8 = x1[18 +: 1];
  assign x9 = ((ctrl[2] && !ctrl[2] || !ctrl[1] ? (!ctrl[1] && !ctrl[2] && ctrl[3] ? x7[23 -: 4] : x2[19 + s3]) : x1) + ({p0, ((!ctrl[2] && ctrl[0] || !ctrl[3] ? x6 : p3) ^ {p1[26 + s2 +: 7], x6[13 + s1 +: 6]})} & x3[11 + s2 +: 5]));
  assign x10 = {p0[23], p1};
  assign x11 = (p2 | x0[20 + s0 -: 7]);
  assign x12 = x2;
  assign x13 = x9[13 +: 1];
  assign x14 = x5[16 + s1 -: 2];
  assign x15 = x9[4 + s0];
  assign y0 = p3[19 + s3 +: 4];
  assign y1 = (x11[13 +: 2] - p1);
  assign y2 = ((p3[21 -: 4] | (x12[18 -: 4] ^ (!ctrl[0] || ctrl[2] && ctrl[2] ? x2 : {(p2[18] | (x8[19 +: 3] & x13[4 + s0])), x14[13]}))) | x8[18 -: 4]);
  assign y3 = {2{p3[22 -: 1]}};
endmodule
