#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Nov 21 09:01:39 2025
# Process ID         : 41652
# Current directory  : C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22644 C:\Users\fulbr\Documents\School Documents\ENEL453_2025\ENEL-453\lab7\lab7\lab7.xpr
# Log file           : C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/vivado.log
# Journal file       : C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7\vivado.jou
# Running On         : Chloes_Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 8840U w/ Radeon 780M Graphics      
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16398 MB
# Swap memory        : 36507 MB
# Total Virtual      : 52905 MB
# Available Virtual  : 21811 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.xpr}
update_compile_order -fileset sources_1
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_project
open_project {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.xpr}
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_hw_manager
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
