// Seed: 2045947554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_19 = 1;
  assign id_19 = 1'd0;
  assign id_8  = 1;
  wire id_20;
  wire id_21;
  assign id_14 = 1;
  wire id_22;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2;
  wire id_3, id_4;
  module_0(
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3
  );
endmodule
