<!DOCTYPE Robei>
<Module File="Current/uart_led_test.test" Height="600" Width="900" Color="#d3d3d3" Parent="0" Name="uart_led_test" X="0" Type="testbench" Class="module" Time_Scale="" Y="0" Comment="" Code="//&#xa;// Gebnerate clock&#xa;//&#xa;initial begin&#xa;  clk = 0;&#xa;end&#xa;always #10 clk = ~clk;&#xa;&#xa;//&#xa;// Generate other input signals&#xa;//&#xa;initial begin &#xa;  rx = 1;&#xa;  repeat(10)@( posedge clk ) #1; &#xa;  //&#xa;  // receive data, data is 1_1001_1011_0( 155 )&#xa;  //&#xa;  repeat(32)@( posedge clk ) #1;&#xa;  rx = 0;  // Start signal&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Least significant signal&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Most significant signal&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Parity check&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Stop bit   &#xa;  repeat(64)@( posedge clk ) #1;&#xa;  $finish;&#xa;end&#xa;&#xa;&#xa;" Include="">
 <Module File="Current/uart_led.model" Height="239" Width="302" Color="#d3d3d3" Parent="uart_led_test" Name="uart_led1" X="234.649" Type="model" Class="uart_led" Y="137.905" Comment="" Parameters="" Code="&#xa;" Include="">
  <Port Height="20" Function="" Width="20" Color="#0000ff" Parent="uart_led1" Name="clk" X="-0.0662252" Side="left" Y="0.154812" Connect="" Inout="input" Datatype="wire" Datasize="1"/>
  <Port Height="20" Function="" Width="20" Color="#00ffff" Parent="uart_led1" Name="rst_n" X="-0.0662252" Side="left" Y="0.34728" Connect="" Inout="input" Datatype="wire" Datasize="1"/>
  <Port Height="20" Function="" Width="20" Color="#7fffd4" Parent="uart_led1" Name="rx" X="-0.0662252" Side="left" Y="0.543933" Connect="" Inout="input" Datatype="wire" Datasize="1"/>
  <Port Height="20" Function="" Width="20" Color="#a52a2a" Parent="uart_led1" Name="u_led_valid" X="0.933775" Side="right" Y="0.121339" Connect="" Inout="output" Datatype="wire" Datasize="1"/>
  <Port Height="20" Function="" Width="20" Color="#8a2be2" Parent="uart_led1" Name="u_led0" X="0.933775" Side="right" Y="0.284519" Connect="" Inout="output" Datatype="wire" Datasize="4"/>
  <Port Height="20" Function="" Width="20" Color="#ff7f50" Parent="uart_led1" Name="u_led1" X="0.933775" Side="right" Y="0.447699" Connect="" Inout="output" Datatype="wire" Datasize="4"/>
  <Port Height="20" Function="" Width="20" Color="#b8860b" Parent="uart_led1" Name="u_led2" X="0.933775" Side="right" Y="0.610879" Connect="" Inout="output" Datatype="wire" Datasize="4"/>
 </Module>
 <Port Height="20" Function="" Width="20" Color="#0000ff" Parent="uart_led_test" Name="clk" X="-0.0222222" Side="left" Y="0.181667" Inout="input" Datatype="reg" Datasize="1"/>
 <Port Height="20" Function="" Width="20" Color="#00ffff" Parent="uart_led_test" Name="rst_n" X="-0.0222222" Side="left" Y="0.381667" Inout="input" Datatype="reg" Datasize="1"/>
 <Port Height="20" Function="" Width="20" Color="#7fffd4" Parent="uart_led_test" Name="rx" X="-0.0222222" Side="left" Y="0.581667" Inout="input" Datatype="reg" Datasize="1"/>
 <Port Height="20" Function="" Width="20" Color="#a52a2a" Parent="uart_led_test" Name="t_led_valid" X="0.977778" Side="right" Y="0.15" Inout="output" Datatype="wire" Datasize="1"/>
 <Port Height="20" Function="" Width="20" Color="#8a2be2" Parent="uart_led_test" Name="t_led0" X="0.977778" Side="right" Y="0.316667" Inout="output" Datatype="wire" Datasize="4"/>
 <Port Height="20" Function="" Width="20" Color="#ff7f50" Parent="uart_led_test" Name="t_led1" X="0.977778" Side="right" Y="0.481667" Inout="output" Datatype="wire" Datasize="4"/>
 <Port Height="20" Function="" Width="20" Color="#b8860b" Parent="uart_led_test" Name="t_led2" X="0.977778" Side="right" Y="0.65" Inout="output" Datatype="wire" Datasize="4"/>
 <Wire From="uart_led_test>clk" Parent="uart_led_test" Name="uart_led_test_clk" To="uart_led_test#uart_led1>clk" Datatype="wire" Datasize="1"/>
 <Wire From="uart_led_test>rst_n" Parent="uart_led_test" Name="uart_led_test_rst_n" To="uart_led_test#uart_led1>rst_n" Datatype="wire" Datasize="1"/>
 <Wire From="uart_led_test>rx" Parent="uart_led_test" Name="uart_led_test_rx" To="uart_led_test#uart_led1>rx" Datatype="wire" Datasize="1"/>
 <Wire From="uart_led_test#uart_led1>u_led_valid" Parent="uart_led_test" Name="uart_led1_u_led_valid" To="uart_led_test>t_led_valid" Datatype="wire" Datasize="1"/>
 <Wire From="uart_led_test#uart_led1>u_led0" Parent="uart_led_test" Name="uart_led1_u_led0" To="uart_led_test>t_led0" Datatype="wire" Datasize="4"/>
 <Wire From="uart_led_test#uart_led1>u_led1" Parent="uart_led_test" Name="uart_led1_u_led1" To="uart_led_test>t_led1" Datatype="wire" Datasize="4"/>
 <Wire From="uart_led_test#uart_led1>u_led2" Parent="uart_led_test" Name="uart_led1_u_led2" To="uart_led_test>t_led2" Datatype="wire" Datasize="4"/>
</Module>
