#define DR_REG_UART_BASE 0x60000000
#define DR_REG_HSPI_BASE 0x60002000 //no
#define DR_REG_SPI_BASE 0x60003000 //no
#define DR_REG_GPIO_BASE 0x60004000 //no
#define DR_REG_FE2_BASE 0x60005000
#define DR_REG_FE_BASE 0x60006000
#define DR_REG_TIMER_BASE 0x60007000 //no
#define DR_REG_RTCCNTL_BASE 0x60008000
#define DR_REG_RTCIO_BASE 0x60008400
#define DR_REG_IO_MUX_BASE 0x60009000 //no
#define DR_REG_WDG_BASE 0x6000A000 //no
#define DR_REG_HINF_BASE 0x6000B000 //no
#define DR_REG_UHCI1_BASE 0x6000C000
//#define DR_REG_MISC_BASE 0x6000D000 //no use
#define DR_REG_I2C_BASE 0x6000E000 //no
#define DR_REG_I2S_BASE 0x6000F000 
#define DR_REG_UART1_BASE 0x60010000
#define DR_REG_BT_BASE 0x60011000
//#define DR_REG_BT_BUFFER_BASE 0x60012000 //no use
#define DR_REG_I2C_EXT_BASE 0x60013000 //no
#define DR_REG_UHCI0_BASE 0x60014000
#define DR_REG_SLCHOST_BASE 0x60015000
#define DR_REG_RMT_BASE 0x60016000
#define DR_REG_PCNT_BASE 0x60017000
#define DR_REG_SLC_BASE 0x60018000
#define DR_REG_LEDC_BASE 0x60019000
#define DR_REG_EFUSE_BASE 0x6001A000
#define DR_REG_SPI_ENCRYPT_BASE 0x6001B000
#define DR_REG_PWM_BASE 0x6001C000 //no
#define DR_REG_TIMERGROUP_BASE 0x6001D000 //no
#define DR_REG_TIMERGROUP1_BASE 0x6001E000 //no
#define DR_REG_BB_BASE 0x6001F000


#define UART_DATE (DR_REG_UART_BASE + 0x78)
#define UART_UART_DATE 0xFFFFFFFF
#define UART_UART_DATE_S 0
#define UART_UART_DATE_VERSION 0x14122600

#define UART1_DATE (DR_REG_UART1_BASE + 0x78)
#define UART_UART1_DATE 0xFFFFFFFF
#define UART_UART1_DATE_S 0
#define UART_UART1_DATE_VERSION 0x14122600
/*
#define I2S_DATE (DR_REG_UART1_BASE + 0xa0)
#define I2S_I2S_DATE 0xFFFFFFFF
#define I2S_I2S_DATE_S 0
#define I2S_I2S_DATE_VERSION 0x14122600

#define SPI_ENCRYPT_DATE (DR_REG_SPI_ENCRYPT_BASE + 0xfc)
#define SPI_ENCRYPT_SPI_DATE 0xFFFFFFFF
#define SPI_ENCRYPT_SPI_DATE_S 0
#define SPI_ENCRYPT_SPI_DATE_VERSION 0x1503041

#define UHCI1_DATE (DR_REG_UHCI1_BASE + 0xFC)
#define UHCI_UHCI1_DATE 0xFFFFFFFF
#define UHCI_UHCI1_DATE_S 0
#define UHCI_UHCI1_DATE_VERSION 0x15012300

#define I2S_DATE (DR_REG_I2S_BASE + 0x00a0)
#define I2S_I2SDATE 0xFFFFFFFF
#define I2S_I2SDATE_S 0

#define UHCI0_DATE (DR_REG_UHCI0_BASE + 0xFC)
#define UHCI_UHCI0_DATE 0xFFFFFFFF
#define UHCI_UHCI0_DATE_S 0
#define UHCI_UHCI0_DATE_VERSION 0x15012300

#define SLCHOSTDATE (DR_REG_SLCHOST_BASE + 0x178)
#define SLCHOST_SLCHOST_DATE 0xFFFFFFFF
#define SLCHOST_SLCHOST_DATE_S 0
#define SLCHOST_SLCHOST_DATE_VERSION 0x15012300

#define RMT_DATE (DR_REG_RMT_BASE + 0x00fc)
#define RMT_RMT_DATE 0xFFFFFFFF
#define RMT_RMT_DATE_S 0
#define RMT_RMT_DATE_VERSION 0x15012300

#define PCNT_DATE (DR_REG_PCNT_BASE + 0x00fc)
#define PCNT_PCNT_DATE 0xFFFFFFFF
#define PCNT_PCNT_DATE_S 0
#define PCNT_PCNT_DATE_VERSION 0x14122600

#define SLCDATE (DR_REG_SLC_BASE + 0x1F8)
#define SLC_SLC_DATE 0xFFFFFFFF
#define SLC_SLC_DATE_S 0
#define SLC_SLC_DATE_VERSION 0x15013100

#define LEDC_DATE (DR_REG_LEDC_BASE + 0x01FC)
#define LEDC_LEDC_DATE 0xFFFFFFFF
#define LEDC_LEDC_DATE_S 0
#define LEDC_LEDC_DATE_VERSION 0x15020200

#define EFUSE_DATE (DR_REG_EFUSE_BASE + 0xFC)
#define EFUSE_EFUSE_DATE 0xFFFFFFFF
#define EFUSE_EFUSE_DATE_S 0
#define EFUSE_EFUSE_DATE_VERSION 0x15022800

#define BB_NOUSE (DR_REG_BB_BASE + 0x03FC)
#define BB_BB_DATE 0x0FFFFFFF
#define BB_BB_DATE_S 0
#define BB_BB_DATE_VERSION 0x1503071

#define FE2_NOUSE_2 (DR_REG_FE2_BASE + 0x00fc)
#define FE2_FE2_DATE 0x0FFFFFFF
#define FE2_FE2_DATE_S 0
#define FE2_FE2_DATE_VERSION 0x1503021

#define FE_NOUSE_2 (DR_REG_FE_BASE + 0x00fc)
#define FE_FE_DATE 0x0FFFFFFF
#define FE_FE_DATE_S 0
#define FE_FE_DATE_VERSION 0x1503101

#define BT_BB_DATE (DR_REG_BT_BASE + 0x00ac)
#define BT_BITS_BT_BB_DATE 0x0FFFFFFF
#define BT_BITS_BT_BB_DATE_S 0
#define BT_BITS_BT_BB_DATE_VERSION 0x1501231

#define WDG_DATE (DR_REG_WDG_BASE + 0x001C)
#define WDG_WDG_DATE 0x0FFFFFFF
#define WDG_WDG_DATE_S 0
#define WDG_WDG_DATE_VERSION 0x15030200

*/
#define TIMERGROUP_LACTLOADHI (DR_REG_TIMERGROUP_BASE +0x0088)

#define TIMERGROUP1_LACTLOADHI (DR_REG_TIMERGROUP1_BASE +0x0088)
