set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "../demistify_defs.v"]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "chameleon64v2_top.vhd"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "clock32.qip"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "clock.qip"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "pll_mfp1.qip"]
