blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
DATA_BRAM.v,verilog,xil_defaultlib,../../../../RV052B.srcs/sources_1/ip/DATA_BRAM/sim/DATA_BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
