// Seed: 2753467607
module module_0 (
    input tri id_0
);
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output logic id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    output wor id_9,
    input tri id_10,
    output logic id_11,
    output wire id_12,
    input wor id_13,
    input wor id_14,
    output supply1 id_15,
    input wor id_16,
    input supply1 id_17,
    input tri id_18,
    output tri id_19,
    output supply1 id_20,
    input supply0 id_21,
    output logic id_22
);
  wire id_24;
  always @(id_18 or negedge id_8) begin
    id_22 <= 1;
    id_2 = new;
    id_11 <= 1;
  end
  assign id_20 = 1;
  id_25 :
  assert property (@(negedge id_16) 1)
  else $display(1);
  module_0(
      id_18
  );
endmodule
