+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                             design_1_i/DelayInput/U0/o_sample_valid_reg/D|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                 design_1_i/DelayInput/U0/PDM_ctr_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                                                      design_1_i/DelayInput/U0/o_mic_reg/D|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |                                        design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D|
| clk_out1_design_1_clk_wiz_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
