Analysis & Synthesis Status : Successful - Sat Apr 13 18:14:20 2024
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : basics_of_verilog
Top-level Entity Name : arithmetic
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 36
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 1
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
