// Seed: 2943609099
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    id_1,
    id_2[id_3 :-1'b0],
    _id_3,
    id_4
);
  output wire id_4;
  output wire _id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  always_latch if ("") id_2[1] <= id_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  logic id_1;
  bit   id_2;
  bit   id_3;
  assign id_3 = id_2;
  assign id_1 = -1 - -1;
  module_0 modCall_1 ();
  always id_2 = id_3;
  always id_3 <= -1;
  assign id_1 = -1;
endmodule
