Björn Andersson , Konstantinos Bletsas , Sanjoy Baruah, Scheduling Arbitrary-Deadline Sporadic Task Systems on Multiprocessors, Proceedings of the 2008 Real-Time Systems Symposium, p.385-394, November 30-December 03, 2008[doi>10.1109/RTSS.2008.44]
Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000[doi>10.1109/92.845896]
Burger, D., Austin, T. M., and Bennett, S.1996. Evaluating future microprocessors: The simplescalar tool set. Tech. rep., University of Wisconsin-Madison, Madison, WI.
Buttazzo, G.1995.Hard Real-Time Computing Systems. Kluwer, Berlin, Heidelberg.
EEMBC. 2000. EEMBC, The Embedded Microprocessor Benchmark Consortium. http://www.eembc.org.
Ann Gordon-Ross , Frank Vahid , Nikil Dutt, Automatic Tuning of Two-Level Caches to Embedded Applications, Proceedings of the conference on Design, automation and test in Europe, p.10208, February 16-20, 2004
Ann Gordon-Ross , Frank Vahid , Nikil Dutt, Fast configurable-cache tuning with a unified second-level cache, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077681]
Ann Gordon-Ross , Pablo Viana , Frank Vahid , Walid Najjar , Edna Barros, A one-shot configurable-cache tuner for improved energy and performance, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
I. Hong , D. Kirovski , Gang Qu , M. Potkonjak , M. B. Srivastava, Power optimization of variable-voltage core-based systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.12, p.1702-1714, November 2006[doi>10.1109/43.811318]
Sungpack Hong , Sungjoo Yoo , Hoonsang Jin , Kyu-Myung Choi , Jeong-Taek Kong , Soo-Kwan Eo, Runtime distribution-aware dynamic voltage scaling, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233622]
HP. 2008. CACTI, HP Laboratories Palo Alto, CACTI 5.3. http://www.hpl.hp.com/.
Jingcao Hu , Radu Marculescu, Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, Proceedings of the conference on Design, automation and test in Europe, p.10234, February 16-20, 2004
Ravindra Jejurikar , Rajesh Gupta, Dynamic slack reclamation with procrastination scheduling in real-time embedded systems, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065612]
R. Jejurikar , R. Gupta, Energy-aware task scheduling with task synchronization for embedded real-time systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1024-1037, June 2006[doi>10.1109/TCAD.2005.855964]
Ravindra Jejurikar , Cristiano Pereira , Rajesh Gupta, Leakage aware dynamic voltage scaling for real-time embedded systems, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996650]
Hue-Sung Kim , Arun K. Somani , Akhilesh Tyagi, A reconfigurable multi-function computing cache architecture, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.85-94, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329185]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lap-Fai Leung , Chi-Ying Tsui , Xiaobo Sharon Hu, Exploiting Dynamic Workload Variation in Low Energy Preemptive Task Scheduling, Proceedings of the conference on Design, Automation and Test in Europe, p.634-639, March 07-11, 2005[doi>10.1109/DATE.2005.146]
Liu, J.2000.Real-Time Systems. Prentice Hall, Upper Saddle River, NJ.
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Modarressi, M., Hessabi, S., and Goudarzi, M.2006. A reconfigurable cache architecture for object-oriented embedded systems. InProceedings of the Canadian Conference on Electrical and Computer Engineering. 959--962.
Andre C. Nacul , Tony Givargis, Dynamic Voltage and Cache Reconfiguration for Low Power, Proceedings of the conference on Design, automation and test in Europe, p.21376, February 16-20, 2004
Oh, S., Kim, J., Kim, S., and Kyung, C.2008. Task partitioning algorithm for intra-task dynamic voltage scaling. InProceedings of the International Symposium on Circuits and Systems. 1228--1231.
Puant, I.2002. Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems. InProceedings of the International Workshop on Worst-Case Execution Time Analysis.
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
Isabelle Puaut , Christophe Pais, Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Quan, G. and Hu, X. S.2007. Energy efficient dvs schedule for fixed-priority real-time systems.ACM Trans. Des. Autom. Electron. Syst. 6, 1--30.
Rong, P. and Pedram, M.2008. Energy-aware task scheduling and dynamic voltage scaling in a real-time system.J. Low Power Electron. 4, 1--10.
Segars, S.2001. Low power design techniques for microprocessors. InProceedings of the International Solid State Circuit Conference.
Jaewon Seo , Taewhan Kim , Ki-Seok Chung, Profile-based optimal intra-task voltage scheduling for hard real-time applications, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996597]
Alex Settle , Dan Connors , Enric Gibert , Antonio González, A dynamically reconfigurable cache for multithreaded processors, Journal of Embedded Computing, v.2 n.2, p.221-233, April 2006
Sherwood, T., Perelman, E., Hamerly, G., Sair, S., and Calder, B.2003. Discovering and exploiting program phases. InProceedings of the International Symposium on Microarchitecture. 84--93.
Dongkun Shin , Jihong Kim , Seongsoo Lee, Low-energy intra-task voltage scheduling using static timing analysis, Proceedings of the 38th annual Design Automation Conference, p.438-443, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378551]
Brinkley Sprunt, Aperiodic task scheduling for real-time systems, Carnegie Mellon University, Pittsburgh, PA, 1990
Jan Staschulat , Simon Schliecker , Rolf Ernst, Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.41-48, July 06-08, 2005[doi>10.1109/ECRTS.2005.26]
Yudong Tan , Vincent Mooney, Timing analysis for preemptive multitasking real-time systems with caches, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.1, February 2007[doi>10.1145/1210268.1210275]
Varma, A., Debes, E., Kozintsev, I., and Jacob, B.2005. Instruction-level power dissipation in the intel xscale embedded microprocessor. InProceedings of the SPIE 17th Annual Symposium on Electronic Imaging Science & Technology.
Weixun Wang , Prabhat Mishra, Dynamic Reconfiguration of Two-Level Caches in Soft Real-Time Embedded Systems, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.145-150, May 13-15, 2009[doi>10.1109/ISVLSI.2009.22]
Wolfe, A.1993. Software-based cache partitioning for real-time applications. InProceedings of the International Workshop on Responsive Computer Systems.
Chuanjun Zhang , Frank Vahid , Roman Lysecky, A Self-Tuning Cache Architecture for Embedded Systems, Proceedings of the conference on Design, automation and test in Europe, p.10142, February 16-20, 2004
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005[doi>10.1145/1067915.1067921]
Sushu Zhang , Karam S. Chatha , Goran Konjevod, Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283828]
Xiliang Zhong , Cheng-Zhong Xu, Energy-Aware Modeling and Scheduling of Real-Time Tasks for Dynamic Voltage Scaling, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.366-375, December 05-08, 2005[doi>10.1109/RTSS.2005.17]
