# BIFILE/BITSTERAM compress options
# Flash type constraints. These should be modified to match the target board.
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 8 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-1 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]


set_property IOSTANDARD LVDS [get_ports dclk_p]
set_property IOSTANDARD LVDS [get_ports dclk_n]

set_property PACKAGE_PIN AY24 [get_ports dclk_p]
set_property PACKAGE_PIN AY23 [get_ports dclk_n]

### These are sample constraints, please use correct constraints for your device
### update the gt_refclk pin location accordingly and un-comment the below two lines
set_property PACKAGE_PIN W8 [get_ports gt_refclk_n]
set_property PACKAGE_PIN W9 [get_ports gt_refclk_p]

set_property PACKAGE_PIN Y2 [get_ports {gt_rxp_in[0]}]
set_property PACKAGE_PIN Y1 [get_ports {gt_rxn_in[0]}]
set_property PACKAGE_PIN V7 [get_ports {gt_txp_out[0]}]
set_property PACKAGE_PIN V6 [get_ports {gt_txn_out[0]}]

# CPU_RESET
set_property PACKAGE_PIN L19 [get_ports sys_reset]
set_property IOSTANDARD LVCMOS12 [get_ports sys_reset]

###Board constraints to be added here
### Below XDC constraints are for VCU108 board with xcvu095-ffva2104-2-e-es2 device
### Change these constraints as per your board and device
#### Push Buttons
#button center
set_property PACKAGE_PIN BD23 [get_ports button_center]
set_property IOSTANDARD LVCMOS18 [get_ports button_center]

#button south
set_property PACKAGE_PIN BE22 [get_ports button_south]
set_property IOSTANDARD LVCMOS18 [get_ports button_south]

#button west
set_property PACKAGE_PIN BF22 [get_ports button_west]
set_property IOSTANDARD LVCMOS18 [get_ports button_west]

### LEDs
set_property PACKAGE_PIN AT32 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[0]}]
set_property PACKAGE_PIN AV34 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[1]}]
set_property PACKAGE_PIN AY30 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[2]}]
set_property PACKAGE_PIN BB32 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[3]}]
set_property PACKAGE_PIN BF32 [get_ports {led[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[4]}]
set_property PACKAGE_PIN AU37 [get_ports {led[5]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[5]}]
set_property PACKAGE_PIN AV36 [get_ports {led[6]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[6]}]
set_property PACKAGE_PIN BA37 [get_ports {led[7]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led[7]}]



create_clock -period 8.000 -name dclk_clk [get_pins dclk_BUFG_inst/O]



#set_property IOSTANDARD LVDS [get_ports uclk_p]
#set_property IOSTANDARD LVDS [get_ports uclk_n]

#set_property PACKAGE_PIN AW22 [get_ports uclk_n]
#set_property PACKAGE_PIN AW23 [get_ports uclk_p]

#create_clock -period 6.400 -name uclk_clk [get_pins uclk_BUFG_inst/O]



set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/RXOUTCLK}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/TXOUTCLK}]] 6.400
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/RXOUTCLK}]] 6.400


set_max_delay -datapath_only -from [get_clocks dclk_clk] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/TXOUTCLK}]] 8.000
set_max_delay -datapath_only -from [get_clocks dclk_clk] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/RXOUTCLK}]] 8.000


set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/RXOUTCLK}]] -to [get_clocks dclk_clk] 6.400
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */channel_inst/*_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks dclk_clk] 6.400


###
# DDR 0
###
# 250 MHZ clk
set_property IOSTANDARD DIFF_SSTL12 [get_ports c0_sys_clk_p]
set_property PACKAGE_PIN E12 [get_ports c0_sys_clk_p]
set_property PACKAGE_PIN D12 [get_ports c0_sys_clk_n]
set_property IOSTANDARD DIFF_SSTL12 [get_ports c0_sys_clk_n]

set_property PACKAGE_PIN E13 [get_ports c0_ddr4_act_n]
set_property PACKAGE_PIN D14 [get_ports {c0_ddr4_adr[0]}]
set_property PACKAGE_PIN C12 [get_ports {c0_ddr4_adr[10]}]
set_property PACKAGE_PIN B13 [get_ports {c0_ddr4_adr[11]}]
set_property PACKAGE_PIN C13 [get_ports {c0_ddr4_adr[12]}]
set_property PACKAGE_PIN D15 [get_ports {c0_ddr4_adr[13]}]
set_property PACKAGE_PIN H14 [get_ports {c0_ddr4_adr[14]}]
set_property PACKAGE_PIN H15 [get_ports {c0_ddr4_adr[15]}]
set_property PACKAGE_PIN F15 [get_ports {c0_ddr4_adr[16]}]
set_property PACKAGE_PIN B15 [get_ports {c0_ddr4_adr[1]}]
set_property PACKAGE_PIN B16 [get_ports {c0_ddr4_adr[2]}]
set_property PACKAGE_PIN C14 [get_ports {c0_ddr4_adr[3]}]
set_property PACKAGE_PIN C15 [get_ports {c0_ddr4_adr[4]}]
set_property PACKAGE_PIN A13 [get_ports {c0_ddr4_adr[5]}]
set_property PACKAGE_PIN A14 [get_ports {c0_ddr4_adr[6]}]
set_property PACKAGE_PIN A15 [get_ports {c0_ddr4_adr[7]}]
set_property PACKAGE_PIN A16 [get_ports {c0_ddr4_adr[8]}]
set_property PACKAGE_PIN B12 [get_ports {c0_ddr4_adr[9]}]
set_property PACKAGE_PIN G15 [get_ports {c0_ddr4_ba[0]}]
set_property PACKAGE_PIN G13 [get_ports {c0_ddr4_ba[1]}]
set_property PACKAGE_PIN H13 [get_ports {c0_ddr4_bg[0]}]
set_property PACKAGE_PIN F14 [get_ports {c0_ddr4_ck_t[0]}]
set_property PACKAGE_PIN E14 [get_ports {c0_ddr4_ck_c[0]}]
set_property PACKAGE_PIN A10 [get_ports {c0_ddr4_cke[0]}]
set_property PACKAGE_PIN F13 [get_ports {c0_ddr4_cs_n[0]}]
set_property PACKAGE_PIN G11 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property PACKAGE_PIN R18 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property PACKAGE_PIN K17 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property PACKAGE_PIN G18 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property PACKAGE_PIN B18 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property PACKAGE_PIN P20 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property PACKAGE_PIN L23 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property PACKAGE_PIN G22 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property PACKAGE_PIN E24 [get_ports {c0_ddr4_dm_dbi_n[8]}]
set_property PACKAGE_PIN C9 [get_ports {c0_ddr4_dm_dbi_n[9]}]
set_property PACKAGE_PIN F11 [get_ports {c0_ddr4_dq[0]}]
set_property PACKAGE_PIN M18 [get_ports {c0_ddr4_dq[10]}]
set_property PACKAGE_PIN M17 [get_ports {c0_ddr4_dq[11]}]
set_property PACKAGE_PIN N19 [get_ports {c0_ddr4_dq[12]}]
set_property PACKAGE_PIN N18 [get_ports {c0_ddr4_dq[13]}]
set_property PACKAGE_PIN N17 [get_ports {c0_ddr4_dq[14]}]
set_property PACKAGE_PIN M16 [get_ports {c0_ddr4_dq[15]}]
set_property PACKAGE_PIN L16 [get_ports {c0_ddr4_dq[16]}]
set_property PACKAGE_PIN K16 [get_ports {c0_ddr4_dq[17]}]
set_property PACKAGE_PIN L18 [get_ports {c0_ddr4_dq[18]}]
set_property PACKAGE_PIN K18 [get_ports {c0_ddr4_dq[19]}]
set_property PACKAGE_PIN E11 [get_ports {c0_ddr4_dq[1]}]
set_property PACKAGE_PIN J17 [get_ports {c0_ddr4_dq[20]}]
set_property PACKAGE_PIN H17 [get_ports {c0_ddr4_dq[21]}]
set_property PACKAGE_PIN H19 [get_ports {c0_ddr4_dq[22]}]
set_property PACKAGE_PIN H18 [get_ports {c0_ddr4_dq[23]}]
set_property PACKAGE_PIN F19 [get_ports {c0_ddr4_dq[24]}]
set_property PACKAGE_PIN F18 [get_ports {c0_ddr4_dq[25]}]
set_property PACKAGE_PIN E19 [get_ports {c0_ddr4_dq[26]}]
set_property PACKAGE_PIN E18 [get_ports {c0_ddr4_dq[27]}]
set_property PACKAGE_PIN G20 [get_ports {c0_ddr4_dq[28]}]
set_property PACKAGE_PIN F20 [get_ports {c0_ddr4_dq[29]}]
set_property PACKAGE_PIN F10 [get_ports {c0_ddr4_dq[2]}]
set_property PACKAGE_PIN E17 [get_ports {c0_ddr4_dq[30]}]
set_property PACKAGE_PIN D16 [get_ports {c0_ddr4_dq[31]}]
set_property PACKAGE_PIN D17 [get_ports {c0_ddr4_dq[32]}]
set_property PACKAGE_PIN C17 [get_ports {c0_ddr4_dq[33]}]
set_property PACKAGE_PIN C19 [get_ports {c0_ddr4_dq[34]}]
set_property PACKAGE_PIN C18 [get_ports {c0_ddr4_dq[35]}]
set_property PACKAGE_PIN D20 [get_ports {c0_ddr4_dq[36]}]
set_property PACKAGE_PIN D19 [get_ports {c0_ddr4_dq[37]}]
set_property PACKAGE_PIN C20 [get_ports {c0_ddr4_dq[38]}]
set_property PACKAGE_PIN B20 [get_ports {c0_ddr4_dq[39]}]
set_property PACKAGE_PIN F9 [get_ports {c0_ddr4_dq[3]}]
set_property PACKAGE_PIN N23 [get_ports {c0_ddr4_dq[40]}]
set_property PACKAGE_PIN M23 [get_ports {c0_ddr4_dq[41]}]
set_property PACKAGE_PIN R21 [get_ports {c0_ddr4_dq[42]}]
set_property PACKAGE_PIN P21 [get_ports {c0_ddr4_dq[43]}]
set_property PACKAGE_PIN R22 [get_ports {c0_ddr4_dq[44]}]
set_property PACKAGE_PIN P22 [get_ports {c0_ddr4_dq[45]}]
set_property PACKAGE_PIN T23 [get_ports {c0_ddr4_dq[46]}]
set_property PACKAGE_PIN R23 [get_ports {c0_ddr4_dq[47]}]
set_property PACKAGE_PIN K24 [get_ports {c0_ddr4_dq[48]}]
set_property PACKAGE_PIN J24 [get_ports {c0_ddr4_dq[49]}]
set_property PACKAGE_PIN H12 [get_ports {c0_ddr4_dq[4]}]
set_property PACKAGE_PIN M21 [get_ports {c0_ddr4_dq[50]}]
set_property PACKAGE_PIN L21 [get_ports {c0_ddr4_dq[51]}]
set_property PACKAGE_PIN K21 [get_ports {c0_ddr4_dq[52]}]
set_property PACKAGE_PIN J21 [get_ports {c0_ddr4_dq[53]}]
set_property PACKAGE_PIN K22 [get_ports {c0_ddr4_dq[54]}]
set_property PACKAGE_PIN J22 [get_ports {c0_ddr4_dq[55]}]
set_property PACKAGE_PIN H23 [get_ports {c0_ddr4_dq[56]}]
set_property PACKAGE_PIN H22 [get_ports {c0_ddr4_dq[57]}]
set_property PACKAGE_PIN E23 [get_ports {c0_ddr4_dq[58]}]
set_property PACKAGE_PIN E22 [get_ports {c0_ddr4_dq[59]}]
set_property PACKAGE_PIN G12 [get_ports {c0_ddr4_dq[5]}]
set_property PACKAGE_PIN F21 [get_ports {c0_ddr4_dq[60]}]
set_property PACKAGE_PIN E21 [get_ports {c0_ddr4_dq[61]}]
set_property PACKAGE_PIN F24 [get_ports {c0_ddr4_dq[62]}]
set_property PACKAGE_PIN F23 [get_ports {c0_ddr4_dq[63]}]
set_property PACKAGE_PIN A24 [get_ports {c0_ddr4_dq[64]}]
set_property PACKAGE_PIN A23 [get_ports {c0_ddr4_dq[65]}]
set_property PACKAGE_PIN C24 [get_ports {c0_ddr4_dq[66]}]
set_property PACKAGE_PIN C23 [get_ports {c0_ddr4_dq[67]}]
set_property PACKAGE_PIN B23 [get_ports {c0_ddr4_dq[68]}]
set_property PACKAGE_PIN B22 [get_ports {c0_ddr4_dq[69]}]
set_property PACKAGE_PIN E9 [get_ports {c0_ddr4_dq[6]}]
set_property PACKAGE_PIN B21 [get_ports {c0_ddr4_dq[70]}]
set_property PACKAGE_PIN A21 [get_ports {c0_ddr4_dq[71]}]
set_property PACKAGE_PIN D7 [get_ports {c0_ddr4_dq[72]}]
set_property PACKAGE_PIN C7 [get_ports {c0_ddr4_dq[73]}]
set_property PACKAGE_PIN B8 [get_ports {c0_ddr4_dq[74]}]
set_property PACKAGE_PIN B7 [get_ports {c0_ddr4_dq[75]}]
set_property PACKAGE_PIN C10 [get_ports {c0_ddr4_dq[76]}]
set_property PACKAGE_PIN B10 [get_ports {c0_ddr4_dq[77]}]
set_property PACKAGE_PIN B11 [get_ports {c0_ddr4_dq[78]}]
set_property PACKAGE_PIN A11 [get_ports {c0_ddr4_dq[79]}]
set_property PACKAGE_PIN D9 [get_ports {c0_ddr4_dq[7]}]
set_property PACKAGE_PIN R19 [get_ports {c0_ddr4_dq[8]}]
set_property PACKAGE_PIN P19 [get_ports {c0_ddr4_dq[9]}]
set_property PACKAGE_PIN A8 [get_ports {c0_ddr4_dqs_c[9]}]
set_property PACKAGE_PIN D11 [get_ports {c0_ddr4_dqs_t[0]}]
set_property PACKAGE_PIN D10 [get_ports {c0_ddr4_dqs_c[0]}]
set_property PACKAGE_PIN P17 [get_ports {c0_ddr4_dqs_t[1]}]
set_property PACKAGE_PIN P16 [get_ports {c0_ddr4_dqs_c[1]}]
set_property PACKAGE_PIN K19 [get_ports {c0_ddr4_dqs_t[2]}]
set_property PACKAGE_PIN J19 [get_ports {c0_ddr4_dqs_c[2]}]
set_property PACKAGE_PIN F16 [get_ports {c0_ddr4_dqs_t[3]}]
set_property PACKAGE_PIN E16 [get_ports {c0_ddr4_dqs_c[3]}]
set_property PACKAGE_PIN A19 [get_ports {c0_ddr4_dqs_t[4]}]
set_property PACKAGE_PIN A18 [get_ports {c0_ddr4_dqs_c[4]}]
set_property PACKAGE_PIN N22 [get_ports {c0_ddr4_dqs_t[5]}]
set_property PACKAGE_PIN M22 [get_ports {c0_ddr4_dqs_c[5]}]
set_property PACKAGE_PIN M20 [get_ports {c0_ddr4_dqs_t[6]}]
set_property PACKAGE_PIN L20 [get_ports {c0_ddr4_dqs_c[6]}]
set_property PACKAGE_PIN H24 [get_ports {c0_ddr4_dqs_t[7]}]
set_property PACKAGE_PIN G23 [get_ports {c0_ddr4_dqs_c[7]}]
set_property PACKAGE_PIN D22 [get_ports {c0_ddr4_dqs_t[8]}]
set_property PACKAGE_PIN C22 [get_ports {c0_ddr4_dqs_c[8]}]
set_property PACKAGE_PIN A9 [get_ports {c0_ddr4_dqs_t[9]}]
set_property PACKAGE_PIN C8 [get_ports {c0_ddr4_odt[0]}]
set_property PACKAGE_PIN N20 [get_ports c0_ddr4_reset_n]

###
# DDR 1
###
# 250 MHZ clk
set_property IOSTANDARD DIFF_SSTL12 [get_ports c1_sys_clk_p]
set_property PACKAGE_PIN AW26 [get_ports c1_sys_clk_p]
set_property PACKAGE_PIN AW27 [get_ports c1_sys_clk_n]
set_property IOSTANDARD DIFF_SSTL12 [get_ports c1_sys_clk_n]

set_property PACKAGE_PIN AN25 [get_ports c1_ddr4_act_n]
set_property PACKAGE_PIN AM27 [get_ports {c1_ddr4_adr[0]}]
set_property PACKAGE_PIN AL27 [get_ports {c1_ddr4_adr[1]}]
set_property PACKAGE_PIN AP26 [get_ports {c1_ddr4_adr[2]}]
set_property PACKAGE_PIN AP25 [get_ports {c1_ddr4_adr[3]}]
set_property PACKAGE_PIN AN28 [get_ports {c1_ddr4_adr[4]}]
set_property PACKAGE_PIN AM28 [get_ports {c1_ddr4_adr[5]}]
set_property PACKAGE_PIN AP28 [get_ports {c1_ddr4_adr[6]}]
set_property PACKAGE_PIN AP27 [get_ports {c1_ddr4_adr[7]}]
set_property PACKAGE_PIN AN26 [get_ports {c1_ddr4_adr[8]}]
set_property PACKAGE_PIN AM26 [get_ports {c1_ddr4_adr[9]}]
set_property PACKAGE_PIN AR28 [get_ports {c1_ddr4_adr[10]}]
set_property PACKAGE_PIN AR27 [get_ports {c1_ddr4_adr[11]}]
set_property PACKAGE_PIN AV25 [get_ports {c1_ddr4_adr[12]}]
set_property PACKAGE_PIN AT25 [get_ports {c1_ddr4_adr[13]}]
set_property PACKAGE_PIN AV28 [get_ports {c1_ddr4_adr[14]}]
set_property PACKAGE_PIN AU26 [get_ports {c1_ddr4_adr[15]}]
set_property PACKAGE_PIN AV26 [get_ports {c1_ddr4_adr[16]}]
set_property PACKAGE_PIN AR25 [get_ports {c1_ddr4_ba[0]}]
set_property PACKAGE_PIN AU28 [get_ports {c1_ddr4_ba[1]}]
set_property PACKAGE_PIN AU27 [get_ports {c1_ddr4_bg[0]}]
set_property PACKAGE_PIN AT26 [get_ports {c1_ddr4_ck_t[0]}]
set_property PACKAGE_PIN AT27 [get_ports {c1_ddr4_ck_c[0]}]
set_property PACKAGE_PIN AW28 [get_ports {c1_ddr4_cke[0]}]
set_property PACKAGE_PIN AY29 [get_ports {c1_ddr4_cs_n[0]}]
set_property PACKAGE_PIN BD30 [get_ports {c1_ddr4_dq[0]}]
set_property PACKAGE_PIN BE30 [get_ports {c1_ddr4_dq[1]}]
set_property PACKAGE_PIN BD32 [get_ports {c1_ddr4_dq[2]}]
set_property PACKAGE_PIN BE33 [get_ports {c1_ddr4_dq[3]}]
set_property PACKAGE_PIN BC33 [get_ports {c1_ddr4_dq[4]}]
set_property PACKAGE_PIN BD33 [get_ports {c1_ddr4_dq[5]}]
set_property PACKAGE_PIN BC31 [get_ports {c1_ddr4_dq[6]}]
set_property PACKAGE_PIN BD31 [get_ports {c1_ddr4_dq[7]}]
set_property PACKAGE_PIN BA32 [get_ports {c1_ddr4_dq[8]}]
set_property PACKAGE_PIN BB33 [get_ports {c1_ddr4_dq[9]}]
set_property PACKAGE_PIN BA30 [get_ports {c1_ddr4_dq[10]}]
set_property PACKAGE_PIN BA31 [get_ports {c1_ddr4_dq[11]}]
set_property PACKAGE_PIN AW31 [get_ports {c1_ddr4_dq[12]}]
set_property PACKAGE_PIN AW32 [get_ports {c1_ddr4_dq[13]}]
set_property PACKAGE_PIN AY32 [get_ports {c1_ddr4_dq[14]}]
set_property PACKAGE_PIN AY33 [get_ports {c1_ddr4_dq[15]}]
set_property PACKAGE_PIN AV30 [get_ports {c1_ddr4_dq[16]}]
set_property PACKAGE_PIN AW30 [get_ports {c1_ddr4_dq[17]}]
set_property PACKAGE_PIN AU33 [get_ports {c1_ddr4_dq[18]}]
set_property PACKAGE_PIN AU34 [get_ports {c1_ddr4_dq[19]}]
set_property PACKAGE_PIN AT31 [get_ports {c1_ddr4_dq[20]}]
set_property PACKAGE_PIN AU32 [get_ports {c1_ddr4_dq[21]}]
set_property PACKAGE_PIN AU31 [get_ports {c1_ddr4_dq[22]}]
set_property PACKAGE_PIN AV31 [get_ports {c1_ddr4_dq[23]}]
set_property PACKAGE_PIN AR33 [get_ports {c1_ddr4_dq[24]}]
set_property PACKAGE_PIN AT34 [get_ports {c1_ddr4_dq[25]}]
set_property PACKAGE_PIN AT29 [get_ports {c1_ddr4_dq[26]}]
set_property PACKAGE_PIN AT30 [get_ports {c1_ddr4_dq[27]}]
set_property PACKAGE_PIN AP30 [get_ports {c1_ddr4_dq[28]}]
set_property PACKAGE_PIN AR30 [get_ports {c1_ddr4_dq[29]}]
set_property PACKAGE_PIN AN30 [get_ports {c1_ddr4_dq[30]}]
set_property PACKAGE_PIN AN31 [get_ports {c1_ddr4_dq[31]}]
set_property PACKAGE_PIN BE34 [get_ports {c1_ddr4_dq[32]}]
set_property PACKAGE_PIN BF34 [get_ports {c1_ddr4_dq[33]}]
set_property PACKAGE_PIN BC35 [get_ports {c1_ddr4_dq[34]}]
set_property PACKAGE_PIN BC36 [get_ports {c1_ddr4_dq[35]}]
set_property PACKAGE_PIN BD36 [get_ports {c1_ddr4_dq[36]}]
set_property PACKAGE_PIN BE37 [get_ports {c1_ddr4_dq[37]}]
set_property PACKAGE_PIN BF36 [get_ports {c1_ddr4_dq[38]}]
set_property PACKAGE_PIN BF37 [get_ports {c1_ddr4_dq[39]}]
set_property PACKAGE_PIN BD37 [get_ports {c1_ddr4_dq[40]}]
set_property PACKAGE_PIN BE38 [get_ports {c1_ddr4_dq[41]}]
set_property PACKAGE_PIN BC39 [get_ports {c1_ddr4_dq[42]}]
set_property PACKAGE_PIN BD40 [get_ports {c1_ddr4_dq[43]}]
set_property PACKAGE_PIN BB38 [get_ports {c1_ddr4_dq[44]}]
set_property PACKAGE_PIN BB39 [get_ports {c1_ddr4_dq[45]}]
set_property PACKAGE_PIN BC38 [get_ports {c1_ddr4_dq[46]}]
set_property PACKAGE_PIN BD38 [get_ports {c1_ddr4_dq[47]}]
set_property PACKAGE_PIN BB36 [get_ports {c1_ddr4_dq[48]}]
set_property PACKAGE_PIN BB37 [get_ports {c1_ddr4_dq[49]}]
set_property PACKAGE_PIN BA39 [get_ports {c1_ddr4_dq[50]}]
set_property PACKAGE_PIN BA40 [get_ports {c1_ddr4_dq[51]}]
set_property PACKAGE_PIN AW40 [get_ports {c1_ddr4_dq[52]}]
set_property PACKAGE_PIN AY40 [get_ports {c1_ddr4_dq[53]}]
set_property PACKAGE_PIN AY38 [get_ports {c1_ddr4_dq[54]}]
set_property PACKAGE_PIN AY39 [get_ports {c1_ddr4_dq[55]}]
set_property PACKAGE_PIN AW35 [get_ports {c1_ddr4_dq[56]}]
set_property PACKAGE_PIN AW36 [get_ports {c1_ddr4_dq[57]}]
set_property PACKAGE_PIN AU40 [get_ports {c1_ddr4_dq[58]}]
set_property PACKAGE_PIN AV40 [get_ports {c1_ddr4_dq[59]}]
set_property PACKAGE_PIN AU38 [get_ports {c1_ddr4_dq[60]}]
set_property PACKAGE_PIN AU39 [get_ports {c1_ddr4_dq[61]}]
set_property PACKAGE_PIN AV38 [get_ports {c1_ddr4_dq[62]}]
set_property PACKAGE_PIN AV39 [get_ports {c1_ddr4_dq[63]}]
set_property PACKAGE_PIN BF26 [get_ports {c1_ddr4_dq[64]}]
set_property PACKAGE_PIN BF27 [get_ports {c1_ddr4_dq[65]}]
set_property PACKAGE_PIN BD28 [get_ports {c1_ddr4_dq[66]}]
set_property PACKAGE_PIN BE28 [get_ports {c1_ddr4_dq[67]}]
set_property PACKAGE_PIN BD27 [get_ports {c1_ddr4_dq[68]}]
set_property PACKAGE_PIN BE27 [get_ports {c1_ddr4_dq[69]}]
set_property PACKAGE_PIN BD25 [get_ports {c1_ddr4_dq[70]}]
set_property PACKAGE_PIN BD26 [get_ports {c1_ddr4_dq[71]}]
set_property PACKAGE_PIN BC25 [get_ports {c1_ddr4_dq[72]}]
set_property PACKAGE_PIN BC26 [get_ports {c1_ddr4_dq[73]}]
set_property PACKAGE_PIN BB28 [get_ports {c1_ddr4_dq[74]}]
set_property PACKAGE_PIN BC28 [get_ports {c1_ddr4_dq[75]}]
set_property PACKAGE_PIN AY27 [get_ports {c1_ddr4_dq[76]}]
set_property PACKAGE_PIN AY28 [get_ports {c1_ddr4_dq[77]}]
set_property PACKAGE_PIN BA27 [get_ports {c1_ddr4_dq[78]}]
set_property PACKAGE_PIN BB27 [get_ports {c1_ddr4_dq[79]}]
set_property PACKAGE_PIN BB26 [get_ports {c1_ddr4_dqs_c[9]}]
set_property PACKAGE_PIN BF30 [get_ports {c1_ddr4_dqs_t[0]}]
set_property PACKAGE_PIN BF31 [get_ports {c1_ddr4_dqs_c[0]}]
set_property PACKAGE_PIN AY34 [get_ports {c1_ddr4_dqs_t[1]}]
set_property PACKAGE_PIN BA34 [get_ports {c1_ddr4_dqs_c[1]}]
set_property PACKAGE_PIN AU29 [get_ports {c1_ddr4_dqs_t[2]}]
set_property PACKAGE_PIN AV29 [get_ports {c1_ddr4_dqs_c[2]}]
set_property PACKAGE_PIN AP31 [get_ports {c1_ddr4_dqs_t[3]}]
set_property PACKAGE_PIN AP32 [get_ports {c1_ddr4_dqs_c[3]}]
set_property PACKAGE_PIN BE35 [get_ports {c1_ddr4_dqs_t[4]}]
set_property PACKAGE_PIN BF35 [get_ports {c1_ddr4_dqs_c[4]}]
set_property PACKAGE_PIN BE39 [get_ports {c1_ddr4_dqs_t[5]}]
set_property PACKAGE_PIN BF39 [get_ports {c1_ddr4_dqs_c[5]}]
set_property PACKAGE_PIN BA35 [get_ports {c1_ddr4_dqs_t[6]}]
set_property PACKAGE_PIN BA36 [get_ports {c1_ddr4_dqs_c[6]}]
set_property PACKAGE_PIN AW37 [get_ports {c1_ddr4_dqs_t[7]}]
set_property PACKAGE_PIN AW38 [get_ports {c1_ddr4_dqs_c[7]}]
set_property PACKAGE_PIN BE25 [get_ports {c1_ddr4_dqs_t[8]}]
set_property PACKAGE_PIN BF25 [get_ports {c1_ddr4_dqs_c[8]}]
set_property PACKAGE_PIN BA26 [get_ports {c1_ddr4_dqs_t[9]}]
set_property PACKAGE_PIN BE32 [get_ports {c1_ddr4_dm_dbi_n[0]}]
set_property PACKAGE_PIN BB31 [get_ports {c1_ddr4_dm_dbi_n[1]}]
set_property PACKAGE_PIN AV33 [get_ports {c1_ddr4_dm_dbi_n[2]}]
set_property PACKAGE_PIN AR32 [get_ports {c1_ddr4_dm_dbi_n[3]}]
set_property PACKAGE_PIN BC34 [get_ports {c1_ddr4_dm_dbi_n[4]}]
set_property PACKAGE_PIN BE40 [get_ports {c1_ddr4_dm_dbi_n[5]}]
set_property PACKAGE_PIN AY37 [get_ports {c1_ddr4_dm_dbi_n[6]}]
set_property PACKAGE_PIN AV35 [get_ports {c1_ddr4_dm_dbi_n[7]}]
set_property PACKAGE_PIN BE29 [get_ports {c1_ddr4_dm_dbi_n[8]}]
set_property PACKAGE_PIN BA29 [get_ports {c1_ddr4_dm_dbi_n[9]}]
set_property PACKAGE_PIN BB29 [get_ports {c1_ddr4_odt[0]}]
set_property PACKAGE_PIN BD35 [get_ports c1_ddr4_reset_n]

#########################################################
# PCIe
#########################################################

set_property PACKAGE_PIN AM17 [get_ports perst_n]
set_property IOSTANDARD LVCMOS18 [get_ports perst_n]
set_property PULLUP true [get_ports perst_n]
#set_property PACKAGE_PIN F5 [get_ports pcie_clk_n]
set_property PACKAGE_PIN AL8 [get_ports pcie_clk_n]
set_property PACKAGE_PIN AL9 [get_ports pcie_clk_p]


#set_false_path -from [get_ports perst_n]



#set_property LOC GTHE2_CHANNEL_X1Y35 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN Y6  [get_ports {pcie_rx_n[0]}]
set_property PACKAGE_PIN Y7  [get_ports {pcie_rx_p[0]}]
set_property PACKAGE_PIN AA3 [get_ports {pcie_tx_n[0]}]
set_property PACKAGE_PIN AA4 [get_ports {pcie_tx_p[0]}]
#set_property LOC GTHE2_CHANNEL_X1Y34 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AB2 [get_ports {pcie_rx_p[1]}]
set_property PACKAGE_PIN AB1 [get_ports {pcie_rx_n[1]}]
set_property PACKAGE_PIN AB7 [get_ports {pcie_tx_p[1]}]
set_property PACKAGE_PIN AB6 [get_ports {pcie_tx_n[1]}]
#set_property LOC GTHE2_CHANNEL_X1Y33 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AC4 [get_ports {pcie_rx_p[2]}]
set_property PACKAGE_PIN AC3 [get_ports {pcie_rx_n[2]}]
set_property PACKAGE_PIN AD7 [get_ports {pcie_tx_p[2]}]
set_property PACKAGE_PIN AD6 [get_ports {pcie_tx_n[2]}]
#set_property LOC GTHE2_CHANNEL_X1Y32 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AD2 [get_ports {pcie_rx_p[3]}]
set_property PACKAGE_PIN AD1 [get_ports {pcie_rx_n[3]}]
set_property PACKAGE_PIN AF7 [get_ports {pcie_tx_p[3]}]
set_property PACKAGE_PIN AF6 [get_ports {pcie_tx_n[3]}]
#set_property LOC GTHE2_CHANNEL_X1Y31 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AE4 [get_ports {pcie_rx_p[4]}]
set_property PACKAGE_PIN AE3 [get_ports {pcie_rx_n[4]}]
set_property PACKAGE_PIN AH7 [get_ports {pcie_tx_p[4]}]
set_property PACKAGE_PIN AH6 [get_ports {pcie_tx_n[4]}]
#set_property LOC GTHE2_CHANNEL_X1Y30 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AF2 [get_ports {pcie_rx_p[5]}]
set_property PACKAGE_PIN AF1 [get_ports {pcie_rx_n[5]}]
set_property PACKAGE_PIN AK7 [get_ports {pcie_tx_p[5]}]
set_property PACKAGE_PIN AK6 [get_ports {pcie_tx_n[5]}]
#set_property LOC GTHE2_CHANNEL_X1Y29 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AG4 [get_ports {pcie_rx_p[6]}]
set_property PACKAGE_PIN AG3 [get_ports {pcie_rx_n[6]}]
set_property PACKAGE_PIN AM7 [get_ports {pcie_tx_p[6]}]
set_property PACKAGE_PIN AM6 [get_ports {pcie_tx_n[6]}]
#set_property LOC GTHE2_CHANNEL_X1Y28 [get_cells {dma_inst/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AH2 [get_ports {pcie_rx_p[7]}]
set_property PACKAGE_PIN AH1 [get_ports {pcie_rx_n[7]}]
set_property PACKAGE_PIN AN5 [get_ports {pcie_tx_p[7]}]
set_property PACKAGE_PIN AN4 [get_ports {pcie_tx_n[7]}]



connect_debug_port u_ila_2/clk [get_nets [list mem_driver0_inst/ddr4_inst/inst/u_ddr4_infrastructure/div_clk]]







create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list dma_driver_inst/dma_inst/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK]]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {user_role/ddr_debug_cycle_counter[0]} {user_role/ddr_debug_cycle_counter[1]} {user_role/ddr_debug_cycle_counter[2]} {user_role/ddr_debug_cycle_counter[3]} {user_role/ddr_debug_cycle_counter[4]} {user_role/ddr_debug_cycle_counter[5]} {user_role/ddr_debug_cycle_counter[6]} {user_role/ddr_debug_cycle_counter[7]} {user_role/ddr_debug_cycle_counter[8]} {user_role/ddr_debug_cycle_counter[9]} {user_role/ddr_debug_cycle_counter[10]} {user_role/ddr_debug_cycle_counter[11]} {user_role/ddr_debug_cycle_counter[12]} {user_role/ddr_debug_cycle_counter[13]} {user_role/ddr_debug_cycle_counter[14]} {user_role/ddr_debug_cycle_counter[15]} {user_role/ddr_debug_cycle_counter[16]} {user_role/ddr_debug_cycle_counter[17]} {user_role/ddr_debug_cycle_counter[18]} {user_role/ddr_debug_cycle_counter[19]} {user_role/ddr_debug_cycle_counter[20]} {user_role/ddr_debug_cycle_counter[21]} {user_role/ddr_debug_cycle_counter[22]} {user_role/ddr_debug_cycle_counter[23]} {user_role/ddr_debug_cycle_counter[24]} {user_role/ddr_debug_cycle_counter[25]} {user_role/ddr_debug_cycle_counter[26]} {user_role/ddr_debug_cycle_counter[27]} {user_role/ddr_debug_cycle_counter[28]} {user_role/ddr_debug_cycle_counter[29]} {user_role/ddr_debug_cycle_counter[30]} {user_role/ddr_debug_cycle_counter[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {user_role/ddrBenchStart[0]} {user_role/ddrBenchStart[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {user_role/axis_ddr_bench_cmd_dest[0]} {user_role/axis_ddr_bench_cmd_dest[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list axil_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list axil_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list axil_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list axil_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list axil_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list axil_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list axil_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list axil_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list user_role/axis_ddr_bench_cmd_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list user_role/axis_ddr_bench_cmd_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list user_role/axis_dma_bench_cmd_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list user_role/axis_dma_bench_cmd_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list axis_user_read_mem0_cmd_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list axis_user_read_mem0_cmd_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list axis_user_read_mem0_data_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list axis_user_read_mem0_data_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list axis_user_read_mem0_data_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list axis_user_read_mem1_cmd_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list axis_user_read_mem1_cmd_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list axis_user_read_mem1_data_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list axis_user_read_mem1_data_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list axis_user_write_mem0_cmd_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list axis_user_write_mem0_cmd_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list axis_user_write_mem0_data_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list axis_user_write_mem0_data_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list axis_user_write_mem0_status_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list axis_user_write_mem0_status_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list axis_user_write_mem1_cmd_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list axis_user_write_mem1_cmd_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list axis_user_write_mem1_data_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list axis_user_write_mem1_data_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list axis_user_write_mem1_status_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list axis_user_write_mem1_status_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list ddr3_calib_complete]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list user_role/ddrRunBench]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list user_role/dmaBenchStart]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list user_role/execution_cycles_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list init_calib_complete]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list net_aresetn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list pcie_aresetn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list pcie_lnk_up]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list user_role/runBench]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list network_module_inst/ethernet_inst/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk_out_0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list gtpowergood_out]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list network_init]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list sys_reset_debug]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list dma_driver_inst/dma_inst/inst/pcie4_ip_i/inst/ext_ch_gt_drpclk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list dma_driver_inst/reset_n_debug]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets net_clk]
