// Seed: 1323523331
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = ~1;
  wire id_3;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  assign id_21 = id_8;
  wire id_24;
  reg  id_25;
  wire id_26, id_27, id_28;
  always @(posedge 1'd0) id_25 <= 1;
  module_0 modCall_1 (
      id_8,
      id_26
  );
endmodule
