cell { name: "MipiDphyRx1_RESET_N" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N" type: "outbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_FORCE_RX_MODE" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS" type: "input" is_synchronizer: 0 }
cell { name: "oAdv7511Vs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Hs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511De" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[15]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[14]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[13]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[12]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[11]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[10]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[9]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[8]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[7]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[6]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[5]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[4]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[3]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[2]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[1]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[0]" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Sda" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Scl" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "oLed[5]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[4]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[3]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[2]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[1]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[0]" type: "output" is_synchronizer: 0 }
cell { name: "iPushSw[0]" type: "input" is_synchronizer: 0 }
cell { name: "iSCLK" type: "input" is_synchronizer: 0 }
cell { name: "iBCLK" type: "input" is_synchronizer: 0 }
cell { name: "iPCLK" type: "input" is_synchronizer: 0 }
cell { name: "iFCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[11]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[10]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[9]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[8]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[7]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[6]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[5]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[4]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[3]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[2]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[1]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[0]" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDO" type: "output" is_synchronizer: 0 }
cell { name: "VCC" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "GND" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rPRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rnPRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rFRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rBRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rIpCoreHsnRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_0_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/vc[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/vc[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "oTestPort[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rIpCoreHsnRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RESET_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wDualFifoFull[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wDualFifoEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wDualFifoRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[13]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n22~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcRe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rRvd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcFifoFull[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcFifoEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideoVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstSel_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__genblk1.genblk1[0].MSPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oTestPort[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oTestPort[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oTestPort[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/wVgaGenFDe_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideofull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n22~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].MSPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].MSPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].MSPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i25" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i24" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i23" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i22" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i21" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i20" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].MSPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].MSPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].MSPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "LUT__8921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__8919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__9999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__10999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__11999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1_rtinv" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF_frt_2" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF_frt_0" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "iCfgCLK" type: "input" is_synchronizer: 0 }
cell { name: "iCfgCLK~CLKOUT~1~37" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" type: "outbuf" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~2~605" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~333~329" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~334" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~335" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~336" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~337" type: "outbuf" is_synchronizer: 0 }
cell { name: "pt_input_flop_0" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_1" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_2" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_3" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_4" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_5" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_6" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_7" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_8" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_9" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_10" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_11" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_12" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_13" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_14" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_15" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_16" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_17" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_18" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_19" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_20" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_21" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_22" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_23" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_24" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_25" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "VCC" port: "out" }
	terminal	{ cell: "pll_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CE" }
	terminal	{ cell: "rPRST~FF" port: "CE" }
	terminal	{ cell: "rnPRST~FF" port: "CE" }
	terminal	{ cell: "rFRST~FF" port: "CE" }
	terminal	{ cell: "rBRST~FF" port: "CE" }
	terminal	{ cell: "rVRST~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_0_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "CE" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wDualFifoFull[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wDualFifoEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wDualFifoRvd[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "CE" }
	terminal	{ cell: "wVideoVd~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[5]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CE" }
	terminal	{ cell: "wVideofull~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDREN" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I1" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "out" }
	terminal	{ cell: "MipiDphyRx1_FORCE_RX_MODE" port: "outpad" }
	terminal	{ cell: "oLed[1]" port: "outpad" }
	terminal	{ cell: "oTestPort[8]" port: "outpad" }
	terminal	{ cell: "oTestPort[4]" port: "outpad" }
	terminal	{ cell: "oTestPort[3]" port: "outpad" }
	terminal	{ cell: "oTestPort[2]" port: "outpad" }
	terminal	{ cell: "oTestPort[1]" port: "outpad" }
	terminal	{ cell: "oTestPort[0]" port: "outpad" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_0_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "SR" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i13" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i13" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i25" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i24" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i23" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i22" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i21" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i20" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i19" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i18" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i17" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i16" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i15" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i14" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i13" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[1]" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
 }
net {
	name: "MipiDphyRx1_RST0_N"
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "SR" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "SR" }
 }
net {
	name: "rPRST"
	terminal	{ cell: "rPRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/wDualFifoFull[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[13]~FF" port: "SR" }
	terminal	{ cell: "oLed[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[2]~FF" port: "SR" }
 }
net {
	name: "rnPRST"
	terminal	{ cell: "rnPRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "SR" }
	terminal	{ cell: "LUT__10952" port: "in[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF_frt_2" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF_frt_0" port: "SR" }
 }
net {
	name: "rFRST"
	terminal	{ cell: "rFRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wDualFifoEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wDualFifoRvd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[13]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "SR" }
	terminal	{ cell: "wVideoVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "SR" }
	terminal	{ cell: "wVideofull~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "SR" }
	terminal	{ cell: "LUT__11371" port: "in[0]" }
 }
net {
	name: "rBRST"
	terminal	{ cell: "rBRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "SR" }
	terminal	{ cell: "LUT__11560" port: "in[3]" }
	terminal	{ cell: "LUT__11573" port: "in[0]" }
 }
net {
	name: "rVRST"
	terminal	{ cell: "rVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8978" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8978" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/rIpCoreHsnRST[0]"
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8976" port: "in[1]" }
	terminal	{ cell: "LUT__9464" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__9001" port: "in[1]" }
	terminal	{ cell: "LUT__9011" port: "in[3]" }
	terminal	{ cell: "LUT__9018" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8953" port: "in[0]" }
	terminal	{ cell: "LUT__8990" port: "in[0]" }
	terminal	{ cell: "LUT__8998" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__9100" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8963" port: "in[3]" }
	terminal	{ cell: "LUT__8992" port: "in[2]" }
	terminal	{ cell: "LUT__8995" port: "in[0]" }
	terminal	{ cell: "LUT__8997" port: "in[0]" }
	terminal	{ cell: "LUT__9000" port: "in[1]" }
	terminal	{ cell: "LUT__9011" port: "in[1]" }
	terminal	{ cell: "LUT__9058" port: "in[1]" }
	terminal	{ cell: "LUT__9059" port: "in[0]" }
	terminal	{ cell: "LUT__9103" port: "in[1]" }
	terminal	{ cell: "LUT__9153" port: "in[1]" }
	terminal	{ cell: "LUT__9155" port: "in[0]" }
	terminal	{ cell: "LUT__9158" port: "in[0]" }
	terminal	{ cell: "LUT__9161" port: "in[0]" }
	terminal	{ cell: "LUT__9164" port: "in[0]" }
	terminal	{ cell: "LUT__9167" port: "in[0]" }
	terminal	{ cell: "LUT__9170" port: "in[0]" }
	terminal	{ cell: "LUT__9173" port: "in[0]" }
	terminal	{ cell: "LUT__9176" port: "in[0]" }
	terminal	{ cell: "LUT__9179" port: "in[0]" }
	terminal	{ cell: "LUT__9182" port: "in[0]" }
	terminal	{ cell: "LUT__9185" port: "in[0]" }
	terminal	{ cell: "LUT__9188" port: "in[0]" }
	terminal	{ cell: "LUT__9191" port: "in[0]" }
	terminal	{ cell: "LUT__9194" port: "in[0]" }
	terminal	{ cell: "LUT__9197" port: "in[0]" }
	terminal	{ cell: "LUT__9200" port: "in[0]" }
	terminal	{ cell: "LUT__9202" port: "in[1]" }
	terminal	{ cell: "LUT__9204" port: "in[2]" }
	terminal	{ cell: "LUT__9207" port: "in[2]" }
	terminal	{ cell: "LUT__9210" port: "in[2]" }
	terminal	{ cell: "LUT__9213" port: "in[2]" }
	terminal	{ cell: "LUT__9216" port: "in[2]" }
	terminal	{ cell: "LUT__9219" port: "in[2]" }
	terminal	{ cell: "LUT__9222" port: "in[2]" }
	terminal	{ cell: "LUT__9225" port: "in[2]" }
	terminal	{ cell: "LUT__9228" port: "in[1]" }
	terminal	{ cell: "LUT__9231" port: "in[1]" }
	terminal	{ cell: "LUT__9234" port: "in[1]" }
	terminal	{ cell: "LUT__9237" port: "in[1]" }
	terminal	{ cell: "LUT__9240" port: "in[1]" }
	terminal	{ cell: "LUT__9243" port: "in[1]" }
	terminal	{ cell: "LUT__9246" port: "in[1]" }
	terminal	{ cell: "LUT__9249" port: "in[1]" }
	terminal	{ cell: "LUT__9252" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__8960" port: "in[0]" }
	terminal	{ cell: "LUT__8961" port: "in[0]" }
	terminal	{ cell: "LUT__8998" port: "in[3]" }
	terminal	{ cell: "LUT__9002" port: "in[1]" }
	terminal	{ cell: "LUT__9012" port: "in[1]" }
	terminal	{ cell: "LUT__9018" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8962" port: "in[1]" }
	terminal	{ cell: "LUT__8964" port: "in[2]" }
	terminal	{ cell: "LUT__8965" port: "in[2]" }
	terminal	{ cell: "LUT__8966" port: "in[1]" }
	terminal	{ cell: "LUT__8967" port: "in[0]" }
	terminal	{ cell: "LUT__8989" port: "in[0]" }
	terminal	{ cell: "LUT__8991" port: "in[0]" }
	terminal	{ cell: "LUT__8994" port: "in[1]" }
	terminal	{ cell: "LUT__8997" port: "in[2]" }
	terminal	{ cell: "LUT__9001" port: "in[2]" }
	terminal	{ cell: "LUT__9012" port: "in[3]" }
	terminal	{ cell: "LUT__9019" port: "in[1]" }
	terminal	{ cell: "LUT__9025" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8960" port: "in[1]" }
	terminal	{ cell: "LUT__8961" port: "in[1]" }
	terminal	{ cell: "LUT__8964" port: "in[3]" }
	terminal	{ cell: "LUT__8989" port: "in[1]" }
	terminal	{ cell: "LUT__8999" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__9336" port: "in[1]" }
	terminal	{ cell: "LUT__9343" port: "in[0]" }
	terminal	{ cell: "LUT__9347" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8963" port: "in[0]" }
	terminal	{ cell: "LUT__8992" port: "in[1]" }
	terminal	{ cell: "LUT__8995" port: "in[2]" }
	terminal	{ cell: "LUT__8997" port: "in[1]" }
	terminal	{ cell: "LUT__9011" port: "in[2]" }
	terminal	{ cell: "LUT__9058" port: "in[2]" }
	terminal	{ cell: "LUT__9059" port: "in[1]" }
	terminal	{ cell: "LUT__9103" port: "in[0]" }
	terminal	{ cell: "LUT__9153" port: "in[0]" }
	terminal	{ cell: "LUT__9155" port: "in[1]" }
	terminal	{ cell: "LUT__9158" port: "in[1]" }
	terminal	{ cell: "LUT__9161" port: "in[1]" }
	terminal	{ cell: "LUT__9164" port: "in[1]" }
	terminal	{ cell: "LUT__9167" port: "in[1]" }
	terminal	{ cell: "LUT__9170" port: "in[1]" }
	terminal	{ cell: "LUT__9173" port: "in[1]" }
	terminal	{ cell: "LUT__9176" port: "in[1]" }
	terminal	{ cell: "LUT__9179" port: "in[1]" }
	terminal	{ cell: "LUT__9182" port: "in[1]" }
	terminal	{ cell: "LUT__9185" port: "in[1]" }
	terminal	{ cell: "LUT__9188" port: "in[1]" }
	terminal	{ cell: "LUT__9191" port: "in[1]" }
	terminal	{ cell: "LUT__9194" port: "in[1]" }
	terminal	{ cell: "LUT__9197" port: "in[1]" }
	terminal	{ cell: "LUT__9200" port: "in[1]" }
	terminal	{ cell: "LUT__9202" port: "in[0]" }
	terminal	{ cell: "LUT__9204" port: "in[0]" }
	terminal	{ cell: "LUT__9207" port: "in[0]" }
	terminal	{ cell: "LUT__9210" port: "in[0]" }
	terminal	{ cell: "LUT__9213" port: "in[0]" }
	terminal	{ cell: "LUT__9216" port: "in[0]" }
	terminal	{ cell: "LUT__9219" port: "in[0]" }
	terminal	{ cell: "LUT__9222" port: "in[0]" }
	terminal	{ cell: "LUT__9225" port: "in[0]" }
	terminal	{ cell: "LUT__9228" port: "in[0]" }
	terminal	{ cell: "LUT__9231" port: "in[0]" }
	terminal	{ cell: "LUT__9234" port: "in[0]" }
	terminal	{ cell: "LUT__9237" port: "in[0]" }
	terminal	{ cell: "LUT__9240" port: "in[0]" }
	terminal	{ cell: "LUT__9243" port: "in[0]" }
	terminal	{ cell: "LUT__9246" port: "in[0]" }
	terminal	{ cell: "LUT__9249" port: "in[0]" }
	terminal	{ cell: "LUT__9252" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__8963" port: "in[1]" }
	terminal	{ cell: "LUT__8992" port: "in[0]" }
	terminal	{ cell: "LUT__8995" port: "in[1]" }
	terminal	{ cell: "LUT__9011" port: "in[0]" }
	terminal	{ cell: "LUT__9059" port: "in[3]" }
	terminal	{ cell: "LUT__9101" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8953" port: "in[1]" }
	terminal	{ cell: "LUT__8990" port: "in[2]" }
	terminal	{ cell: "LUT__8996" port: "in[1]" }
	terminal	{ cell: "LUT__9051" port: "in[0]" }
	terminal	{ cell: "LUT__9062" port: "in[0]" }
	terminal	{ cell: "LUT__9064" port: "in[0]" }
	terminal	{ cell: "LUT__9066" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__8958" port: "in[0]" }
	terminal	{ cell: "LUT__8990" port: "in[1]" }
	terminal	{ cell: "LUT__9051" port: "in[1]" }
	terminal	{ cell: "LUT__9064" port: "in[1]" }
	terminal	{ cell: "LUT__9066" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__8958" port: "in[1]" }
	terminal	{ cell: "LUT__8990" port: "in[3]" }
	terminal	{ cell: "LUT__9051" port: "in[2]" }
	terminal	{ cell: "LUT__9066" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__8956" port: "in[0]" }
	terminal	{ cell: "LUT__9068" port: "in[1]" }
	terminal	{ cell: "LUT__9070" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__8955" port: "in[0]" }
	terminal	{ cell: "LUT__9071" port: "in[1]" }
	terminal	{ cell: "LUT__9073" port: "in[0]" }
	terminal	{ cell: "LUT__9075" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__8955" port: "in[1]" }
	terminal	{ cell: "LUT__9073" port: "in[2]" }
	terminal	{ cell: "LUT__9075" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__8954" port: "in[0]" }
	terminal	{ cell: "LUT__9076" port: "in[1]" }
	terminal	{ cell: "LUT__9078" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__8954" port: "in[1]" }
	terminal	{ cell: "LUT__9079" port: "in[1]" }
	terminal	{ cell: "LUT__9081" port: "in[0]" }
	terminal	{ cell: "LUT__9083" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__8954" port: "in[2]" }
	terminal	{ cell: "LUT__9081" port: "in[2]" }
	terminal	{ cell: "LUT__9083" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__8954" port: "in[3]" }
	terminal	{ cell: "LUT__9084" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__8955" port: "in[2]" }
	terminal	{ cell: "LUT__9087" port: "in[1]" }
	terminal	{ cell: "LUT__9089" port: "in[0]" }
	terminal	{ cell: "LUT__9091" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__8955" port: "in[3]" }
	terminal	{ cell: "LUT__9089" port: "in[2]" }
	terminal	{ cell: "LUT__9091" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__8956" port: "in[1]" }
	terminal	{ cell: "LUT__9092" port: "in[1]" }
	terminal	{ cell: "LUT__9094" port: "in[0]" }
	terminal	{ cell: "LUT__9096" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__8956" port: "in[2]" }
	terminal	{ cell: "LUT__9094" port: "in[2]" }
	terminal	{ cell: "LUT__9096" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__8956" port: "in[3]" }
	terminal	{ cell: "LUT__9097" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9107" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9110" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9113" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9116" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9119" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9122" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9125" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9128" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9131" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9134" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9137" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9140" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9143" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9146" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9149" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9152" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9105" port: "in[3]" }
	terminal	{ cell: "LUT__9156" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9108" port: "in[3]" }
	terminal	{ cell: "LUT__9159" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9111" port: "in[3]" }
	terminal	{ cell: "LUT__9162" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9114" port: "in[3]" }
	terminal	{ cell: "LUT__9165" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9117" port: "in[3]" }
	terminal	{ cell: "LUT__9168" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9120" port: "in[3]" }
	terminal	{ cell: "LUT__9171" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9123" port: "in[3]" }
	terminal	{ cell: "LUT__9174" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9126" port: "in[3]" }
	terminal	{ cell: "LUT__9177" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9129" port: "in[3]" }
	terminal	{ cell: "LUT__9180" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9132" port: "in[3]" }
	terminal	{ cell: "LUT__9183" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9135" port: "in[3]" }
	terminal	{ cell: "LUT__9186" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9138" port: "in[3]" }
	terminal	{ cell: "LUT__9189" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9141" port: "in[3]" }
	terminal	{ cell: "LUT__9192" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9144" port: "in[3]" }
	terminal	{ cell: "LUT__9195" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9147" port: "in[3]" }
	terminal	{ cell: "LUT__9198" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9150" port: "in[3]" }
	terminal	{ cell: "LUT__9201" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9154" port: "in[3]" }
	terminal	{ cell: "LUT__9205" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9157" port: "in[3]" }
	terminal	{ cell: "LUT__9208" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9160" port: "in[3]" }
	terminal	{ cell: "LUT__9211" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9163" port: "in[3]" }
	terminal	{ cell: "LUT__9214" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9166" port: "in[3]" }
	terminal	{ cell: "LUT__9217" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9169" port: "in[3]" }
	terminal	{ cell: "LUT__9220" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9172" port: "in[3]" }
	terminal	{ cell: "LUT__9223" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9175" port: "in[3]" }
	terminal	{ cell: "LUT__9226" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9178" port: "in[3]" }
	terminal	{ cell: "LUT__9229" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9181" port: "in[3]" }
	terminal	{ cell: "LUT__9232" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9184" port: "in[3]" }
	terminal	{ cell: "LUT__9235" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9187" port: "in[3]" }
	terminal	{ cell: "LUT__9238" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9190" port: "in[3]" }
	terminal	{ cell: "LUT__9241" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9193" port: "in[3]" }
	terminal	{ cell: "LUT__9244" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9196" port: "in[3]" }
	terminal	{ cell: "LUT__9247" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9199" port: "in[3]" }
	terminal	{ cell: "LUT__9250" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9203" port: "in[3]" }
	terminal	{ cell: "LUT__9253" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9206" port: "in[3]" }
	terminal	{ cell: "LUT__9254" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9209" port: "in[3]" }
	terminal	{ cell: "LUT__9255" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9212" port: "in[3]" }
	terminal	{ cell: "LUT__9256" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9215" port: "in[3]" }
	terminal	{ cell: "LUT__9257" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9218" port: "in[3]" }
	terminal	{ cell: "LUT__9258" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9221" port: "in[3]" }
	terminal	{ cell: "LUT__9259" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9224" port: "in[3]" }
	terminal	{ cell: "LUT__9260" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9227" port: "in[3]" }
	terminal	{ cell: "LUT__9261" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9230" port: "in[3]" }
	terminal	{ cell: "LUT__9262" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9233" port: "in[3]" }
	terminal	{ cell: "LUT__9263" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[0]" }
	terminal	{ cell: "LUT__9236" port: "in[3]" }
	terminal	{ cell: "LUT__9264" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[1]" }
	terminal	{ cell: "LUT__9239" port: "in[3]" }
	terminal	{ cell: "LUT__9265" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[2]" }
	terminal	{ cell: "LUT__9242" port: "in[3]" }
	terminal	{ cell: "LUT__9266" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[3]" }
	terminal	{ cell: "LUT__9245" port: "in[3]" }
	terminal	{ cell: "LUT__9267" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[4]" }
	terminal	{ cell: "LUT__9248" port: "in[3]" }
	terminal	{ cell: "LUT__9268" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__9328" port: "in[1]" }
	terminal	{ cell: "LUT__9343" port: "in[1]" }
	terminal	{ cell: "LUT__9360" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__9327" port: "in[0]" }
	terminal	{ cell: "LUT__9337" port: "in[0]" }
	terminal	{ cell: "LUT__9341" port: "in[0]" }
	terminal	{ cell: "LUT__9362" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__9327" port: "in[1]" }
	terminal	{ cell: "LUT__9335" port: "in[0]" }
	terminal	{ cell: "LUT__9363" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__9333" port: "in[0]" }
	terminal	{ cell: "LUT__9364" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__9332" port: "in[1]" }
	terminal	{ cell: "LUT__9337" port: "in[1]" }
	terminal	{ cell: "LUT__9341" port: "in[1]" }
	terminal	{ cell: "LUT__9365" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__9332" port: "in[2]" }
	terminal	{ cell: "LUT__9335" port: "in[1]" }
	terminal	{ cell: "LUT__9355" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__9327" port: "in[2]" }
	terminal	{ cell: "LUT__9331" port: "in[0]" }
	terminal	{ cell: "LUT__9341" port: "in[2]" }
	terminal	{ cell: "LUT__9357" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__9327" port: "in[3]" }
	terminal	{ cell: "LUT__9331" port: "in[1]" }
	terminal	{ cell: "LUT__9339" port: "in[0]" }
	terminal	{ cell: "LUT__9352" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__9329" port: "in[0]" }
	terminal	{ cell: "LUT__9331" port: "in[2]" }
	terminal	{ cell: "LUT__9366" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__9322" port: "in[0]" }
	terminal	{ cell: "LUT__9344" port: "in[2]" }
	terminal	{ cell: "LUT__9368" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__9323" port: "in[1]" }
	terminal	{ cell: "LUT__9337" port: "in[2]" }
	terminal	{ cell: "LUT__9341" port: "in[3]" }
	terminal	{ cell: "LUT__9369" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__9323" port: "in[2]" }
	terminal	{ cell: "LUT__9335" port: "in[2]" }
	terminal	{ cell: "LUT__9370" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__9324" port: "in[0]" }
	terminal	{ cell: "LUT__9342" port: "in[1]" }
	terminal	{ cell: "LUT__9372" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__9324" port: "in[1]" }
	terminal	{ cell: "LUT__9339" port: "in[1]" }
	terminal	{ cell: "LUT__9373" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__9323" port: "in[3]" }
	terminal	{ cell: "LUT__9329" port: "in[1]" }
	terminal	{ cell: "LUT__9374" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "Q" }
	terminal	{ cell: "LUT__11795" port: "in[0]" }
	terminal	{ cell: "LUT__11804" port: "in[0]" }
 }
net {
	name: "wMipiRxOutDatatype[0]"
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__9003" port: "in[3]" }
	terminal	{ cell: "LUT__9004" port: "in[0]" }
	terminal	{ cell: "LUT__9006" port: "in[1]" }
	terminal	{ cell: "LUT__9007" port: "in[0]" }
	terminal	{ cell: "LUT__9016" port: "in[0]" }
	terminal	{ cell: "LUT__9022" port: "in[0]" }
	terminal	{ cell: "LUT__9027" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[0]"
	terminal	{ cell: "wMipiRxWordCnt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8988" port: "in[2]" }
	terminal	{ cell: "LUT__11031" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/vc[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "D" }
	terminal	{ cell: "LUT__9017" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/vc[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9017" port: "in[1]" }
 }
net {
	name: "wMipiRxOutDatatype[1]"
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8987" port: "in[1]" }
	terminal	{ cell: "LUT__9003" port: "in[0]" }
	terminal	{ cell: "LUT__9004" port: "in[1]" }
	terminal	{ cell: "LUT__9006" port: "in[2]" }
	terminal	{ cell: "LUT__9007" port: "in[1]" }
	terminal	{ cell: "LUT__9014" port: "in[0]" }
	terminal	{ cell: "LUT__9022" port: "in[1]" }
	terminal	{ cell: "LUT__9027" port: "in[0]" }
 }
net {
	name: "wMipiRxOutDatatype[2]"
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__8986" port: "in[0]" }
	terminal	{ cell: "LUT__9006" port: "in[0]" }
	terminal	{ cell: "LUT__9010" port: "in[1]" }
	terminal	{ cell: "LUT__9014" port: "in[1]" }
	terminal	{ cell: "LUT__9026" port: "in[0]" }
	terminal	{ cell: "LUT__9028" port: "in[0]" }
	terminal	{ cell: "LUT__9029" port: "in[0]" }
	terminal	{ cell: "LUT__9030" port: "in[0]" }
	terminal	{ cell: "LUT__9031" port: "in[1]" }
	terminal	{ cell: "LUT__9032" port: "in[1]" }
	terminal	{ cell: "LUT__9033" port: "in[1]" }
	terminal	{ cell: "LUT__9035" port: "in[0]" }
	terminal	{ cell: "LUT__9039" port: "in[1]" }
	terminal	{ cell: "LUT__9040" port: "in[1]" }
	terminal	{ cell: "LUT__9041" port: "in[1]" }
	terminal	{ cell: "LUT__9042" port: "in[0]" }
	terminal	{ cell: "LUT__9047" port: "in[2]" }
	terminal	{ cell: "LUT__9048" port: "in[0]" }
 }
net {
	name: "wMipiRxOutDatatype[3]"
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__8984" port: "in[1]" }
	terminal	{ cell: "LUT__8986" port: "in[1]" }
	terminal	{ cell: "LUT__8987" port: "in[0]" }
	terminal	{ cell: "LUT__9005" port: "in[2]" }
	terminal	{ cell: "LUT__9008" port: "in[2]" }
	terminal	{ cell: "LUT__9015" port: "in[0]" }
	terminal	{ cell: "LUT__9024" port: "in[1]" }
	terminal	{ cell: "LUT__9034" port: "in[0]" }
	terminal	{ cell: "LUT__9045" port: "in[0]" }
	terminal	{ cell: "LUT__9046" port: "in[0]" }
 }
net {
	name: "wMipiRxOutDatatype[4]"
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__8984" port: "in[2]" }
	terminal	{ cell: "LUT__8987" port: "in[2]" }
	terminal	{ cell: "LUT__9003" port: "in[1]" }
	terminal	{ cell: "LUT__9005" port: "in[0]" }
	terminal	{ cell: "LUT__9008" port: "in[3]" }
	terminal	{ cell: "LUT__9015" port: "in[1]" }
	terminal	{ cell: "LUT__9024" port: "in[0]" }
	terminal	{ cell: "LUT__9034" port: "in[1]" }
	terminal	{ cell: "LUT__9045" port: "in[1]" }
	terminal	{ cell: "LUT__9046" port: "in[2]" }
 }
net {
	name: "wMipiRxOutDatatype[5]"
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__8984" port: "in[0]" }
	terminal	{ cell: "LUT__8986" port: "in[2]" }
	terminal	{ cell: "LUT__9003" port: "in[2]" }
	terminal	{ cell: "LUT__9006" port: "in[3]" }
	terminal	{ cell: "LUT__9014" port: "in[2]" }
	terminal	{ cell: "LUT__9023" port: "in[1]" }
	terminal	{ cell: "LUT__9046" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[1]"
	terminal	{ cell: "wMipiRxWordCnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__9061" port: "in[1]" }
	terminal	{ cell: "LUT__11040" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[2]"
	terminal	{ cell: "wMipiRxWordCnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__9065" port: "in[0]" }
	terminal	{ cell: "LUT__11044" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[3]"
	terminal	{ cell: "wMipiRxWordCnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__9067" port: "in[0]" }
	terminal	{ cell: "LUT__11048" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[4]"
	terminal	{ cell: "wMipiRxWordCnt[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__9069" port: "in[0]" }
	terminal	{ cell: "LUT__11052" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[5]"
	terminal	{ cell: "wMipiRxWordCnt[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__9072" port: "in[0]" }
	terminal	{ cell: "LUT__11056" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[6]"
	terminal	{ cell: "wMipiRxWordCnt[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__9074" port: "in[0]" }
	terminal	{ cell: "LUT__11060" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[7]"
	terminal	{ cell: "wMipiRxWordCnt[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__9077" port: "in[0]" }
	terminal	{ cell: "LUT__11064" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[8]"
	terminal	{ cell: "wMipiRxWordCnt[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__9080" port: "in[0]" }
	terminal	{ cell: "LUT__11068" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[9]"
	terminal	{ cell: "wMipiRxWordCnt[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__9082" port: "in[0]" }
	terminal	{ cell: "LUT__11072" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[10]"
	terminal	{ cell: "wMipiRxWordCnt[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__9085" port: "in[0]" }
	terminal	{ cell: "LUT__11076" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[11]"
	terminal	{ cell: "wMipiRxWordCnt[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__9088" port: "in[0]" }
	terminal	{ cell: "LUT__11080" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[12]"
	terminal	{ cell: "wMipiRxWordCnt[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__9090" port: "in[0]" }
	terminal	{ cell: "LUT__11084" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[13]"
	terminal	{ cell: "wMipiRxWordCnt[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__9093" port: "in[0]" }
	terminal	{ cell: "LUT__11088" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[14]"
	terminal	{ cell: "wMipiRxWordCnt[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__9095" port: "in[0]" }
	terminal	{ cell: "LUT__11092" port: "in[1]" }
 }
net {
	name: "wMipiRxWordCnt[15]"
	terminal	{ cell: "wMipiRxWordCnt[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__9098" port: "in[1]" }
	terminal	{ cell: "LUT__11096" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "Q" }
	terminal	{ cell: "LUT__10955" port: "in[1]" }
 }
net {
	name: "n365"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__8952" port: "in[0]" }
 }
net {
	name: "n366"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CI" }
 }
net {
	name: "n367"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__8952" port: "in[1]" }
 }
net {
	name: "n368"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8976" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
	terminal	{ cell: "LUT__8970" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[8]" }
	terminal	{ cell: "LUT__8974" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[1]" }
	terminal	{ cell: "LUT__8973" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[0]" }
	terminal	{ cell: "LUT__8971" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8964" port: "in[0]" }
	terminal	{ cell: "LUT__8965" port: "in[1]" }
	terminal	{ cell: "LUT__8968" port: "in[1]" }
	terminal	{ cell: "LUT__8970" port: "in[3]" }
	terminal	{ cell: "LUT__8971" port: "in[3]" }
	terminal	{ cell: "LUT__8972" port: "in[2]" }
	terminal	{ cell: "LUT__8973" port: "in[2]" }
	terminal	{ cell: "LUT__8974" port: "in[2]" }
 }
net {
	name: "n376"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "D" }
 }
net {
	name: "n377"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[9]" }
	terminal	{ cell: "LUT__8972" port: "in[3]" }
 }
net {
	name: "n379"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "D" }
 }
net {
	name: "n380"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__8974" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8974" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__8972" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__8971" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__8973" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "LUT__8970" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8972" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__8971" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__8973" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__8970" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__9464" port: "in[2]" }
 }
net {
	name: "n402"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__9455" port: "in[0]" }
 }
net {
	name: "n403"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CI" }
 }
net {
	name: "n404"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__9455" port: "in[1]" }
 }
net {
	name: "n405"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
	terminal	{ cell: "LUT__9458" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[8]" }
	terminal	{ cell: "LUT__9462" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[1]" }
	terminal	{ cell: "LUT__9459" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[0]" }
	terminal	{ cell: "LUT__9460" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8964" port: "in[1]" }
	terminal	{ cell: "LUT__8965" port: "in[0]" }
	terminal	{ cell: "LUT__9456" port: "in[1]" }
	terminal	{ cell: "LUT__9458" port: "in[3]" }
	terminal	{ cell: "LUT__9459" port: "in[3]" }
	terminal	{ cell: "LUT__9460" port: "in[3]" }
	terminal	{ cell: "LUT__9461" port: "in[2]" }
	terminal	{ cell: "LUT__9462" port: "in[2]" }
 }
net {
	name: "n412"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "D" }
 }
net {
	name: "n413"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[9]" }
	terminal	{ cell: "LUT__9461" port: "in[3]" }
 }
net {
	name: "n415"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "D" }
 }
net {
	name: "n416"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__9462" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__9462" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__9461" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__9460" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__9459" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "LUT__9458" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__9461" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__9460" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__9459" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__9458" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "Q" }
	terminal	{ cell: "LUT__9488" port: "in[2]" }
	terminal	{ cell: "LUT__9936" port: "in[2]" }
	terminal	{ cell: "LUT__10183" port: "in[3]" }
	terminal	{ cell: "LUT__10830" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "Q" }
	terminal	{ cell: "LUT__8943" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__9477" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__9486" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8938" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8939" port: "in[0]" }
	terminal	{ cell: "LUT__10183" port: "in[0]" }
	terminal	{ cell: "LUT__10974" port: "in[1]" }
	terminal	{ cell: "LUT__11033" port: "in[0]" }
	terminal	{ cell: "LUT__11322" port: "in[0]" }
	terminal	{ cell: "LUT__11325" port: "in[0]" }
	terminal	{ cell: "LUT__11328" port: "in[0]" }
	terminal	{ cell: "LUT__11331" port: "in[0]" }
	terminal	{ cell: "LUT__11334" port: "in[0]" }
	terminal	{ cell: "LUT__11337" port: "in[0]" }
	terminal	{ cell: "LUT__11340" port: "in[0]" }
	terminal	{ cell: "LUT__11343" port: "in[0]" }
	terminal	{ cell: "LUT__11346" port: "in[0]" }
	terminal	{ cell: "LUT__11348" port: "in[0]" }
	terminal	{ cell: "LUT__11350" port: "in[0]" }
	terminal	{ cell: "LUT__11352" port: "in[0]" }
	terminal	{ cell: "LUT__11354" port: "in[0]" }
	terminal	{ cell: "LUT__11356" port: "in[0]" }
	terminal	{ cell: "LUT__11358" port: "in[0]" }
	terminal	{ cell: "LUT__11360" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8937" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8941" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8938" port: "in[1]" }
	terminal	{ cell: "LUT__9940" port: "in[2]" }
	terminal	{ cell: "LUT__9942" port: "in[2]" }
	terminal	{ cell: "LUT__9944" port: "in[2]" }
	terminal	{ cell: "LUT__9945" port: "in[2]" }
	terminal	{ cell: "LUT__9948" port: "in[2]" }
	terminal	{ cell: "LUT__9949" port: "in[2]" }
	terminal	{ cell: "LUT__9950" port: "in[2]" }
	terminal	{ cell: "LUT__9951" port: "in[2]" }
	terminal	{ cell: "LUT__9953" port: "in[2]" }
	terminal	{ cell: "LUT__9954" port: "in[2]" }
	terminal	{ cell: "LUT__9955" port: "in[2]" }
	terminal	{ cell: "LUT__9956" port: "in[2]" }
	terminal	{ cell: "LUT__9958" port: "in[2]" }
	terminal	{ cell: "LUT__9959" port: "in[2]" }
	terminal	{ cell: "LUT__9960" port: "in[2]" }
	terminal	{ cell: "LUT__9961" port: "in[2]" }
	terminal	{ cell: "LUT__9963" port: "in[2]" }
	terminal	{ cell: "LUT__9964" port: "in[2]" }
	terminal	{ cell: "LUT__9965" port: "in[2]" }
	terminal	{ cell: "LUT__9966" port: "in[2]" }
	terminal	{ cell: "LUT__9968" port: "in[2]" }
	terminal	{ cell: "LUT__9969" port: "in[2]" }
	terminal	{ cell: "LUT__9970" port: "in[2]" }
	terminal	{ cell: "LUT__9971" port: "in[2]" }
	terminal	{ cell: "LUT__9973" port: "in[2]" }
	terminal	{ cell: "LUT__9974" port: "in[2]" }
	terminal	{ cell: "LUT__9975" port: "in[2]" }
	terminal	{ cell: "LUT__9976" port: "in[2]" }
	terminal	{ cell: "LUT__9978" port: "in[2]" }
	terminal	{ cell: "LUT__9979" port: "in[2]" }
	terminal	{ cell: "LUT__9980" port: "in[2]" }
	terminal	{ cell: "LUT__9981" port: "in[2]" }
	terminal	{ cell: "LUT__9983" port: "in[2]" }
	terminal	{ cell: "LUT__9984" port: "in[2]" }
	terminal	{ cell: "LUT__9985" port: "in[2]" }
	terminal	{ cell: "LUT__9986" port: "in[2]" }
	terminal	{ cell: "LUT__9988" port: "in[2]" }
	terminal	{ cell: "LUT__9989" port: "in[2]" }
	terminal	{ cell: "LUT__9990" port: "in[2]" }
	terminal	{ cell: "LUT__9991" port: "in[2]" }
	terminal	{ cell: "LUT__9993" port: "in[2]" }
	terminal	{ cell: "LUT__9994" port: "in[2]" }
	terminal	{ cell: "LUT__9995" port: "in[2]" }
	terminal	{ cell: "LUT__9996" port: "in[2]" }
	terminal	{ cell: "LUT__9998" port: "in[2]" }
	terminal	{ cell: "LUT__9999" port: "in[2]" }
	terminal	{ cell: "LUT__10000" port: "in[2]" }
	terminal	{ cell: "LUT__10001" port: "in[2]" }
	terminal	{ cell: "LUT__10003" port: "in[2]" }
	terminal	{ cell: "LUT__10004" port: "in[2]" }
	terminal	{ cell: "LUT__10005" port: "in[2]" }
	terminal	{ cell: "LUT__10006" port: "in[2]" }
	terminal	{ cell: "LUT__10008" port: "in[2]" }
	terminal	{ cell: "LUT__10009" port: "in[2]" }
	terminal	{ cell: "LUT__10010" port: "in[2]" }
	terminal	{ cell: "LUT__10011" port: "in[2]" }
	terminal	{ cell: "LUT__10013" port: "in[2]" }
	terminal	{ cell: "LUT__10014" port: "in[2]" }
	terminal	{ cell: "LUT__10015" port: "in[2]" }
	terminal	{ cell: "LUT__10016" port: "in[2]" }
	terminal	{ cell: "LUT__10018" port: "in[2]" }
	terminal	{ cell: "LUT__10019" port: "in[2]" }
	terminal	{ cell: "LUT__10020" port: "in[2]" }
	terminal	{ cell: "LUT__10021" port: "in[2]" }
	terminal	{ cell: "LUT__10023" port: "in[2]" }
	terminal	{ cell: "LUT__10024" port: "in[2]" }
	terminal	{ cell: "LUT__10025" port: "in[2]" }
	terminal	{ cell: "LUT__10026" port: "in[2]" }
	terminal	{ cell: "LUT__10028" port: "in[2]" }
	terminal	{ cell: "LUT__10029" port: "in[2]" }
	terminal	{ cell: "LUT__10030" port: "in[2]" }
	terminal	{ cell: "LUT__10031" port: "in[2]" }
	terminal	{ cell: "LUT__10033" port: "in[2]" }
	terminal	{ cell: "LUT__10034" port: "in[2]" }
	terminal	{ cell: "LUT__10035" port: "in[2]" }
	terminal	{ cell: "LUT__10036" port: "in[2]" }
	terminal	{ cell: "LUT__10038" port: "in[2]" }
	terminal	{ cell: "LUT__10039" port: "in[2]" }
	terminal	{ cell: "LUT__10040" port: "in[2]" }
	terminal	{ cell: "LUT__10041" port: "in[2]" }
	terminal	{ cell: "LUT__10043" port: "in[2]" }
	terminal	{ cell: "LUT__10044" port: "in[2]" }
	terminal	{ cell: "LUT__10045" port: "in[2]" }
	terminal	{ cell: "LUT__10046" port: "in[2]" }
	terminal	{ cell: "LUT__10048" port: "in[2]" }
	terminal	{ cell: "LUT__10049" port: "in[2]" }
	terminal	{ cell: "LUT__10050" port: "in[2]" }
	terminal	{ cell: "LUT__10051" port: "in[2]" }
	terminal	{ cell: "LUT__10053" port: "in[2]" }
	terminal	{ cell: "LUT__10054" port: "in[2]" }
	terminal	{ cell: "LUT__10055" port: "in[2]" }
	terminal	{ cell: "LUT__10056" port: "in[2]" }
	terminal	{ cell: "LUT__10058" port: "in[2]" }
	terminal	{ cell: "LUT__10059" port: "in[2]" }
	terminal	{ cell: "LUT__10060" port: "in[2]" }
	terminal	{ cell: "LUT__10061" port: "in[2]" }
	terminal	{ cell: "LUT__10063" port: "in[2]" }
	terminal	{ cell: "LUT__10064" port: "in[2]" }
	terminal	{ cell: "LUT__10065" port: "in[2]" }
	terminal	{ cell: "LUT__10066" port: "in[2]" }
	terminal	{ cell: "LUT__10068" port: "in[2]" }
	terminal	{ cell: "LUT__10069" port: "in[2]" }
	terminal	{ cell: "LUT__10070" port: "in[2]" }
	terminal	{ cell: "LUT__10071" port: "in[2]" }
	terminal	{ cell: "LUT__10073" port: "in[2]" }
	terminal	{ cell: "LUT__10074" port: "in[2]" }
	terminal	{ cell: "LUT__10075" port: "in[2]" }
	terminal	{ cell: "LUT__10076" port: "in[2]" }
	terminal	{ cell: "LUT__10078" port: "in[2]" }
	terminal	{ cell: "LUT__10079" port: "in[2]" }
	terminal	{ cell: "LUT__10080" port: "in[2]" }
	terminal	{ cell: "LUT__10081" port: "in[2]" }
	terminal	{ cell: "LUT__10083" port: "in[2]" }
	terminal	{ cell: "LUT__10084" port: "in[2]" }
	terminal	{ cell: "LUT__10085" port: "in[2]" }
	terminal	{ cell: "LUT__10086" port: "in[2]" }
	terminal	{ cell: "LUT__10088" port: "in[2]" }
	terminal	{ cell: "LUT__10089" port: "in[2]" }
	terminal	{ cell: "LUT__10090" port: "in[2]" }
	terminal	{ cell: "LUT__10091" port: "in[2]" }
	terminal	{ cell: "LUT__10093" port: "in[2]" }
	terminal	{ cell: "LUT__10094" port: "in[2]" }
	terminal	{ cell: "LUT__10095" port: "in[2]" }
	terminal	{ cell: "LUT__10096" port: "in[2]" }
	terminal	{ cell: "LUT__10098" port: "in[2]" }
	terminal	{ cell: "LUT__10099" port: "in[2]" }
	terminal	{ cell: "LUT__10100" port: "in[2]" }
	terminal	{ cell: "LUT__10101" port: "in[2]" }
	terminal	{ cell: "LUT__10103" port: "in[2]" }
	terminal	{ cell: "LUT__10104" port: "in[2]" }
	terminal	{ cell: "LUT__10105" port: "in[2]" }
	terminal	{ cell: "LUT__10106" port: "in[2]" }
	terminal	{ cell: "LUT__10108" port: "in[2]" }
	terminal	{ cell: "LUT__10109" port: "in[2]" }
	terminal	{ cell: "LUT__10110" port: "in[2]" }
	terminal	{ cell: "LUT__10111" port: "in[2]" }
	terminal	{ cell: "LUT__10113" port: "in[2]" }
	terminal	{ cell: "LUT__10114" port: "in[2]" }
	terminal	{ cell: "LUT__10115" port: "in[2]" }
	terminal	{ cell: "LUT__10116" port: "in[2]" }
	terminal	{ cell: "LUT__10118" port: "in[2]" }
	terminal	{ cell: "LUT__10119" port: "in[2]" }
	terminal	{ cell: "LUT__10120" port: "in[2]" }
	terminal	{ cell: "LUT__10121" port: "in[2]" }
	terminal	{ cell: "LUT__10123" port: "in[2]" }
	terminal	{ cell: "LUT__10124" port: "in[2]" }
	terminal	{ cell: "LUT__10125" port: "in[2]" }
	terminal	{ cell: "LUT__10126" port: "in[2]" }
	terminal	{ cell: "LUT__10128" port: "in[2]" }
	terminal	{ cell: "LUT__10129" port: "in[2]" }
	terminal	{ cell: "LUT__10130" port: "in[2]" }
	terminal	{ cell: "LUT__10131" port: "in[2]" }
	terminal	{ cell: "LUT__10133" port: "in[2]" }
	terminal	{ cell: "LUT__10134" port: "in[2]" }
	terminal	{ cell: "LUT__10135" port: "in[2]" }
	terminal	{ cell: "LUT__10136" port: "in[2]" }
	terminal	{ cell: "LUT__10138" port: "in[2]" }
	terminal	{ cell: "LUT__10139" port: "in[2]" }
	terminal	{ cell: "LUT__10140" port: "in[2]" }
	terminal	{ cell: "LUT__10141" port: "in[2]" }
	terminal	{ cell: "LUT__10143" port: "in[2]" }
	terminal	{ cell: "LUT__10144" port: "in[2]" }
	terminal	{ cell: "LUT__10145" port: "in[2]" }
	terminal	{ cell: "LUT__10146" port: "in[2]" }
	terminal	{ cell: "LUT__10148" port: "in[2]" }
	terminal	{ cell: "LUT__10149" port: "in[2]" }
	terminal	{ cell: "LUT__10150" port: "in[2]" }
	terminal	{ cell: "LUT__10151" port: "in[2]" }
	terminal	{ cell: "LUT__10153" port: "in[2]" }
	terminal	{ cell: "LUT__10154" port: "in[2]" }
	terminal	{ cell: "LUT__10155" port: "in[2]" }
	terminal	{ cell: "LUT__10156" port: "in[2]" }
	terminal	{ cell: "LUT__10158" port: "in[2]" }
	terminal	{ cell: "LUT__10159" port: "in[2]" }
	terminal	{ cell: "LUT__10160" port: "in[2]" }
	terminal	{ cell: "LUT__10161" port: "in[2]" }
	terminal	{ cell: "LUT__10163" port: "in[2]" }
	terminal	{ cell: "LUT__10164" port: "in[2]" }
	terminal	{ cell: "LUT__10165" port: "in[2]" }
	terminal	{ cell: "LUT__10166" port: "in[2]" }
	terminal	{ cell: "LUT__10168" port: "in[2]" }
	terminal	{ cell: "LUT__10169" port: "in[2]" }
	terminal	{ cell: "LUT__10170" port: "in[2]" }
	terminal	{ cell: "LUT__10171" port: "in[2]" }
	terminal	{ cell: "LUT__10173" port: "in[2]" }
	terminal	{ cell: "LUT__10174" port: "in[2]" }
	terminal	{ cell: "LUT__10175" port: "in[2]" }
	terminal	{ cell: "LUT__10176" port: "in[2]" }
	terminal	{ cell: "LUT__10178" port: "in[2]" }
	terminal	{ cell: "LUT__10179" port: "in[2]" }
	terminal	{ cell: "LUT__10180" port: "in[2]" }
	terminal	{ cell: "LUT__10181" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8939" port: "in[1]" }
	terminal	{ cell: "LUT__10183" port: "in[1]" }
	terminal	{ cell: "LUT__10191" port: "in[2]" }
	terminal	{ cell: "LUT__10193" port: "in[2]" }
	terminal	{ cell: "LUT__10195" port: "in[2]" }
	terminal	{ cell: "LUT__10197" port: "in[2]" }
	terminal	{ cell: "LUT__10200" port: "in[2]" }
	terminal	{ cell: "LUT__10202" port: "in[2]" }
	terminal	{ cell: "LUT__10203" port: "in[2]" }
	terminal	{ cell: "LUT__10205" port: "in[2]" }
	terminal	{ cell: "LUT__10212" port: "in[2]" }
	terminal	{ cell: "LUT__10213" port: "in[2]" }
	terminal	{ cell: "LUT__10214" port: "in[2]" }
	terminal	{ cell: "LUT__10215" port: "in[2]" }
	terminal	{ cell: "LUT__10217" port: "in[2]" }
	terminal	{ cell: "LUT__10218" port: "in[2]" }
	terminal	{ cell: "LUT__10219" port: "in[2]" }
	terminal	{ cell: "LUT__10220" port: "in[2]" }
	terminal	{ cell: "LUT__10223" port: "in[2]" }
	terminal	{ cell: "LUT__10224" port: "in[2]" }
	terminal	{ cell: "LUT__10225" port: "in[2]" }
	terminal	{ cell: "LUT__10226" port: "in[2]" }
	terminal	{ cell: "LUT__10228" port: "in[2]" }
	terminal	{ cell: "LUT__10229" port: "in[2]" }
	terminal	{ cell: "LUT__10230" port: "in[2]" }
	terminal	{ cell: "LUT__10231" port: "in[2]" }
	terminal	{ cell: "LUT__10234" port: "in[2]" }
	terminal	{ cell: "LUT__10235" port: "in[2]" }
	terminal	{ cell: "LUT__10236" port: "in[2]" }
	terminal	{ cell: "LUT__10237" port: "in[2]" }
	terminal	{ cell: "LUT__10238" port: "in[2]" }
	terminal	{ cell: "LUT__10239" port: "in[2]" }
	terminal	{ cell: "LUT__10241" port: "in[0]" }
	terminal	{ cell: "LUT__10242" port: "in[0]" }
	terminal	{ cell: "LUT__10243" port: "in[2]" }
	terminal	{ cell: "LUT__10246" port: "in[2]" }
	terminal	{ cell: "LUT__10247" port: "in[2]" }
	terminal	{ cell: "LUT__10248" port: "in[2]" }
	terminal	{ cell: "LUT__10249" port: "in[2]" }
	terminal	{ cell: "LUT__10250" port: "in[2]" }
	terminal	{ cell: "LUT__10251" port: "in[2]" }
	terminal	{ cell: "LUT__10253" port: "in[0]" }
	terminal	{ cell: "LUT__10254" port: "in[0]" }
	terminal	{ cell: "LUT__10255" port: "in[2]" }
	terminal	{ cell: "LUT__10258" port: "in[2]" }
	terminal	{ cell: "LUT__10259" port: "in[2]" }
	terminal	{ cell: "LUT__10260" port: "in[2]" }
	terminal	{ cell: "LUT__10261" port: "in[2]" }
	terminal	{ cell: "LUT__10263" port: "in[2]" }
	terminal	{ cell: "LUT__10264" port: "in[2]" }
	terminal	{ cell: "LUT__10265" port: "in[2]" }
	terminal	{ cell: "LUT__10266" port: "in[2]" }
	terminal	{ cell: "LUT__10269" port: "in[2]" }
	terminal	{ cell: "LUT__10270" port: "in[2]" }
	terminal	{ cell: "LUT__10271" port: "in[2]" }
	terminal	{ cell: "LUT__10272" port: "in[2]" }
	terminal	{ cell: "LUT__10274" port: "in[2]" }
	terminal	{ cell: "LUT__10275" port: "in[2]" }
	terminal	{ cell: "LUT__10276" port: "in[2]" }
	terminal	{ cell: "LUT__10277" port: "in[2]" }
	terminal	{ cell: "LUT__10280" port: "in[2]" }
	terminal	{ cell: "LUT__10281" port: "in[0]" }
	terminal	{ cell: "LUT__10282" port: "in[0]" }
	terminal	{ cell: "LUT__10283" port: "in[2]" }
	terminal	{ cell: "LUT__10285" port: "in[2]" }
	terminal	{ cell: "LUT__10286" port: "in[2]" }
	terminal	{ cell: "LUT__10287" port: "in[2]" }
	terminal	{ cell: "LUT__10289" port: "in[0]" }
	terminal	{ cell: "LUT__10290" port: "in[0]" }
	terminal	{ cell: "LUT__10291" port: "in[2]" }
	terminal	{ cell: "LUT__10294" port: "in[2]" }
	terminal	{ cell: "LUT__10295" port: "in[2]" }
	terminal	{ cell: "LUT__10296" port: "in[2]" }
	terminal	{ cell: "LUT__10297" port: "in[2]" }
	terminal	{ cell: "LUT__10298" port: "in[2]" }
	terminal	{ cell: "LUT__10299" port: "in[2]" }
	terminal	{ cell: "LUT__10301" port: "in[0]" }
	terminal	{ cell: "LUT__10302" port: "in[0]" }
	terminal	{ cell: "LUT__10303" port: "in[2]" }
	terminal	{ cell: "LUT__10306" port: "in[2]" }
	terminal	{ cell: "LUT__10307" port: "in[2]" }
	terminal	{ cell: "LUT__10308" port: "in[0]" }
	terminal	{ cell: "LUT__10309" port: "in[0]" }
	terminal	{ cell: "LUT__10311" port: "in[2]" }
	terminal	{ cell: "LUT__10313" port: "in[0]" }
	terminal	{ cell: "LUT__10314" port: "in[0]" }
	terminal	{ cell: "LUT__10315" port: "in[2]" }
	terminal	{ cell: "LUT__10317" port: "in[0]" }
	terminal	{ cell: "LUT__10318" port: "in[0]" }
	terminal	{ cell: "LUT__10319" port: "in[2]" }
	terminal	{ cell: "LUT__10322" port: "in[2]" }
	terminal	{ cell: "LUT__10323" port: "in[2]" }
	terminal	{ cell: "LUT__10324" port: "in[2]" }
	terminal	{ cell: "LUT__10325" port: "in[2]" }
	terminal	{ cell: "LUT__10327" port: "in[2]" }
	terminal	{ cell: "LUT__10328" port: "in[2]" }
	terminal	{ cell: "LUT__10329" port: "in[2]" }
	terminal	{ cell: "LUT__10330" port: "in[2]" }
	terminal	{ cell: "LUT__10333" port: "in[0]" }
	terminal	{ cell: "LUT__10334" port: "in[0]" }
	terminal	{ cell: "LUT__10335" port: "in[2]" }
	terminal	{ cell: "LUT__10337" port: "in[2]" }
	terminal	{ cell: "LUT__10338" port: "in[2]" }
	terminal	{ cell: "LUT__10339" port: "in[2]" }
	terminal	{ cell: "LUT__10340" port: "in[2]" }
	terminal	{ cell: "LUT__10342" port: "in[0]" }
	terminal	{ cell: "LUT__10343" port: "in[0]" }
	terminal	{ cell: "LUT__10344" port: "in[2]" }
	terminal	{ cell: "LUT__10347" port: "in[2]" }
	terminal	{ cell: "LUT__10348" port: "in[2]" }
	terminal	{ cell: "LUT__10349" port: "in[2]" }
	terminal	{ cell: "LUT__10350" port: "in[2]" }
	terminal	{ cell: "LUT__10352" port: "in[2]" }
	terminal	{ cell: "LUT__10353" port: "in[2]" }
	terminal	{ cell: "LUT__10354" port: "in[2]" }
	terminal	{ cell: "LUT__10355" port: "in[2]" }
	terminal	{ cell: "LUT__10358" port: "in[2]" }
	terminal	{ cell: "LUT__10359" port: "in[2]" }
	terminal	{ cell: "LUT__10360" port: "in[2]" }
	terminal	{ cell: "LUT__10361" port: "in[0]" }
	terminal	{ cell: "LUT__10362" port: "in[0]" }
	terminal	{ cell: "LUT__10364" port: "in[2]" }
	terminal	{ cell: "LUT__10365" port: "in[2]" }
	terminal	{ cell: "LUT__10367" port: "in[0]" }
	terminal	{ cell: "LUT__10368" port: "in[0]" }
	terminal	{ cell: "LUT__10369" port: "in[0]" }
	terminal	{ cell: "LUT__10370" port: "in[0]" }
	terminal	{ cell: "LUT__10374" port: "in[2]" }
	terminal	{ cell: "LUT__10375" port: "in[2]" }
	terminal	{ cell: "LUT__10376" port: "in[0]" }
	terminal	{ cell: "LUT__10377" port: "in[0]" }
	terminal	{ cell: "LUT__10378" port: "in[2]" }
	terminal	{ cell: "LUT__10380" port: "in[2]" }
	terminal	{ cell: "LUT__10381" port: "in[2]" }
	terminal	{ cell: "LUT__10382" port: "in[2]" }
	terminal	{ cell: "LUT__10383" port: "in[2]" }
	terminal	{ cell: "LUT__10386" port: "in[2]" }
	terminal	{ cell: "LUT__10387" port: "in[2]" }
	terminal	{ cell: "LUT__10388" port: "in[0]" }
	terminal	{ cell: "LUT__10389" port: "in[0]" }
	terminal	{ cell: "LUT__10390" port: "in[2]" }
	terminal	{ cell: "LUT__10392" port: "in[2]" }
	terminal	{ cell: "LUT__10393" port: "in[2]" }
	terminal	{ cell: "LUT__10394" port: "in[2]" }
	terminal	{ cell: "LUT__10395" port: "in[2]" }
	terminal	{ cell: "LUT__10398" port: "in[2]" }
	terminal	{ cell: "LUT__10399" port: "in[2]" }
	terminal	{ cell: "LUT__10400" port: "in[2]" }
	terminal	{ cell: "LUT__10401" port: "in[2]" }
	terminal	{ cell: "LUT__10403" port: "in[2]" }
	terminal	{ cell: "LUT__10404" port: "in[2]" }
	terminal	{ cell: "LUT__10405" port: "in[2]" }
	terminal	{ cell: "LUT__10406" port: "in[2]" }
	terminal	{ cell: "LUT__10409" port: "in[2]" }
	terminal	{ cell: "LUT__10410" port: "in[2]" }
	terminal	{ cell: "LUT__10411" port: "in[2]" }
	terminal	{ cell: "LUT__10412" port: "in[2]" }
	terminal	{ cell: "LUT__10414" port: "in[2]" }
	terminal	{ cell: "LUT__10415" port: "in[2]" }
	terminal	{ cell: "LUT__10416" port: "in[2]" }
	terminal	{ cell: "LUT__10420" port: "in[2]" }
	terminal	{ cell: "LUT__10421" port: "in[2]" }
	terminal	{ cell: "LUT__10422" port: "in[0]" }
	terminal	{ cell: "LUT__10423" port: "in[2]" }
	terminal	{ cell: "LUT__10425" port: "in[2]" }
	terminal	{ cell: "LUT__10426" port: "in[2]" }
	terminal	{ cell: "LUT__10427" port: "in[2]" }
	terminal	{ cell: "LUT__10428" port: "in[2]" }
	terminal	{ cell: "LUT__10431" port: "in[2]" }
	terminal	{ cell: "LUT__10432" port: "in[2]" }
	terminal	{ cell: "LUT__10433" port: "in[2]" }
	terminal	{ cell: "LUT__10434" port: "in[2]" }
	terminal	{ cell: "LUT__10435" port: "in[2]" }
	terminal	{ cell: "LUT__10436" port: "in[2]" }
	terminal	{ cell: "LUT__10438" port: "in[2]" }
	terminal	{ cell: "LUT__10441" port: "in[2]" }
	terminal	{ cell: "LUT__10442" port: "in[2]" }
	terminal	{ cell: "LUT__10443" port: "in[2]" }
	terminal	{ cell: "LUT__10444" port: "in[2]" }
	terminal	{ cell: "LUT__10446" port: "in[2]" }
	terminal	{ cell: "LUT__10447" port: "in[2]" }
	terminal	{ cell: "LUT__10448" port: "in[2]" }
	terminal	{ cell: "LUT__10449" port: "in[2]" }
	terminal	{ cell: "LUT__10452" port: "in[2]" }
	terminal	{ cell: "LUT__10453" port: "in[2]" }
	terminal	{ cell: "LUT__10454" port: "in[2]" }
	terminal	{ cell: "LUT__10455" port: "in[2]" }
	terminal	{ cell: "LUT__10456" port: "in[2]" }
	terminal	{ cell: "LUT__10457" port: "in[2]" }
	terminal	{ cell: "LUT__10458" port: "in[2]" }
	terminal	{ cell: "LUT__10462" port: "in[2]" }
	terminal	{ cell: "LUT__10463" port: "in[0]" }
	terminal	{ cell: "LUT__10464" port: "in[2]" }
	terminal	{ cell: "LUT__10466" port: "in[2]" }
	terminal	{ cell: "LUT__10467" port: "in[2]" }
	terminal	{ cell: "LUT__10468" port: "in[2]" }
	terminal	{ cell: "LUT__10469" port: "in[0]" }
	terminal	{ cell: "LUT__10470" port: "in[0]" }
	terminal	{ cell: "LUT__10471" port: "in[2]" }
	terminal	{ cell: "LUT__10475" port: "in[2]" }
	terminal	{ cell: "LUT__10476" port: "in[2]" }
	terminal	{ cell: "LUT__10477" port: "in[2]" }
	terminal	{ cell: "LUT__10478" port: "in[2]" }
	terminal	{ cell: "LUT__10480" port: "in[2]" }
	terminal	{ cell: "LUT__10483" port: "in[2]" }
	terminal	{ cell: "LUT__10486" port: "in[2]" }
	terminal	{ cell: "LUT__10487" port: "in[2]" }
	terminal	{ cell: "LUT__10488" port: "in[2]" }
	terminal	{ cell: "LUT__10489" port: "in[2]" }
	terminal	{ cell: "LUT__10490" port: "in[2]" }
	terminal	{ cell: "LUT__10491" port: "in[2]" }
	terminal	{ cell: "LUT__10493" port: "in[0]" }
	terminal	{ cell: "LUT__10494" port: "in[0]" }
	terminal	{ cell: "LUT__10498" port: "in[2]" }
	terminal	{ cell: "LUT__10499" port: "in[2]" }
	terminal	{ cell: "LUT__10500" port: "in[2]" }
	terminal	{ cell: "LUT__10501" port: "in[2]" }
	terminal	{ cell: "LUT__10502" port: "in[2]" }
	terminal	{ cell: "LUT__10503" port: "in[2]" }
	terminal	{ cell: "LUT__10505" port: "in[2]" }
	terminal	{ cell: "LUT__10508" port: "in[2]" }
	terminal	{ cell: "LUT__10509" port: "in[0]" }
	terminal	{ cell: "LUT__10510" port: "in[1]" }
	terminal	{ cell: "LUT__10511" port: "in[0]" }
	terminal	{ cell: "LUT__10512" port: "in[2]" }
	terminal	{ cell: "LUT__10514" port: "in[2]" }
	terminal	{ cell: "LUT__10515" port: "in[2]" }
	terminal	{ cell: "LUT__10516" port: "in[2]" }
	terminal	{ cell: "LUT__10517" port: "in[2]" }
	terminal	{ cell: "LUT__10520" port: "in[2]" }
	terminal	{ cell: "LUT__10522" port: "in[2]" }
	terminal	{ cell: "LUT__10523" port: "in[2]" }
	terminal	{ cell: "LUT__10524" port: "in[2]" }
	terminal	{ cell: "LUT__10527" port: "in[0]" }
	terminal	{ cell: "LUT__10528" port: "in[2]" }
	terminal	{ cell: "LUT__10531" port: "in[2]" }
	terminal	{ cell: "LUT__10532" port: "in[0]" }
	terminal	{ cell: "LUT__10533" port: "in[2]" }
	terminal	{ cell: "LUT__10535" port: "in[2]" }
	terminal	{ cell: "LUT__10536" port: "in[2]" }
	terminal	{ cell: "LUT__10537" port: "in[2]" }
	terminal	{ cell: "LUT__10538" port: "in[2]" }
	terminal	{ cell: "LUT__10541" port: "in[2]" }
	terminal	{ cell: "LUT__10542" port: "in[2]" }
	terminal	{ cell: "LUT__10543" port: "in[2]" }
	terminal	{ cell: "LUT__10544" port: "in[2]" }
	terminal	{ cell: "LUT__10545" port: "in[2]" }
	terminal	{ cell: "LUT__10546" port: "in[2]" }
	terminal	{ cell: "LUT__10548" port: "in[2]" }
	terminal	{ cell: "LUT__10551" port: "in[2]" }
	terminal	{ cell: "LUT__10552" port: "in[2]" }
	terminal	{ cell: "LUT__10553" port: "in[2]" }
	terminal	{ cell: "LUT__10554" port: "in[2]" }
	terminal	{ cell: "LUT__10556" port: "in[2]" }
	terminal	{ cell: "LUT__10557" port: "in[2]" }
	terminal	{ cell: "LUT__10558" port: "in[2]" }
	terminal	{ cell: "LUT__10559" port: "in[2]" }
	terminal	{ cell: "LUT__10562" port: "in[2]" }
	terminal	{ cell: "LUT__10563" port: "in[2]" }
	terminal	{ cell: "LUT__10564" port: "in[2]" }
	terminal	{ cell: "LUT__10565" port: "in[2]" }
	terminal	{ cell: "LUT__10566" port: "in[2]" }
	terminal	{ cell: "LUT__10567" port: "in[2]" }
	terminal	{ cell: "LUT__10569" port: "in[2]" }
	terminal	{ cell: "LUT__10572" port: "in[2]" }
	terminal	{ cell: "LUT__10573" port: "in[2]" }
	terminal	{ cell: "LUT__10574" port: "in[2]" }
	terminal	{ cell: "LUT__10575" port: "in[2]" }
	terminal	{ cell: "LUT__10577" port: "in[2]" }
	terminal	{ cell: "LUT__10578" port: "in[2]" }
	terminal	{ cell: "LUT__10579" port: "in[2]" }
	terminal	{ cell: "LUT__10580" port: "in[2]" }
	terminal	{ cell: "LUT__10583" port: "in[2]" }
	terminal	{ cell: "LUT__10584" port: "in[2]" }
	terminal	{ cell: "LUT__10585" port: "in[2]" }
	terminal	{ cell: "LUT__10586" port: "in[2]" }
	terminal	{ cell: "LUT__10588" port: "in[2]" }
	terminal	{ cell: "LUT__10589" port: "in[2]" }
	terminal	{ cell: "LUT__10590" port: "in[2]" }
	terminal	{ cell: "LUT__10591" port: "in[2]" }
	terminal	{ cell: "LUT__10594" port: "in[2]" }
	terminal	{ cell: "LUT__10595" port: "in[2]" }
	terminal	{ cell: "LUT__10596" port: "in[2]" }
	terminal	{ cell: "LUT__10597" port: "in[2]" }
	terminal	{ cell: "LUT__10599" port: "in[2]" }
	terminal	{ cell: "LUT__10600" port: "in[2]" }
	terminal	{ cell: "LUT__10601" port: "in[2]" }
	terminal	{ cell: "LUT__10602" port: "in[2]" }
	terminal	{ cell: "LUT__10605" port: "in[2]" }
	terminal	{ cell: "LUT__10606" port: "in[2]" }
	terminal	{ cell: "LUT__10607" port: "in[2]" }
	terminal	{ cell: "LUT__10608" port: "in[2]" }
	terminal	{ cell: "LUT__10610" port: "in[2]" }
	terminal	{ cell: "LUT__10611" port: "in[2]" }
	terminal	{ cell: "LUT__10612" port: "in[2]" }
	terminal	{ cell: "LUT__10616" port: "in[2]" }
	terminal	{ cell: "LUT__10617" port: "in[2]" }
	terminal	{ cell: "LUT__10618" port: "in[2]" }
	terminal	{ cell: "LUT__10619" port: "in[2]" }
	terminal	{ cell: "LUT__10621" port: "in[2]" }
	terminal	{ cell: "LUT__10622" port: "in[2]" }
	terminal	{ cell: "LUT__10623" port: "in[2]" }
	terminal	{ cell: "LUT__10624" port: "in[2]" }
	terminal	{ cell: "LUT__10627" port: "in[2]" }
	terminal	{ cell: "LUT__10629" port: "in[2]" }
	terminal	{ cell: "LUT__10630" port: "in[2]" }
	terminal	{ cell: "LUT__10632" port: "in[2]" }
	terminal	{ cell: "LUT__10633" port: "in[2]" }
	terminal	{ cell: "LUT__10634" port: "in[2]" }
	terminal	{ cell: "LUT__10635" port: "in[2]" }
	terminal	{ cell: "LUT__10638" port: "in[2]" }
	terminal	{ cell: "LUT__10639" port: "in[2]" }
	terminal	{ cell: "LUT__10640" port: "in[2]" }
	terminal	{ cell: "LUT__10641" port: "in[2]" }
	terminal	{ cell: "LUT__10642" port: "in[2]" }
	terminal	{ cell: "LUT__10643" port: "in[2]" }
	terminal	{ cell: "LUT__10645" port: "in[2]" }
	terminal	{ cell: "LUT__10648" port: "in[2]" }
	terminal	{ cell: "LUT__10649" port: "in[2]" }
	terminal	{ cell: "LUT__10650" port: "in[2]" }
	terminal	{ cell: "LUT__10651" port: "in[2]" }
	terminal	{ cell: "LUT__10653" port: "in[2]" }
	terminal	{ cell: "LUT__10654" port: "in[2]" }
	terminal	{ cell: "LUT__10655" port: "in[2]" }
	terminal	{ cell: "LUT__10656" port: "in[2]" }
	terminal	{ cell: "LUT__10659" port: "in[2]" }
	terminal	{ cell: "LUT__10660" port: "in[0]" }
	terminal	{ cell: "LUT__10661" port: "in[2]" }
	terminal	{ cell: "LUT__10662" port: "in[2]" }
	terminal	{ cell: "LUT__10663" port: "in[2]" }
	terminal	{ cell: "LUT__10664" port: "in[2]" }
	terminal	{ cell: "LUT__10666" port: "in[0]" }
	terminal	{ cell: "LUT__10667" port: "in[2]" }
	terminal	{ cell: "LUT__10670" port: "in[2]" }
	terminal	{ cell: "LUT__10671" port: "in[2]" }
	terminal	{ cell: "LUT__10672" port: "in[2]" }
	terminal	{ cell: "LUT__10674" port: "in[2]" }
	terminal	{ cell: "LUT__10675" port: "in[2]" }
	terminal	{ cell: "LUT__10677" port: "in[2]" }
	terminal	{ cell: "LUT__10680" port: "in[2]" }
	terminal	{ cell: "LUT__10681" port: "in[2]" }
	terminal	{ cell: "LUT__10682" port: "in[2]" }
	terminal	{ cell: "LUT__10683" port: "in[2]" }
	terminal	{ cell: "LUT__10685" port: "in[2]" }
	terminal	{ cell: "LUT__10686" port: "in[2]" }
	terminal	{ cell: "LUT__10688" port: "in[2]" }
	terminal	{ cell: "LUT__10691" port: "in[2]" }
	terminal	{ cell: "LUT__10692" port: "in[2]" }
	terminal	{ cell: "LUT__10693" port: "in[2]" }
	terminal	{ cell: "LUT__10694" port: "in[2]" }
	terminal	{ cell: "LUT__10696" port: "in[2]" }
	terminal	{ cell: "LUT__10698" port: "in[2]" }
	terminal	{ cell: "LUT__10701" port: "in[2]" }
	terminal	{ cell: "LUT__10702" port: "in[2]" }
	terminal	{ cell: "LUT__10703" port: "in[2]" }
	terminal	{ cell: "LUT__10704" port: "in[2]" }
	terminal	{ cell: "LUT__10706" port: "in[2]" }
	terminal	{ cell: "LUT__10707" port: "in[2]" }
	terminal	{ cell: "LUT__10708" port: "in[2]" }
	terminal	{ cell: "LUT__10709" port: "in[2]" }
	terminal	{ cell: "LUT__10712" port: "in[2]" }
	terminal	{ cell: "LUT__10713" port: "in[2]" }
	terminal	{ cell: "LUT__10714" port: "in[2]" }
	terminal	{ cell: "LUT__10716" port: "in[2]" }
	terminal	{ cell: "LUT__10717" port: "in[2]" }
	terminal	{ cell: "LUT__10718" port: "in[2]" }
	terminal	{ cell: "LUT__10719" port: "in[2]" }
	terminal	{ cell: "LUT__10722" port: "in[2]" }
	terminal	{ cell: "LUT__10723" port: "in[2]" }
	terminal	{ cell: "LUT__10724" port: "in[2]" }
	terminal	{ cell: "LUT__10726" port: "in[2]" }
	terminal	{ cell: "LUT__10727" port: "in[2]" }
	terminal	{ cell: "LUT__10728" port: "in[2]" }
	terminal	{ cell: "LUT__10729" port: "in[2]" }
	terminal	{ cell: "LUT__10732" port: "in[2]" }
	terminal	{ cell: "LUT__10733" port: "in[2]" }
	terminal	{ cell: "LUT__10735" port: "in[2]" }
	terminal	{ cell: "LUT__10737" port: "in[2]" }
	terminal	{ cell: "LUT__10738" port: "in[2]" }
	terminal	{ cell: "LUT__10739" port: "in[2]" }
	terminal	{ cell: "LUT__10740" port: "in[2]" }
	terminal	{ cell: "LUT__10743" port: "in[2]" }
	terminal	{ cell: "LUT__10744" port: "in[2]" }
	terminal	{ cell: "LUT__10745" port: "in[2]" }
	terminal	{ cell: "LUT__10746" port: "in[2]" }
	terminal	{ cell: "LUT__10747" port: "in[2]" }
	terminal	{ cell: "LUT__10748" port: "in[2]" }
	terminal	{ cell: "LUT__10750" port: "in[2]" }
	terminal	{ cell: "LUT__10751" port: "in[2]" }
	terminal	{ cell: "LUT__10754" port: "in[2]" }
	terminal	{ cell: "LUT__10755" port: "in[2]" }
	terminal	{ cell: "LUT__10756" port: "in[2]" }
	terminal	{ cell: "LUT__10757" port: "in[2]" }
	terminal	{ cell: "LUT__10758" port: "in[2]" }
	terminal	{ cell: "LUT__10759" port: "in[2]" }
	terminal	{ cell: "LUT__10760" port: "in[2]" }
	terminal	{ cell: "LUT__10764" port: "in[2]" }
	terminal	{ cell: "LUT__10765" port: "in[2]" }
	terminal	{ cell: "LUT__10766" port: "in[2]" }
	terminal	{ cell: "LUT__10768" port: "in[2]" }
	terminal	{ cell: "LUT__10769" port: "in[2]" }
	terminal	{ cell: "LUT__10770" port: "in[2]" }
	terminal	{ cell: "LUT__10771" port: "in[2]" }
	terminal	{ cell: "LUT__10774" port: "in[2]" }
	terminal	{ cell: "LUT__10775" port: "in[2]" }
	terminal	{ cell: "LUT__10776" port: "in[2]" }
	terminal	{ cell: "LUT__10778" port: "in[2]" }
	terminal	{ cell: "LUT__10779" port: "in[2]" }
	terminal	{ cell: "LUT__10780" port: "in[2]" }
	terminal	{ cell: "LUT__10781" port: "in[2]" }
	terminal	{ cell: "LUT__10784" port: "in[2]" }
	terminal	{ cell: "LUT__10785" port: "in[2]" }
	terminal	{ cell: "LUT__10786" port: "in[2]" }
	terminal	{ cell: "LUT__10787" port: "in[2]" }
	terminal	{ cell: "LUT__10789" port: "in[2]" }
	terminal	{ cell: "LUT__10790" port: "in[2]" }
	terminal	{ cell: "LUT__10791" port: "in[2]" }
	terminal	{ cell: "LUT__10792" port: "in[2]" }
	terminal	{ cell: "LUT__10795" port: "in[2]" }
	terminal	{ cell: "LUT__10796" port: "in[2]" }
	terminal	{ cell: "LUT__10797" port: "in[2]" }
	terminal	{ cell: "LUT__10798" port: "in[2]" }
	terminal	{ cell: "LUT__10800" port: "in[2]" }
	terminal	{ cell: "LUT__10801" port: "in[2]" }
	terminal	{ cell: "LUT__10802" port: "in[2]" }
	terminal	{ cell: "LUT__10803" port: "in[2]" }
	terminal	{ cell: "LUT__10806" port: "in[2]" }
	terminal	{ cell: "LUT__10807" port: "in[2]" }
	terminal	{ cell: "LUT__10808" port: "in[2]" }
	terminal	{ cell: "LUT__10809" port: "in[2]" }
	terminal	{ cell: "LUT__10811" port: "in[2]" }
	terminal	{ cell: "LUT__10812" port: "in[2]" }
	terminal	{ cell: "LUT__10813" port: "in[2]" }
	terminal	{ cell: "LUT__10814" port: "in[2]" }
	terminal	{ cell: "LUT__10817" port: "in[2]" }
	terminal	{ cell: "LUT__10818" port: "in[2]" }
	terminal	{ cell: "LUT__10819" port: "in[2]" }
	terminal	{ cell: "LUT__10820" port: "in[2]" }
	terminal	{ cell: "LUT__10821" port: "in[2]" }
	terminal	{ cell: "LUT__10822" port: "in[2]" }
	terminal	{ cell: "LUT__10824" port: "in[2]" }
	terminal	{ cell: "LUT__10974" port: "in[2]" }
	terminal	{ cell: "LUT__11033" port: "in[1]" }
	terminal	{ cell: "LUT__11322" port: "in[1]" }
	terminal	{ cell: "LUT__11325" port: "in[1]" }
	terminal	{ cell: "LUT__11328" port: "in[1]" }
	terminal	{ cell: "LUT__11331" port: "in[1]" }
	terminal	{ cell: "LUT__11334" port: "in[1]" }
	terminal	{ cell: "LUT__11337" port: "in[1]" }
	terminal	{ cell: "LUT__11340" port: "in[1]" }
	terminal	{ cell: "LUT__11343" port: "in[1]" }
	terminal	{ cell: "LUT__11346" port: "in[1]" }
	terminal	{ cell: "LUT__11348" port: "in[1]" }
	terminal	{ cell: "LUT__11350" port: "in[1]" }
	terminal	{ cell: "LUT__11352" port: "in[1]" }
	terminal	{ cell: "LUT__11354" port: "in[1]" }
	terminal	{ cell: "LUT__11356" port: "in[1]" }
	terminal	{ cell: "LUT__11358" port: "in[1]" }
	terminal	{ cell: "LUT__11360" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8941" port: "in[1]" }
	terminal	{ cell: "LUT__9500" port: "in[2]" }
	terminal	{ cell: "LUT__9501" port: "in[2]" }
	terminal	{ cell: "LUT__9503" port: "in[2]" }
	terminal	{ cell: "LUT__9505" port: "in[2]" }
	terminal	{ cell: "LUT__9508" port: "in[2]" }
	terminal	{ cell: "LUT__9510" port: "in[2]" }
	terminal	{ cell: "LUT__9512" port: "in[2]" }
	terminal	{ cell: "LUT__9514" port: "in[2]" }
	terminal	{ cell: "LUT__9520" port: "in[2]" }
	terminal	{ cell: "LUT__9521" port: "in[2]" }
	terminal	{ cell: "LUT__9522" port: "in[2]" }
	terminal	{ cell: "LUT__9523" port: "in[2]" }
	terminal	{ cell: "LUT__9525" port: "in[2]" }
	terminal	{ cell: "LUT__9526" port: "in[2]" }
	terminal	{ cell: "LUT__9527" port: "in[2]" }
	terminal	{ cell: "LUT__9528" port: "in[2]" }
	terminal	{ cell: "LUT__9531" port: "in[2]" }
	terminal	{ cell: "LUT__9532" port: "in[2]" }
	terminal	{ cell: "LUT__9533" port: "in[2]" }
	terminal	{ cell: "LUT__9534" port: "in[2]" }
	terminal	{ cell: "LUT__9536" port: "in[2]" }
	terminal	{ cell: "LUT__9537" port: "in[2]" }
	terminal	{ cell: "LUT__9538" port: "in[2]" }
	terminal	{ cell: "LUT__9539" port: "in[2]" }
	terminal	{ cell: "LUT__9542" port: "in[2]" }
	terminal	{ cell: "LUT__9543" port: "in[2]" }
	terminal	{ cell: "LUT__9544" port: "in[2]" }
	terminal	{ cell: "LUT__9545" port: "in[2]" }
	terminal	{ cell: "LUT__9547" port: "in[2]" }
	terminal	{ cell: "LUT__9548" port: "in[2]" }
	terminal	{ cell: "LUT__9549" port: "in[2]" }
	terminal	{ cell: "LUT__9550" port: "in[2]" }
	terminal	{ cell: "LUT__9553" port: "in[2]" }
	terminal	{ cell: "LUT__9554" port: "in[2]" }
	terminal	{ cell: "LUT__9555" port: "in[2]" }
	terminal	{ cell: "LUT__9556" port: "in[2]" }
	terminal	{ cell: "LUT__9558" port: "in[2]" }
	terminal	{ cell: "LUT__9559" port: "in[2]" }
	terminal	{ cell: "LUT__9560" port: "in[2]" }
	terminal	{ cell: "LUT__9561" port: "in[2]" }
	terminal	{ cell: "LUT__9564" port: "in[2]" }
	terminal	{ cell: "LUT__9565" port: "in[2]" }
	terminal	{ cell: "LUT__9566" port: "in[2]" }
	terminal	{ cell: "LUT__9567" port: "in[2]" }
	terminal	{ cell: "LUT__9568" port: "in[2]" }
	terminal	{ cell: "LUT__9569" port: "in[2]" }
	terminal	{ cell: "LUT__9571" port: "in[2]" }
	terminal	{ cell: "LUT__9572" port: "in[2]" }
	terminal	{ cell: "LUT__9575" port: "in[2]" }
	terminal	{ cell: "LUT__9576" port: "in[2]" }
	terminal	{ cell: "LUT__9577" port: "in[2]" }
	terminal	{ cell: "LUT__9578" port: "in[2]" }
	terminal	{ cell: "LUT__9580" port: "in[2]" }
	terminal	{ cell: "LUT__9581" port: "in[2]" }
	terminal	{ cell: "LUT__9582" port: "in[2]" }
	terminal	{ cell: "LUT__9583" port: "in[2]" }
	terminal	{ cell: "LUT__9592" port: "in[2]" }
	terminal	{ cell: "LUT__9593" port: "in[2]" }
	terminal	{ cell: "LUT__9594" port: "in[2]" }
	terminal	{ cell: "LUT__9595" port: "in[2]" }
	terminal	{ cell: "LUT__9597" port: "in[2]" }
	terminal	{ cell: "LUT__9598" port: "in[2]" }
	terminal	{ cell: "LUT__9599" port: "in[2]" }
	terminal	{ cell: "LUT__9600" port: "in[2]" }
	terminal	{ cell: "LUT__9601" port: "in[2]" }
	terminal	{ cell: "LUT__9603" port: "in[2]" }
	terminal	{ cell: "LUT__9604" port: "in[2]" }
	terminal	{ cell: "LUT__9605" port: "in[2]" }
	terminal	{ cell: "LUT__9606" port: "in[2]" }
	terminal	{ cell: "LUT__9609" port: "in[2]" }
	terminal	{ cell: "LUT__9610" port: "in[2]" }
	terminal	{ cell: "LUT__9611" port: "in[2]" }
	terminal	{ cell: "LUT__9612" port: "in[2]" }
	terminal	{ cell: "LUT__9613" port: "in[2]" }
	terminal	{ cell: "LUT__9614" port: "in[2]" }
	terminal	{ cell: "LUT__9618" port: "in[2]" }
	terminal	{ cell: "LUT__9620" port: "in[2]" }
	terminal	{ cell: "LUT__9621" port: "in[2]" }
	terminal	{ cell: "LUT__9622" port: "in[2]" }
	terminal	{ cell: "LUT__9623" port: "in[2]" }
	terminal	{ cell: "LUT__9625" port: "in[2]" }
	terminal	{ cell: "LUT__9626" port: "in[2]" }
	terminal	{ cell: "LUT__9627" port: "in[2]" }
	terminal	{ cell: "LUT__9628" port: "in[2]" }
	terminal	{ cell: "LUT__9631" port: "in[2]" }
	terminal	{ cell: "LUT__9632" port: "in[2]" }
	terminal	{ cell: "LUT__9633" port: "in[2]" }
	terminal	{ cell: "LUT__9634" port: "in[2]" }
	terminal	{ cell: "LUT__9636" port: "in[2]" }
	terminal	{ cell: "LUT__9637" port: "in[2]" }
	terminal	{ cell: "LUT__9638" port: "in[2]" }
	terminal	{ cell: "LUT__9639" port: "in[2]" }
	terminal	{ cell: "LUT__9642" port: "in[2]" }
	terminal	{ cell: "LUT__9643" port: "in[2]" }
	terminal	{ cell: "LUT__9644" port: "in[2]" }
	terminal	{ cell: "LUT__9645" port: "in[2]" }
	terminal	{ cell: "LUT__9647" port: "in[2]" }
	terminal	{ cell: "LUT__9648" port: "in[2]" }
	terminal	{ cell: "LUT__9649" port: "in[2]" }
	terminal	{ cell: "LUT__9650" port: "in[2]" }
	terminal	{ cell: "LUT__9653" port: "in[2]" }
	terminal	{ cell: "LUT__9654" port: "in[2]" }
	terminal	{ cell: "LUT__9655" port: "in[2]" }
	terminal	{ cell: "LUT__9656" port: "in[2]" }
	terminal	{ cell: "LUT__9658" port: "in[2]" }
	terminal	{ cell: "LUT__9659" port: "in[2]" }
	terminal	{ cell: "LUT__9660" port: "in[2]" }
	terminal	{ cell: "LUT__9661" port: "in[2]" }
	terminal	{ cell: "LUT__9664" port: "in[2]" }
	terminal	{ cell: "LUT__9665" port: "in[2]" }
	terminal	{ cell: "LUT__9666" port: "in[2]" }
	terminal	{ cell: "LUT__9667" port: "in[2]" }
	terminal	{ cell: "LUT__9669" port: "in[2]" }
	terminal	{ cell: "LUT__9670" port: "in[2]" }
	terminal	{ cell: "LUT__9671" port: "in[2]" }
	terminal	{ cell: "LUT__9672" port: "in[2]" }
	terminal	{ cell: "LUT__9675" port: "in[2]" }
	terminal	{ cell: "LUT__9676" port: "in[2]" }
	terminal	{ cell: "LUT__9677" port: "in[2]" }
	terminal	{ cell: "LUT__9678" port: "in[2]" }
	terminal	{ cell: "LUT__9680" port: "in[2]" }
	terminal	{ cell: "LUT__9681" port: "in[2]" }
	terminal	{ cell: "LUT__9682" port: "in[2]" }
	terminal	{ cell: "LUT__9683" port: "in[2]" }
	terminal	{ cell: "LUT__9686" port: "in[2]" }
	terminal	{ cell: "LUT__9687" port: "in[2]" }
	terminal	{ cell: "LUT__9688" port: "in[2]" }
	terminal	{ cell: "LUT__9689" port: "in[2]" }
	terminal	{ cell: "LUT__9691" port: "in[2]" }
	terminal	{ cell: "LUT__9692" port: "in[2]" }
	terminal	{ cell: "LUT__9693" port: "in[2]" }
	terminal	{ cell: "LUT__9694" port: "in[2]" }
	terminal	{ cell: "LUT__9697" port: "in[2]" }
	terminal	{ cell: "LUT__9698" port: "in[2]" }
	terminal	{ cell: "LUT__9699" port: "in[2]" }
	terminal	{ cell: "LUT__9700" port: "in[2]" }
	terminal	{ cell: "LUT__9701" port: "in[2]" }
	terminal	{ cell: "LUT__9704" port: "in[2]" }
	terminal	{ cell: "LUT__9705" port: "in[2]" }
	terminal	{ cell: "LUT__9706" port: "in[2]" }
	terminal	{ cell: "LUT__9707" port: "in[2]" }
	terminal	{ cell: "LUT__9709" port: "in[2]" }
	terminal	{ cell: "LUT__9710" port: "in[2]" }
	terminal	{ cell: "LUT__9711" port: "in[2]" }
	terminal	{ cell: "LUT__9712" port: "in[2]" }
	terminal	{ cell: "LUT__9715" port: "in[1]" }
	terminal	{ cell: "LUT__9716" port: "in[1]" }
	terminal	{ cell: "LUT__9717" port: "in[1]" }
	terminal	{ cell: "LUT__9718" port: "in[2]" }
	terminal	{ cell: "LUT__9719" port: "in[2]" }
	terminal	{ cell: "LUT__9720" port: "in[2]" }
	terminal	{ cell: "LUT__9722" port: "in[2]" }
	terminal	{ cell: "LUT__9724" port: "in[2]" }
	terminal	{ cell: "LUT__9725" port: "in[2]" }
	terminal	{ cell: "LUT__9726" port: "in[2]" }
	terminal	{ cell: "LUT__9727" port: "in[2]" }
	terminal	{ cell: "LUT__9729" port: "in[2]" }
	terminal	{ cell: "LUT__9730" port: "in[2]" }
	terminal	{ cell: "LUT__9731" port: "in[2]" }
	terminal	{ cell: "LUT__9732" port: "in[2]" }
	terminal	{ cell: "LUT__9735" port: "in[2]" }
	terminal	{ cell: "LUT__9736" port: "in[2]" }
	terminal	{ cell: "LUT__9737" port: "in[2]" }
	terminal	{ cell: "LUT__9738" port: "in[2]" }
	terminal	{ cell: "LUT__9740" port: "in[2]" }
	terminal	{ cell: "LUT__9741" port: "in[2]" }
	terminal	{ cell: "LUT__9742" port: "in[2]" }
	terminal	{ cell: "LUT__9743" port: "in[2]" }
	terminal	{ cell: "LUT__9746" port: "in[2]" }
	terminal	{ cell: "LUT__9747" port: "in[2]" }
	terminal	{ cell: "LUT__9748" port: "in[2]" }
	terminal	{ cell: "LUT__9749" port: "in[2]" }
	terminal	{ cell: "LUT__9751" port: "in[2]" }
	terminal	{ cell: "LUT__9752" port: "in[2]" }
	terminal	{ cell: "LUT__9753" port: "in[2]" }
	terminal	{ cell: "LUT__9754" port: "in[2]" }
	terminal	{ cell: "LUT__9757" port: "in[2]" }
	terminal	{ cell: "LUT__9758" port: "in[2]" }
	terminal	{ cell: "LUT__9759" port: "in[2]" }
	terminal	{ cell: "LUT__9760" port: "in[2]" }
	terminal	{ cell: "LUT__9761" port: "in[2]" }
	terminal	{ cell: "LUT__9762" port: "in[2]" }
	terminal	{ cell: "LUT__9764" port: "in[2]" }
	terminal	{ cell: "LUT__9765" port: "in[2]" }
	terminal	{ cell: "LUT__9768" port: "in[2]" }
	terminal	{ cell: "LUT__9769" port: "in[2]" }
	terminal	{ cell: "LUT__9770" port: "in[2]" }
	terminal	{ cell: "LUT__9771" port: "in[2]" }
	terminal	{ cell: "LUT__9772" port: "in[2]" }
	terminal	{ cell: "LUT__9773" port: "in[2]" }
	terminal	{ cell: "LUT__9777" port: "in[2]" }
	terminal	{ cell: "LUT__9779" port: "in[2]" }
	terminal	{ cell: "LUT__9780" port: "in[2]" }
	terminal	{ cell: "LUT__9781" port: "in[2]" }
	terminal	{ cell: "LUT__9783" port: "in[2]" }
	terminal	{ cell: "LUT__9784" port: "in[2]" }
	terminal	{ cell: "LUT__9785" port: "in[2]" }
	terminal	{ cell: "LUT__9786" port: "in[2]" }
	terminal	{ cell: "LUT__9789" port: "in[2]" }
	terminal	{ cell: "LUT__9790" port: "in[2]" }
	terminal	{ cell: "LUT__9791" port: "in[2]" }
	terminal	{ cell: "LUT__9792" port: "in[2]" }
	terminal	{ cell: "LUT__9794" port: "in[2]" }
	terminal	{ cell: "LUT__9795" port: "in[2]" }
	terminal	{ cell: "LUT__9796" port: "in[2]" }
	terminal	{ cell: "LUT__9797" port: "in[2]" }
	terminal	{ cell: "LUT__9802" port: "in[2]" }
	terminal	{ cell: "LUT__9803" port: "in[2]" }
	terminal	{ cell: "LUT__9804" port: "in[2]" }
	terminal	{ cell: "LUT__9805" port: "in[2]" }
	terminal	{ cell: "LUT__9806" port: "in[2]" }
	terminal	{ cell: "LUT__9807" port: "in[2]" }
	terminal	{ cell: "LUT__9810" port: "in[2]" }
	terminal	{ cell: "LUT__9811" port: "in[2]" }
	terminal	{ cell: "LUT__9812" port: "in[2]" }
	terminal	{ cell: "LUT__9813" port: "in[2]" }
	terminal	{ cell: "LUT__9814" port: "in[2]" }
	terminal	{ cell: "LUT__9816" port: "in[2]" }
	terminal	{ cell: "LUT__9817" port: "in[2]" }
	terminal	{ cell: "LUT__9818" port: "in[2]" }
	terminal	{ cell: "LUT__9819" port: "in[2]" }
	terminal	{ cell: "LUT__9822" port: "in[2]" }
	terminal	{ cell: "LUT__9823" port: "in[2]" }
	terminal	{ cell: "LUT__9824" port: "in[2]" }
	terminal	{ cell: "LUT__9825" port: "in[2]" }
	terminal	{ cell: "LUT__9827" port: "in[2]" }
	terminal	{ cell: "LUT__9828" port: "in[2]" }
	terminal	{ cell: "LUT__9829" port: "in[2]" }
	terminal	{ cell: "LUT__9830" port: "in[2]" }
	terminal	{ cell: "LUT__9833" port: "in[2]" }
	terminal	{ cell: "LUT__9834" port: "in[2]" }
	terminal	{ cell: "LUT__9835" port: "in[2]" }
	terminal	{ cell: "LUT__9836" port: "in[2]" }
	terminal	{ cell: "LUT__9838" port: "in[2]" }
	terminal	{ cell: "LUT__9839" port: "in[2]" }
	terminal	{ cell: "LUT__9840" port: "in[2]" }
	terminal	{ cell: "LUT__9841" port: "in[2]" }
	terminal	{ cell: "LUT__9844" port: "in[2]" }
	terminal	{ cell: "LUT__9845" port: "in[2]" }
	terminal	{ cell: "LUT__9846" port: "in[2]" }
	terminal	{ cell: "LUT__9847" port: "in[2]" }
	terminal	{ cell: "LUT__9849" port: "in[2]" }
	terminal	{ cell: "LUT__9850" port: "in[2]" }
	terminal	{ cell: "LUT__9851" port: "in[2]" }
	terminal	{ cell: "LUT__9852" port: "in[2]" }
	terminal	{ cell: "LUT__9855" port: "in[2]" }
	terminal	{ cell: "LUT__9856" port: "in[2]" }
	terminal	{ cell: "LUT__9857" port: "in[2]" }
	terminal	{ cell: "LUT__9858" port: "in[2]" }
	terminal	{ cell: "LUT__9859" port: "in[2]" }
	terminal	{ cell: "LUT__9860" port: "in[2]" }
	terminal	{ cell: "LUT__9862" port: "in[2]" }
	terminal	{ cell: "LUT__9865" port: "in[2]" }
	terminal	{ cell: "LUT__9866" port: "in[2]" }
	terminal	{ cell: "LUT__9867" port: "in[2]" }
	terminal	{ cell: "LUT__9869" port: "in[2]" }
	terminal	{ cell: "LUT__9870" port: "in[2]" }
	terminal	{ cell: "LUT__9871" port: "in[2]" }
	terminal	{ cell: "LUT__9872" port: "in[2]" }
	terminal	{ cell: "LUT__9875" port: "in[2]" }
	terminal	{ cell: "LUT__9876" port: "in[2]" }
	terminal	{ cell: "LUT__9877" port: "in[2]" }
	terminal	{ cell: "LUT__9878" port: "in[2]" }
	terminal	{ cell: "LUT__9879" port: "in[2]" }
	terminal	{ cell: "LUT__9880" port: "in[2]" }
	terminal	{ cell: "LUT__9881" port: "in[2]" }
	terminal	{ cell: "LUT__9884" port: "in[2]" }
	terminal	{ cell: "LUT__9885" port: "in[2]" }
	terminal	{ cell: "LUT__9886" port: "in[2]" }
	terminal	{ cell: "LUT__9888" port: "in[2]" }
	terminal	{ cell: "LUT__9889" port: "in[2]" }
	terminal	{ cell: "LUT__9890" port: "in[2]" }
	terminal	{ cell: "LUT__9891" port: "in[2]" }
	terminal	{ cell: "LUT__9894" port: "in[2]" }
	terminal	{ cell: "LUT__9895" port: "in[2]" }
	terminal	{ cell: "LUT__9896" port: "in[2]" }
	terminal	{ cell: "LUT__9897" port: "in[2]" }
	terminal	{ cell: "LUT__9898" port: "in[2]" }
	terminal	{ cell: "LUT__9899" port: "in[2]" }
	terminal	{ cell: "LUT__9900" port: "in[2]" }
	terminal	{ cell: "LUT__9904" port: "in[2]" }
	terminal	{ cell: "LUT__9905" port: "in[2]" }
	terminal	{ cell: "LUT__9906" port: "in[2]" }
	terminal	{ cell: "LUT__9907" port: "in[2]" }
	terminal	{ cell: "LUT__9910" port: "in[2]" }
	terminal	{ cell: "LUT__9912" port: "in[2]" }
	terminal	{ cell: "LUT__9913" port: "in[2]" }
	terminal	{ cell: "LUT__9914" port: "in[2]" }
	terminal	{ cell: "LUT__9915" port: "in[2]" }
	terminal	{ cell: "LUT__9917" port: "in[2]" }
	terminal	{ cell: "LUT__9918" port: "in[2]" }
	terminal	{ cell: "LUT__9919" port: "in[2]" }
	terminal	{ cell: "LUT__9923" port: "in[2]" }
	terminal	{ cell: "LUT__9924" port: "in[2]" }
	terminal	{ cell: "LUT__9925" port: "in[2]" }
	terminal	{ cell: "LUT__9927" port: "in[2]" }
	terminal	{ cell: "LUT__9928" port: "in[2]" }
	terminal	{ cell: "LUT__9929" port: "in[2]" }
	terminal	{ cell: "LUT__9930" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8937" port: "in[1]" }
	terminal	{ cell: "LUT__10827" port: "in[2]" }
	terminal	{ cell: "LUT__10831" port: "in[2]" }
	terminal	{ cell: "LUT__10833" port: "in[2]" }
	terminal	{ cell: "LUT__10835" port: "in[3]" }
	terminal	{ cell: "LUT__10836" port: "in[2]" }
	terminal	{ cell: "LUT__10838" port: "in[3]" }
	terminal	{ cell: "LUT__10839" port: "in[3]" }
	terminal	{ cell: "LUT__10840" port: "in[3]" }
	terminal	{ cell: "LUT__10841" port: "in[3]" }
	terminal	{ cell: "LUT__10842" port: "in[2]" }
	terminal	{ cell: "LUT__10844" port: "in[2]" }
	terminal	{ cell: "LUT__10846" port: "in[2]" }
	terminal	{ cell: "LUT__10848" port: "in[2]" }
	terminal	{ cell: "LUT__10850" port: "in[2]" }
	terminal	{ cell: "LUT__10852" port: "in[2]" }
	terminal	{ cell: "LUT__10854" port: "in[2]" }
	terminal	{ cell: "LUT__10856" port: "in[2]" }
	terminal	{ cell: "LUT__10858" port: "in[2]" }
	terminal	{ cell: "LUT__10860" port: "in[2]" }
	terminal	{ cell: "LUT__10862" port: "in[2]" }
	terminal	{ cell: "LUT__10864" port: "in[2]" }
	terminal	{ cell: "LUT__10866" port: "in[2]" }
	terminal	{ cell: "LUT__10868" port: "in[2]" }
	terminal	{ cell: "LUT__10870" port: "in[2]" }
	terminal	{ cell: "LUT__10872" port: "in[2]" }
	terminal	{ cell: "LUT__10874" port: "in[2]" }
	terminal	{ cell: "LUT__10876" port: "in[2]" }
	terminal	{ cell: "LUT__10878" port: "in[2]" }
	terminal	{ cell: "LUT__10880" port: "in[2]" }
	terminal	{ cell: "LUT__10882" port: "in[2]" }
	terminal	{ cell: "LUT__10884" port: "in[2]" }
	terminal	{ cell: "LUT__10886" port: "in[2]" }
	terminal	{ cell: "LUT__10888" port: "in[2]" }
	terminal	{ cell: "LUT__10890" port: "in[2]" }
	terminal	{ cell: "LUT__10892" port: "in[2]" }
	terminal	{ cell: "LUT__10894" port: "in[2]" }
	terminal	{ cell: "LUT__10896" port: "in[2]" }
	terminal	{ cell: "LUT__10898" port: "in[2]" }
	terminal	{ cell: "LUT__10900" port: "in[2]" }
	terminal	{ cell: "LUT__10902" port: "in[2]" }
	terminal	{ cell: "LUT__10904" port: "in[2]" }
	terminal	{ cell: "LUT__10906" port: "in[2]" }
	terminal	{ cell: "LUT__10908" port: "in[2]" }
	terminal	{ cell: "LUT__10910" port: "in[2]" }
	terminal	{ cell: "LUT__10912" port: "in[2]" }
	terminal	{ cell: "LUT__10914" port: "in[2]" }
	terminal	{ cell: "LUT__10916" port: "in[2]" }
	terminal	{ cell: "LUT__10918" port: "in[2]" }
	terminal	{ cell: "LUT__10920" port: "in[0]" }
	terminal	{ cell: "LUT__10921" port: "in[0]" }
	terminal	{ cell: "LUT__10922" port: "in[0]" }
	terminal	{ cell: "LUT__10923" port: "in[0]" }
	terminal	{ cell: "LUT__10924" port: "in[0]" }
	terminal	{ cell: "LUT__10925" port: "in[0]" }
	terminal	{ cell: "LUT__10926" port: "in[0]" }
	terminal	{ cell: "LUT__10927" port: "in[0]" }
	terminal	{ cell: "LUT__10928" port: "in[0]" }
	terminal	{ cell: "LUT__10929" port: "in[0]" }
	terminal	{ cell: "LUT__10930" port: "in[0]" }
	terminal	{ cell: "LUT__10931" port: "in[0]" }
	terminal	{ cell: "LUT__10932" port: "in[0]" }
	terminal	{ cell: "LUT__10933" port: "in[0]" }
	terminal	{ cell: "LUT__10934" port: "in[0]" }
	terminal	{ cell: "LUT__10935" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8937" port: "in[2]" }
	terminal	{ cell: "LUT__10828" port: "in[2]" }
	terminal	{ cell: "LUT__10832" port: "in[2]" }
	terminal	{ cell: "LUT__10834" port: "in[2]" }
	terminal	{ cell: "LUT__10835" port: "in[2]" }
	terminal	{ cell: "LUT__10837" port: "in[2]" }
	terminal	{ cell: "LUT__10838" port: "in[2]" }
	terminal	{ cell: "LUT__10839" port: "in[2]" }
	terminal	{ cell: "LUT__10840" port: "in[2]" }
	terminal	{ cell: "LUT__10841" port: "in[2]" }
	terminal	{ cell: "LUT__10843" port: "in[2]" }
	terminal	{ cell: "LUT__10845" port: "in[2]" }
	terminal	{ cell: "LUT__10847" port: "in[2]" }
	terminal	{ cell: "LUT__10849" port: "in[2]" }
	terminal	{ cell: "LUT__10851" port: "in[2]" }
	terminal	{ cell: "LUT__10853" port: "in[2]" }
	terminal	{ cell: "LUT__10855" port: "in[2]" }
	terminal	{ cell: "LUT__10857" port: "in[2]" }
	terminal	{ cell: "LUT__10859" port: "in[2]" }
	terminal	{ cell: "LUT__10861" port: "in[2]" }
	terminal	{ cell: "LUT__10863" port: "in[2]" }
	terminal	{ cell: "LUT__10865" port: "in[2]" }
	terminal	{ cell: "LUT__10867" port: "in[2]" }
	terminal	{ cell: "LUT__10869" port: "in[2]" }
	terminal	{ cell: "LUT__10871" port: "in[2]" }
	terminal	{ cell: "LUT__10873" port: "in[2]" }
	terminal	{ cell: "LUT__10875" port: "in[2]" }
	terminal	{ cell: "LUT__10877" port: "in[2]" }
	terminal	{ cell: "LUT__10879" port: "in[2]" }
	terminal	{ cell: "LUT__10881" port: "in[2]" }
	terminal	{ cell: "LUT__10883" port: "in[2]" }
	terminal	{ cell: "LUT__10885" port: "in[2]" }
	terminal	{ cell: "LUT__10887" port: "in[2]" }
	terminal	{ cell: "LUT__10889" port: "in[2]" }
	terminal	{ cell: "LUT__10891" port: "in[2]" }
	terminal	{ cell: "LUT__10893" port: "in[2]" }
	terminal	{ cell: "LUT__10895" port: "in[2]" }
	terminal	{ cell: "LUT__10897" port: "in[2]" }
	terminal	{ cell: "LUT__10899" port: "in[2]" }
	terminal	{ cell: "LUT__10901" port: "in[2]" }
	terminal	{ cell: "LUT__10903" port: "in[2]" }
	terminal	{ cell: "LUT__10905" port: "in[2]" }
	terminal	{ cell: "LUT__10907" port: "in[2]" }
	terminal	{ cell: "LUT__10909" port: "in[2]" }
	terminal	{ cell: "LUT__10911" port: "in[2]" }
	terminal	{ cell: "LUT__10913" port: "in[2]" }
	terminal	{ cell: "LUT__10915" port: "in[2]" }
	terminal	{ cell: "LUT__10917" port: "in[2]" }
	terminal	{ cell: "LUT__10919" port: "in[2]" }
	terminal	{ cell: "LUT__10920" port: "in[3]" }
	terminal	{ cell: "LUT__10921" port: "in[3]" }
	terminal	{ cell: "LUT__10922" port: "in[3]" }
	terminal	{ cell: "LUT__10923" port: "in[3]" }
	terminal	{ cell: "LUT__10924" port: "in[3]" }
	terminal	{ cell: "LUT__10925" port: "in[3]" }
	terminal	{ cell: "LUT__10926" port: "in[3]" }
	terminal	{ cell: "LUT__10927" port: "in[3]" }
	terminal	{ cell: "LUT__10928" port: "in[3]" }
	terminal	{ cell: "LUT__10929" port: "in[3]" }
	terminal	{ cell: "LUT__10930" port: "in[3]" }
	terminal	{ cell: "LUT__10931" port: "in[3]" }
	terminal	{ cell: "LUT__10932" port: "in[1]" }
	terminal	{ cell: "LUT__10933" port: "in[1]" }
	terminal	{ cell: "LUT__10934" port: "in[1]" }
	terminal	{ cell: "LUT__10935" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8937" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8938" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8940" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8941" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8938" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8940" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8941" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8940" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__8940" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__10829" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__8943" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__8943" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "oTestPort[10]~FF" port: "D" }
 }
net {
	name: "oTestPort[10]"
	terminal	{ cell: "oTestPort[10]~FF" port: "Q" }
	terminal	{ cell: "oTestPort[10]" port: "outpad" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "Q" }
	terminal	{ cell: "LUT__8936" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__9491" port: "in[2]" }
	terminal	{ cell: "LUT__9496" port: "in[0]" }
	terminal	{ cell: "LUT__9498" port: "in[3]" }
	terminal	{ cell: "LUT__9502" port: "in[1]" }
	terminal	{ cell: "LUT__9504" port: "in[0]" }
	terminal	{ cell: "LUT__9507" port: "in[0]" }
	terminal	{ cell: "LUT__9509" port: "in[0]" }
	terminal	{ cell: "LUT__9511" port: "in[0]" }
	terminal	{ cell: "LUT__9513" port: "in[2]" }
	terminal	{ cell: "LUT__9517" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10977" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__9538" port: "in[1]" }
	terminal	{ cell: "LUT__9650" port: "in[0]" }
	terminal	{ cell: "LUT__10200" port: "in[1]" }
	terminal	{ cell: "LUT__10269" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__9550" port: "in[1]" }
	terminal	{ cell: "LUT__9655" port: "in[0]" }
	terminal	{ cell: "LUT__10213" port: "in[1]" }
	terminal	{ cell: "LUT__10280" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__9555" port: "in[1]" }
	terminal	{ cell: "LUT__9670" port: "in[0]" }
	terminal	{ cell: "LUT__10223" port: "in[1]" }
	terminal	{ cell: "LUT__10296" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__9565" port: "in[1]" }
	terminal	{ cell: "LUT__9675" port: "in[0]" }
	terminal	{ cell: "LUT__10236" port: "in[1]" }
	terminal	{ cell: "LUT__10306" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__9577" port: "in[1]" }
	terminal	{ cell: "LUT__9692" port: "in[0]" }
	terminal	{ cell: "LUT__10248" port: "in[1]" }
	terminal	{ cell: "LUT__10327" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__9586" port: "in[2]" }
	terminal	{ cell: "LUT__10260" port: "in[1]" }
	terminal	{ cell: "LUT__10335" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__9601" port: "in[1]" }
	terminal	{ cell: "LUT__9704" port: "in[0]" }
	terminal	{ cell: "LUT__10269" port: "in[1]" }
	terminal	{ cell: "LUT__10349" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__9614" port: "in[1]" }
	terminal	{ cell: "LUT__9715" port: "in[0]" }
	terminal	{ cell: "LUT__10280" port: "in[1]" }
	terminal	{ cell: "LUT__10360" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__9532" port: "in[1]" }
	terminal	{ cell: "LUT__9538" port: "in[0]" }
	terminal	{ cell: "LUT__9643" port: "in[0]" }
	terminal	{ cell: "LUT__9650" port: "in[1]" }
	terminal	{ cell: "LUT__9940" port: "in[1]" }
	terminal	{ cell: "LUT__9965" port: "in[0]" }
	terminal	{ cell: "LUT__10203" port: "in[1]" }
	terminal	{ cell: "LUT__10270" port: "in[0]" }
	terminal	{ cell: "LUT__10296" port: "in[1]" }
	terminal	{ cell: "LUT__10441" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__9543" port: "in[1]" }
	terminal	{ cell: "LUT__9550" port: "in[0]" }
	terminal	{ cell: "LUT__9654" port: "in[0]" }
	terminal	{ cell: "LUT__9655" port: "in[1]" }
	terminal	{ cell: "LUT__9950" port: "in[1]" }
	terminal	{ cell: "LUT__9970" port: "in[0]" }
	terminal	{ cell: "LUT__10217" port: "in[1]" }
	terminal	{ cell: "LUT__10285" port: "in[0]" }
	terminal	{ cell: "LUT__10306" port: "in[1]" }
	terminal	{ cell: "LUT__10455" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__9554" port: "in[1]" }
	terminal	{ cell: "LUT__9555" port: "in[0]" }
	terminal	{ cell: "LUT__9667" port: "in[0]" }
	terminal	{ cell: "LUT__9670" port: "in[1]" }
	terminal	{ cell: "LUT__9953" port: "in[1]" }
	terminal	{ cell: "LUT__9975" port: "in[0]" }
	terminal	{ cell: "LUT__10231" port: "in[1]" }
	terminal	{ cell: "LUT__10298" port: "in[0]" }
	terminal	{ cell: "LUT__10327" port: "in[1]" }
	terminal	{ cell: "LUT__10471" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__9565" port: "in[0]" }
	terminal	{ cell: "LUT__9567" port: "in[1]" }
	terminal	{ cell: "LUT__9675" port: "in[1]" }
	terminal	{ cell: "LUT__9676" port: "in[0]" }
	terminal	{ cell: "LUT__9960" port: "in[1]" }
	terminal	{ cell: "LUT__9979" port: "in[0]" }
	terminal	{ cell: "LUT__10243" port: "in[1]" }
	terminal	{ cell: "LUT__10311" port: "in[0]" }
	terminal	{ cell: "LUT__10335" port: "in[1]" }
	terminal	{ cell: "LUT__10475" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__9577" port: "in[0]" }
	terminal	{ cell: "LUT__9581" port: "in[1]" }
	terminal	{ cell: "LUT__9692" port: "in[1]" }
	terminal	{ cell: "LUT__9693" port: "in[0]" }
	terminal	{ cell: "LUT__9965" port: "in[1]" }
	terminal	{ cell: "LUT__9985" port: "in[0]" }
	terminal	{ cell: "LUT__10255" port: "in[1]" }
	terminal	{ cell: "LUT__10329" port: "in[0]" }
	terminal	{ cell: "LUT__10349" port: "in[1]" }
	terminal	{ cell: "LUT__10488" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__9587" port: "in[2]" }
	terminal	{ cell: "LUT__9590" port: "in[1]" }
	terminal	{ cell: "LUT__9970" port: "in[1]" }
	terminal	{ cell: "LUT__9989" port: "in[0]" }
	terminal	{ cell: "LUT__10259" port: "in[1]" }
	terminal	{ cell: "LUT__10340" port: "in[0]" }
	terminal	{ cell: "LUT__10360" port: "in[1]" }
	terminal	{ cell: "LUT__10501" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__9601" port: "in[0]" }
	terminal	{ cell: "LUT__9606" port: "in[1]" }
	terminal	{ cell: "LUT__9704" port: "in[1]" }
	terminal	{ cell: "LUT__9705" port: "in[0]" }
	terminal	{ cell: "LUT__9975" port: "in[1]" }
	terminal	{ cell: "LUT__9995" port: "in[0]" }
	terminal	{ cell: "LUT__10270" port: "in[1]" }
	terminal	{ cell: "LUT__10350" port: "in[0]" }
	terminal	{ cell: "LUT__10380" port: "in[1]" }
	terminal	{ cell: "LUT__10514" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__9613" port: "in[1]" }
	terminal	{ cell: "LUT__9614" port: "in[0]" }
	terminal	{ cell: "LUT__9717" port: "in[0]" }
	terminal	{ cell: "LUT__9979" port: "in[1]" }
	terminal	{ cell: "LUT__10000" port: "in[0]" }
	terminal	{ cell: "LUT__10285" port: "in[1]" }
	terminal	{ cell: "LUT__10365" port: "in[0]" }
	terminal	{ cell: "LUT__10390" port: "in[1]" }
	terminal	{ cell: "LUT__10520" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__9532" port: "in[0]" }
	terminal	{ cell: "LUT__9536" port: "in[1]" }
	terminal	{ cell: "LUT__9643" port: "in[1]" }
	terminal	{ cell: "LUT__9647" port: "in[0]" }
	terminal	{ cell: "LUT__9752" port: "in[1]" }
	terminal	{ cell: "LUT__9858" port: "in[0]" }
	terminal	{ cell: "LUT__9985" port: "in[1]" }
	terminal	{ cell: "LUT__10023" port: "in[0]" }
	terminal	{ cell: "LUT__10193" port: "in[1]" }
	terminal	{ cell: "LUT__10276" port: "in[0]" }
	terminal	{ cell: "LUT__10298" port: "in[1]" }
	terminal	{ cell: "LUT__10398" port: "in[1]" }
	terminal	{ cell: "LUT__10443" port: "in[0]" }
	terminal	{ cell: "LUT__10594" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__9542" port: "in[1]" }
	terminal	{ cell: "LUT__9543" port: "in[0]" }
	terminal	{ cell: "LUT__9654" port: "in[1]" }
	terminal	{ cell: "LUT__9658" port: "in[0]" }
	terminal	{ cell: "LUT__9761" port: "in[1]" }
	terminal	{ cell: "LUT__9866" port: "in[0]" }
	terminal	{ cell: "LUT__9989" port: "in[1]" }
	terminal	{ cell: "LUT__10028" port: "in[0]" }
	terminal	{ cell: "LUT__10215" port: "in[1]" }
	terminal	{ cell: "LUT__10287" port: "in[0]" }
	terminal	{ cell: "LUT__10311" port: "in[1]" }
	terminal	{ cell: "LUT__10409" port: "in[1]" }
	terminal	{ cell: "LUT__10457" port: "in[0]" }
	terminal	{ cell: "LUT__10605" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__9553" port: "in[1]" }
	terminal	{ cell: "LUT__9554" port: "in[0]" }
	terminal	{ cell: "LUT__9667" port: "in[1]" }
	terminal	{ cell: "LUT__9669" port: "in[0]" }
	terminal	{ cell: "LUT__9771" port: "in[1]" }
	terminal	{ cell: "LUT__9880" port: "in[0]" }
	terminal	{ cell: "LUT__9995" port: "in[1]" }
	terminal	{ cell: "LUT__10035" port: "in[0]" }
	terminal	{ cell: "LUT__10226" port: "in[1]" }
	terminal	{ cell: "LUT__10299" port: "in[0]" }
	terminal	{ cell: "LUT__10329" port: "in[1]" }
	terminal	{ cell: "LUT__10425" port: "in[1]" }
	terminal	{ cell: "LUT__10462" port: "in[0]" }
	terminal	{ cell: "LUT__10621" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__9567" port: "in[0]" }
	terminal	{ cell: "LUT__9571" port: "in[1]" }
	terminal	{ cell: "LUT__9676" port: "in[1]" }
	terminal	{ cell: "LUT__9678" port: "in[0]" }
	terminal	{ cell: "LUT__10000" port: "in[1]" }
	terminal	{ cell: "LUT__10040" port: "in[0]" }
	terminal	{ cell: "LUT__10237" port: "in[1]" }
	terminal	{ cell: "LUT__10315" port: "in[0]" }
	terminal	{ cell: "LUT__10340" port: "in[1]" }
	terminal	{ cell: "LUT__10434" port: "in[1]" }
	terminal	{ cell: "LUT__10476" port: "in[0]" }
	terminal	{ cell: "LUT__10627" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__9576" port: "in[1]" }
	terminal	{ cell: "LUT__9581" port: "in[0]" }
	terminal	{ cell: "LUT__9691" port: "in[0]" }
	terminal	{ cell: "LUT__9693" port: "in[1]" }
	terminal	{ cell: "LUT__9792" port: "in[1]" }
	terminal	{ cell: "LUT__9900" port: "in[0]" }
	terminal	{ cell: "LUT__10003" port: "in[1]" }
	terminal	{ cell: "LUT__10043" port: "in[0]" }
	terminal	{ cell: "LUT__10251" port: "in[1]" }
	terminal	{ cell: "LUT__10324" port: "in[0]" }
	terminal	{ cell: "LUT__10350" port: "in[1]" }
	terminal	{ cell: "LUT__10441" port: "in[1]" }
	terminal	{ cell: "LUT__10487" port: "in[0]" }
	terminal	{ cell: "LUT__10638" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__9589" port: "in[2]" }
	terminal	{ cell: "LUT__9592" port: "in[1]" }
	terminal	{ cell: "LUT__9698" port: "in[0]" }
	terminal	{ cell: "LUT__9806" port: "in[1]" }
	terminal	{ cell: "LUT__9905" port: "in[0]" }
	terminal	{ cell: "LUT__10010" port: "in[1]" }
	terminal	{ cell: "LUT__10050" port: "in[0]" }
	terminal	{ cell: "LUT__10265" port: "in[1]" }
	terminal	{ cell: "LUT__10344" port: "in[0]" }
	terminal	{ cell: "LUT__10365" port: "in[1]" }
	terminal	{ cell: "LUT__10455" port: "in[1]" }
	terminal	{ cell: "LUT__10498" port: "in[0]" }
	terminal	{ cell: "LUT__10648" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__9598" port: "in[1]" }
	terminal	{ cell: "LUT__9606" port: "in[0]" }
	terminal	{ cell: "LUT__9705" port: "in[1]" }
	terminal	{ cell: "LUT__9707" port: "in[0]" }
	terminal	{ cell: "LUT__9814" port: "in[1]" }
	terminal	{ cell: "LUT__10015" port: "in[1]" }
	terminal	{ cell: "LUT__10053" port: "in[0]" }
	terminal	{ cell: "LUT__10276" port: "in[1]" }
	terminal	{ cell: "LUT__10355" port: "in[0]" }
	terminal	{ cell: "LUT__10375" port: "in[1]" }
	terminal	{ cell: "LUT__10471" port: "in[1]" }
	terminal	{ cell: "LUT__10517" port: "in[0]" }
	terminal	{ cell: "LUT__10659" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__9611" port: "in[1]" }
	terminal	{ cell: "LUT__9613" port: "in[0]" }
	terminal	{ cell: "LUT__9716" port: "in[0]" }
	terminal	{ cell: "LUT__9719" port: "in[0]" }
	terminal	{ cell: "LUT__9825" port: "in[1]" }
	terminal	{ cell: "LUT__9930" port: "in[0]" }
	terminal	{ cell: "LUT__10018" port: "in[1]" }
	terminal	{ cell: "LUT__10058" port: "in[0]" }
	terminal	{ cell: "LUT__10287" port: "in[1]" }
	terminal	{ cell: "LUT__10364" port: "in[0]" }
	terminal	{ cell: "LUT__10386" port: "in[1]" }
	terminal	{ cell: "LUT__10475" port: "in[1]" }
	terminal	{ cell: "LUT__10528" port: "in[0]" }
	terminal	{ cell: "LUT__10672" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__9536" port: "in[0]" }
	terminal	{ cell: "LUT__9539" port: "in[1]" }
	terminal	{ cell: "LUT__9647" port: "in[1]" }
	terminal	{ cell: "LUT__9649" port: "in[0]" }
	terminal	{ cell: "LUT__9752" port: "in[0]" }
	terminal	{ cell: "LUT__9754" port: "in[1]" }
	terminal	{ cell: "LUT__9858" port: "in[1]" }
	terminal	{ cell: "LUT__9859" port: "in[0]" }
	terminal	{ cell: "LUT__9940" port: "in[0]" }
	terminal	{ cell: "LUT__9945" port: "in[1]" }
	terminal	{ cell: "LUT__9966" port: "in[0]" }
	terminal	{ cell: "LUT__10023" port: "in[1]" }
	terminal	{ cell: "LUT__10195" port: "in[0]" }
	terminal	{ cell: "LUT__10272" port: "in[0]" }
	terminal	{ cell: "LUT__10299" port: "in[1]" }
	terminal	{ cell: "LUT__10401" port: "in[1]" }
	terminal	{ cell: "LUT__10446" port: "in[0]" }
	terminal	{ cell: "LUT__10488" port: "in[1]" }
	terminal	{ cell: "LUT__10600" port: "in[0]" }
	terminal	{ cell: "LUT__10745" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__9542" port: "in[0]" }
	terminal	{ cell: "LUT__9549" port: "in[1]" }
	terminal	{ cell: "LUT__9658" port: "in[1]" }
	terminal	{ cell: "LUT__9660" port: "in[0]" }
	terminal	{ cell: "LUT__9758" port: "in[1]" }
	terminal	{ cell: "LUT__9761" port: "in[0]" }
	terminal	{ cell: "LUT__9866" port: "in[1]" }
	terminal	{ cell: "LUT__9872" port: "in[0]" }
	terminal	{ cell: "LUT__9949" port: "in[1]" }
	terminal	{ cell: "LUT__9950" port: "in[0]" }
	terminal	{ cell: "LUT__9969" port: "in[0]" }
	terminal	{ cell: "LUT__10028" port: "in[1]" }
	terminal	{ cell: "LUT__10218" port: "in[1]" }
	terminal	{ cell: "LUT__10283" port: "in[0]" }
	terminal	{ cell: "LUT__10315" port: "in[1]" }
	terminal	{ cell: "LUT__10415" port: "in[1]" }
	terminal	{ cell: "LUT__10458" port: "in[0]" }
	terminal	{ cell: "LUT__10501" port: "in[1]" }
	terminal	{ cell: "LUT__10611" port: "in[0]" }
	terminal	{ cell: "LUT__10755" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__9553" port: "in[0]" }
	terminal	{ cell: "LUT__9556" port: "in[1]" }
	terminal	{ cell: "LUT__9669" port: "in[1]" }
	terminal	{ cell: "LUT__9672" port: "in[0]" }
	terminal	{ cell: "LUT__9770" port: "in[1]" }
	terminal	{ cell: "LUT__9771" port: "in[0]" }
	terminal	{ cell: "LUT__9876" port: "in[0]" }
	terminal	{ cell: "LUT__9880" port: "in[1]" }
	terminal	{ cell: "LUT__9953" port: "in[0]" }
	terminal	{ cell: "LUT__9954" port: "in[1]" }
	terminal	{ cell: "LUT__9974" port: "in[0]" }
	terminal	{ cell: "LUT__10035" port: "in[1]" }
	terminal	{ cell: "LUT__10225" port: "in[1]" }
	terminal	{ cell: "LUT__10303" port: "in[0]" }
	terminal	{ cell: "LUT__10324" port: "in[1]" }
	terminal	{ cell: "LUT__10421" port: "in[1]" }
	terminal	{ cell: "LUT__10466" port: "in[0]" }
	terminal	{ cell: "LUT__10514" port: "in[1]" }
	terminal	{ cell: "LUT__10623" port: "in[0]" }
	terminal	{ cell: "LUT__10768" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__9566" port: "in[1]" }
	terminal	{ cell: "LUT__9571" port: "in[0]" }
	terminal	{ cell: "LUT__9678" port: "in[1]" }
	terminal	{ cell: "LUT__9680" port: "in[0]" }
	terminal	{ cell: "LUT__9785" port: "in[1]" }
	terminal	{ cell: "LUT__9885" port: "in[0]" }
	terminal	{ cell: "LUT__9959" port: "in[1]" }
	terminal	{ cell: "LUT__9960" port: "in[0]" }
	terminal	{ cell: "LUT__9980" port: "in[0]" }
	terminal	{ cell: "LUT__10040" port: "in[1]" }
	terminal	{ cell: "LUT__10234" port: "in[1]" }
	terminal	{ cell: "LUT__10314" port: "in[1]" }
	terminal	{ cell: "LUT__10344" port: "in[1]" }
	terminal	{ cell: "LUT__10436" port: "in[1]" }
	terminal	{ cell: "LUT__10520" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__9576" port: "in[0]" }
	terminal	{ cell: "LUT__9582" port: "in[1]" }
	terminal	{ cell: "LUT__9691" port: "in[1]" }
	terminal	{ cell: "LUT__9694" port: "in[0]" }
	terminal	{ cell: "LUT__9792" port: "in[0]" }
	terminal	{ cell: "LUT__9795" port: "in[1]" }
	terminal	{ cell: "LUT__9898" port: "in[0]" }
	terminal	{ cell: "LUT__9900" port: "in[1]" }
	terminal	{ cell: "LUT__9966" port: "in[1]" }
	terminal	{ cell: "LUT__9986" port: "in[0]" }
	terminal	{ cell: "LUT__10003" port: "in[0]" }
	terminal	{ cell: "LUT__10043" port: "in[1]" }
	terminal	{ cell: "LUT__10249" port: "in[1]" }
	terminal	{ cell: "LUT__10325" port: "in[0]" }
	terminal	{ cell: "LUT__10355" port: "in[1]" }
	terminal	{ cell: "LUT__10443" port: "in[1]" }
	terminal	{ cell: "LUT__10486" port: "in[0]" }
	terminal	{ cell: "LUT__10533" port: "in[1]" }
	terminal	{ cell: "LUT__10642" port: "in[0]" }
	terminal	{ cell: "LUT__10784" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__9592" port: "in[0]" }
	terminal	{ cell: "LUT__9595" port: "in[1]" }
	terminal	{ cell: "LUT__9698" port: "in[1]" }
	terminal	{ cell: "LUT__9700" port: "in[0]" }
	terminal	{ cell: "LUT__9805" port: "in[1]" }
	terminal	{ cell: "LUT__9806" port: "in[0]" }
	terminal	{ cell: "LUT__9904" port: "in[0]" }
	terminal	{ cell: "LUT__9905" port: "in[1]" }
	terminal	{ cell: "LUT__9969" port: "in[1]" }
	terminal	{ cell: "LUT__9988" port: "in[0]" }
	terminal	{ cell: "LUT__10010" port: "in[0]" }
	terminal	{ cell: "LUT__10050" port: "in[1]" }
	terminal	{ cell: "LUT__10258" port: "in[1]" }
	terminal	{ cell: "LUT__10338" port: "in[0]" }
	terminal	{ cell: "LUT__10364" port: "in[1]" }
	terminal	{ cell: "LUT__10457" port: "in[1]" }
	terminal	{ cell: "LUT__10502" port: "in[0]" }
	terminal	{ cell: "LUT__10543" port: "in[1]" }
	terminal	{ cell: "LUT__10650" port: "in[0]" }
	terminal	{ cell: "LUT__10795" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__9598" port: "in[0]" }
	terminal	{ cell: "LUT__9604" port: "in[1]" }
	terminal	{ cell: "LUT__9707" port: "in[1]" }
	terminal	{ cell: "LUT__9712" port: "in[0]" }
	terminal	{ cell: "LUT__9814" port: "in[0]" }
	terminal	{ cell: "LUT__9819" port: "in[1]" }
	terminal	{ cell: "LUT__9919" port: "in[0]" }
	terminal	{ cell: "LUT__9974" port: "in[1]" }
	terminal	{ cell: "LUT__9993" port: "in[0]" }
	terminal	{ cell: "LUT__10015" port: "in[0]" }
	terminal	{ cell: "LUT__10053" port: "in[1]" }
	terminal	{ cell: "LUT__10272" port: "in[1]" }
	terminal	{ cell: "LUT__10348" port: "in[0]" }
	terminal	{ cell: "LUT__10376" port: "in[1]" }
	terminal	{ cell: "LUT__10462" port: "in[1]" }
	terminal	{ cell: "LUT__10516" port: "in[0]" }
	terminal	{ cell: "LUT__10551" port: "in[1]" }
	terminal	{ cell: "LUT__10662" port: "in[0]" }
	terminal	{ cell: "LUT__10807" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__9609" port: "in[1]" }
	terminal	{ cell: "LUT__9611" port: "in[0]" }
	terminal	{ cell: "LUT__9719" port: "in[1]" }
	terminal	{ cell: "LUT__9722" port: "in[0]" }
	terminal	{ cell: "LUT__9825" port: "in[0]" }
	terminal	{ cell: "LUT__9830" port: "in[1]" }
	terminal	{ cell: "LUT__9929" port: "in[0]" }
	terminal	{ cell: "LUT__9930" port: "in[1]" }
	terminal	{ cell: "LUT__9980" port: "in[1]" }
	terminal	{ cell: "LUT__9999" port: "in[0]" }
	terminal	{ cell: "LUT__10018" port: "in[0]" }
	terminal	{ cell: "LUT__10058" port: "in[1]" }
	terminal	{ cell: "LUT__10283" port: "in[1]" }
	terminal	{ cell: "LUT__10358" port: "in[0]" }
	terminal	{ cell: "LUT__10393" port: "in[1]" }
	terminal	{ cell: "LUT__10476" port: "in[1]" }
	terminal	{ cell: "LUT__10522" port: "in[0]" }
	terminal	{ cell: "LUT__10564" port: "in[1]" }
	terminal	{ cell: "LUT__10675" port: "in[0]" }
	terminal	{ cell: "LUT__10819" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__9503" port: "in[1]" }
	terminal	{ cell: "LUT__9537" port: "in[1]" }
	terminal	{ cell: "LUT__9539" port: "in[0]" }
	terminal	{ cell: "LUT__9628" port: "in[0]" }
	terminal	{ cell: "LUT__9648" port: "in[0]" }
	terminal	{ cell: "LUT__9649" port: "in[1]" }
	terminal	{ cell: "LUT__9747" port: "in[1]" }
	terminal	{ cell: "LUT__9754" port: "in[0]" }
	terminal	{ cell: "LUT__9855" port: "in[0]" }
	terminal	{ cell: "LUT__9859" port: "in[1]" }
	terminal	{ cell: "LUT__9986" port: "in[1]" }
	terminal	{ cell: "LUT__10026" port: "in[0]" }
	terminal	{ cell: "LUT__10065" port: "in[1]" }
	terminal	{ cell: "LUT__10085" port: "in[0]" }
	terminal	{ cell: "LUT__10191" port: "in[1]" }
	terminal	{ cell: "LUT__10200" port: "in[0]" }
	terminal	{ cell: "LUT__10274" port: "in[0]" }
	terminal	{ cell: "LUT__10303" port: "in[1]" }
	terminal	{ cell: "LUT__10405" port: "in[1]" }
	terminal	{ cell: "LUT__10447" port: "in[0]" }
	terminal	{ cell: "LUT__10487" port: "in[1]" }
	terminal	{ cell: "LUT__10573" port: "in[1]" }
	terminal	{ cell: "LUT__10596" port: "in[0]" }
	terminal	{ cell: "LUT__10744" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__9523" port: "in[1]" }
	terminal	{ cell: "LUT__9544" port: "in[1]" }
	terminal	{ cell: "LUT__9549" port: "in[0]" }
	terminal	{ cell: "LUT__9634" port: "in[0]" }
	terminal	{ cell: "LUT__9659" port: "in[0]" }
	terminal	{ cell: "LUT__9660" port: "in[1]" }
	terminal	{ cell: "LUT__9757" port: "in[1]" }
	terminal	{ cell: "LUT__9758" port: "in[0]" }
	terminal	{ cell: "LUT__9867" port: "in[0]" }
	terminal	{ cell: "LUT__9872" port: "in[1]" }
	terminal	{ cell: "LUT__9988" port: "in[1]" }
	terminal	{ cell: "LUT__10031" port: "in[0]" }
	terminal	{ cell: "LUT__10070" port: "in[1]" }
	terminal	{ cell: "LUT__10088" port: "in[0]" }
	terminal	{ cell: "LUT__10212" port: "in[1]" }
	terminal	{ cell: "LUT__10213" port: "in[0]" }
	terminal	{ cell: "LUT__10281" port: "in[1]" }
	terminal	{ cell: "LUT__10313" port: "in[1]" }
	terminal	{ cell: "LUT__10498" port: "in[1]" }
	terminal	{ cell: "LUT__10584" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__9503" port: "in[0]" }
	terminal	{ cell: "LUT__9556" port: "in[0]" }
	terminal	{ cell: "LUT__9560" port: "in[1]" }
	terminal	{ cell: "LUT__9628" port: "in[1]" }
	terminal	{ cell: "LUT__9665" port: "in[0]" }
	terminal	{ cell: "LUT__9672" port: "in[1]" }
	terminal	{ cell: "LUT__9768" port: "in[1]" }
	terminal	{ cell: "LUT__9770" port: "in[0]" }
	terminal	{ cell: "LUT__9876" port: "in[1]" }
	terminal	{ cell: "LUT__9878" port: "in[0]" }
	terminal	{ cell: "LUT__9993" port: "in[1]" }
	terminal	{ cell: "LUT__10034" port: "in[0]" }
	terminal	{ cell: "LUT__10073" port: "in[1]" }
	terminal	{ cell: "LUT__10093" port: "in[0]" }
	terminal	{ cell: "LUT__10223" port: "in[0]" }
	terminal	{ cell: "LUT__10228" port: "in[1]" }
	terminal	{ cell: "LUT__10297" port: "in[0]" }
	terminal	{ cell: "LUT__10325" port: "in[1]" }
	terminal	{ cell: "LUT__10422" port: "in[1]" }
	terminal	{ cell: "LUT__10464" port: "in[0]" }
	terminal	{ cell: "LUT__10517" port: "in[1]" }
	terminal	{ cell: "LUT__10594" port: "in[1]" }
	terminal	{ cell: "LUT__10617" port: "in[0]" }
	terminal	{ cell: "LUT__10771" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__9523" port: "in[0]" }
	terminal	{ cell: "LUT__9566" port: "in[0]" }
	terminal	{ cell: "LUT__9569" port: "in[1]" }
	terminal	{ cell: "LUT__9634" port: "in[1]" }
	terminal	{ cell: "LUT__9680" port: "in[1]" }
	terminal	{ cell: "LUT__9683" port: "in[0]" }
	terminal	{ cell: "LUT__9783" port: "in[1]" }
	terminal	{ cell: "LUT__9785" port: "in[0]" }
	terminal	{ cell: "LUT__9885" port: "in[1]" }
	terminal	{ cell: "LUT__9886" port: "in[0]" }
	terminal	{ cell: "LUT__9999" port: "in[1]" }
	terminal	{ cell: "LUT__10041" port: "in[0]" }
	terminal	{ cell: "LUT__10078" port: "in[1]" }
	terminal	{ cell: "LUT__10100" port: "in[0]" }
	terminal	{ cell: "LUT__10236" port: "in[0]" }
	terminal	{ cell: "LUT__10241" port: "in[1]" }
	terminal	{ cell: "LUT__10307" port: "in[0]" }
	terminal	{ cell: "LUT__10338" port: "in[1]" }
	terminal	{ cell: "LUT__10478" port: "in[0]" }
	terminal	{ cell: "LUT__10528" port: "in[1]" }
	terminal	{ cell: "LUT__10605" port: "in[1]" }
	terminal	{ cell: "LUT__10633" port: "in[0]" }
	terminal	{ cell: "LUT__10781" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__9582" port: "in[0]" }
	terminal	{ cell: "LUT__9583" port: "in[1]" }
	terminal	{ cell: "LUT__9688" port: "in[0]" }
	terminal	{ cell: "LUT__9694" port: "in[1]" }
	terminal	{ cell: "LUT__9731" port: "in[1]" }
	terminal	{ cell: "LUT__9794" port: "in[1]" }
	terminal	{ cell: "LUT__9795" port: "in[0]" }
	terminal	{ cell: "LUT__9838" port: "in[0]" }
	terminal	{ cell: "LUT__9898" port: "in[1]" }
	terminal	{ cell: "LUT__10006" port: "in[1]" }
	terminal	{ cell: "LUT__10046" port: "in[0]" }
	terminal	{ cell: "LUT__10085" port: "in[1]" }
	terminal	{ cell: "LUT__10106" port: "in[0]" }
	terminal	{ cell: "LUT__10248" port: "in[0]" }
	terminal	{ cell: "LUT__10253" port: "in[1]" }
	terminal	{ cell: "LUT__10322" port: "in[0]" }
	terminal	{ cell: "LUT__10348" port: "in[1]" }
	terminal	{ cell: "LUT__10446" port: "in[1]" }
	terminal	{ cell: "LUT__10491" port: "in[0]" }
	terminal	{ cell: "LUT__10621" port: "in[1]" }
	terminal	{ cell: "LUT__10641" port: "in[0]" }
	terminal	{ cell: "LUT__10789" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__9594" port: "in[1]" }
	terminal	{ cell: "LUT__9595" port: "in[0]" }
	terminal	{ cell: "LUT__9699" port: "in[0]" }
	terminal	{ cell: "LUT__9700" port: "in[1]" }
	terminal	{ cell: "LUT__9737" port: "in[1]" }
	terminal	{ cell: "LUT__9803" port: "in[1]" }
	terminal	{ cell: "LUT__9805" port: "in[0]" }
	terminal	{ cell: "LUT__9849" port: "in[0]" }
	terminal	{ cell: "LUT__9904" port: "in[1]" }
	terminal	{ cell: "LUT__10011" port: "in[1]" }
	terminal	{ cell: "LUT__10049" port: "in[0]" }
	terminal	{ cell: "LUT__10088" port: "in[1]" }
	terminal	{ cell: "LUT__10111" port: "in[0]" }
	terminal	{ cell: "LUT__10260" port: "in[0]" }
	terminal	{ cell: "LUT__10263" port: "in[1]" }
	terminal	{ cell: "LUT__10337" port: "in[0]" }
	terminal	{ cell: "LUT__10358" port: "in[1]" }
	terminal	{ cell: "LUT__10458" port: "in[1]" }
	terminal	{ cell: "LUT__10505" port: "in[0]" }
	terminal	{ cell: "LUT__10542" port: "in[1]" }
	terminal	{ cell: "LUT__10627" port: "in[1]" }
	terminal	{ cell: "LUT__10656" port: "in[0]" }
	terminal	{ cell: "LUT__10798" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__9603" port: "in[1]" }
	terminal	{ cell: "LUT__9604" port: "in[0]" }
	terminal	{ cell: "LUT__9709" port: "in[0]" }
	terminal	{ cell: "LUT__9712" port: "in[1]" }
	terminal	{ cell: "LUT__9731" port: "in[0]" }
	terminal	{ cell: "LUT__9812" port: "in[1]" }
	terminal	{ cell: "LUT__9819" port: "in[0]" }
	terminal	{ cell: "LUT__9838" port: "in[1]" }
	terminal	{ cell: "LUT__9917" port: "in[0]" }
	terminal	{ cell: "LUT__9919" port: "in[1]" }
	terminal	{ cell: "LUT__10016" port: "in[1]" }
	terminal	{ cell: "LUT__10054" port: "in[0]" }
	terminal	{ cell: "LUT__10093" port: "in[1]" }
	terminal	{ cell: "LUT__10116" port: "in[0]" }
	terminal	{ cell: "LUT__10274" port: "in[1]" }
	terminal	{ cell: "LUT__10352" port: "in[0]" }
	terminal	{ cell: "LUT__10380" port: "in[0]" }
	terminal	{ cell: "LUT__10381" port: "in[1]" }
	terminal	{ cell: "LUT__10466" port: "in[1]" }
	terminal	{ cell: "LUT__10510" port: "in[0]" }
	terminal	{ cell: "LUT__10558" port: "in[1]" }
	terminal	{ cell: "LUT__10638" port: "in[1]" }
	terminal	{ cell: "LUT__10664" port: "in[0]" }
	terminal	{ cell: "LUT__10811" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__9609" port: "in[0]" }
	terminal	{ cell: "LUT__9612" port: "in[1]" }
	terminal	{ cell: "LUT__9718" port: "in[0]" }
	terminal	{ cell: "LUT__9722" port: "in[1]" }
	terminal	{ cell: "LUT__9737" port: "in[0]" }
	terminal	{ cell: "LUT__9827" port: "in[1]" }
	terminal	{ cell: "LUT__9830" port: "in[0]" }
	terminal	{ cell: "LUT__9849" port: "in[1]" }
	terminal	{ cell: "LUT__9929" port: "in[1]" }
	terminal	{ cell: "LUT__10021" port: "in[1]" }
	terminal	{ cell: "LUT__10061" port: "in[0]" }
	terminal	{ cell: "LUT__10100" port: "in[1]" }
	terminal	{ cell: "LUT__10121" port: "in[0]" }
	terminal	{ cell: "LUT__10282" port: "in[1]" }
	terminal	{ cell: "LUT__10361" port: "in[1]" }
	terminal	{ cell: "LUT__10387" port: "in[1]" }
	terminal	{ cell: "LUT__10390" port: "in[0]" }
	terminal	{ cell: "LUT__10648" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "D" }
	terminal	{ cell: "LUT__9512" port: "in[1]" }
	terminal	{ cell: "LUT__9537" port: "in[0]" }
	terminal	{ cell: "LUT__9626" port: "in[0]" }
	terminal	{ cell: "LUT__9648" port: "in[1]" }
	terminal	{ cell: "LUT__9747" port: "in[0]" }
	terminal	{ cell: "LUT__9751" port: "in[1]" }
	terminal	{ cell: "LUT__9855" port: "in[1]" }
	terminal	{ cell: "LUT__9862" port: "in[0]" }
	terminal	{ cell: "LUT__9942" port: "in[1]" }
	terminal	{ cell: "LUT__9945" port: "in[0]" }
	terminal	{ cell: "LUT__9963" port: "in[0]" }
	terminal	{ cell: "LUT__10026" port: "in[1]" }
	terminal	{ cell: "LUT__10106" port: "in[1]" }
	terminal	{ cell: "LUT__10146" port: "in[0]" }
	terminal	{ cell: "LUT__10197" port: "in[0]" }
	terminal	{ cell: "LUT__10203" port: "in[0]" }
	terminal	{ cell: "LUT__10275" port: "in[0]" }
	terminal	{ cell: "LUT__10297" port: "in[1]" }
	terminal	{ cell: "LUT__10398" port: "in[0]" }
	terminal	{ cell: "LUT__10404" port: "in[1]" }
	terminal	{ cell: "LUT__10442" port: "in[0]" }
	terminal	{ cell: "LUT__10486" port: "in[1]" }
	terminal	{ cell: "LUT__10578" port: "in[1]" }
	terminal	{ cell: "LUT__10602" port: "in[0]" }
	terminal	{ cell: "LUT__10659" port: "in[0]" }
	terminal	{ cell: "LUT__10746" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "D" }
	terminal	{ cell: "LUT__9521" port: "in[1]" }
	terminal	{ cell: "LUT__9544" port: "in[0]" }
	terminal	{ cell: "LUT__9639" port: "in[0]" }
	terminal	{ cell: "LUT__9659" port: "in[1]" }
	terminal	{ cell: "LUT__9757" port: "in[0]" }
	terminal	{ cell: "LUT__9762" port: "in[1]" }
	terminal	{ cell: "LUT__9865" port: "in[0]" }
	terminal	{ cell: "LUT__9867" port: "in[1]" }
	terminal	{ cell: "LUT__9948" port: "in[1]" }
	terminal	{ cell: "LUT__9949" port: "in[0]" }
	terminal	{ cell: "LUT__9968" port: "in[0]" }
	terminal	{ cell: "LUT__10031" port: "in[1]" }
	terminal	{ cell: "LUT__10111" port: "in[1]" }
	terminal	{ cell: "LUT__10148" port: "in[0]" }
	terminal	{ cell: "LUT__10214" port: "in[1]" }
	terminal	{ cell: "LUT__10217" port: "in[0]" }
	terminal	{ cell: "LUT__10291" port: "in[0]" }
	terminal	{ cell: "LUT__10307" port: "in[1]" }
	terminal	{ cell: "LUT__10409" port: "in[0]" }
	terminal	{ cell: "LUT__10416" port: "in[1]" }
	terminal	{ cell: "LUT__10452" port: "in[0]" }
	terminal	{ cell: "LUT__10502" port: "in[1]" }
	terminal	{ cell: "LUT__10588" port: "in[1]" }
	terminal	{ cell: "LUT__10608" port: "in[0]" }
	terminal	{ cell: "LUT__10672" port: "in[1]" }
	terminal	{ cell: "LUT__10756" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "D" }
	terminal	{ cell: "LUT__9512" port: "in[0]" }
	terminal	{ cell: "LUT__9560" port: "in[0]" }
	terminal	{ cell: "LUT__9626" port: "in[1]" }
	terminal	{ cell: "LUT__9665" port: "in[1]" }
	terminal	{ cell: "LUT__9768" port: "in[0]" }
	terminal	{ cell: "LUT__9775" port: "in[2]" }
	terminal	{ cell: "LUT__9878" port: "in[1]" }
	terminal	{ cell: "LUT__9954" port: "in[0]" }
	terminal	{ cell: "LUT__9955" port: "in[1]" }
	terminal	{ cell: "LUT__9973" port: "in[0]" }
	terminal	{ cell: "LUT__10034" port: "in[1]" }
	terminal	{ cell: "LUT__10116" port: "in[1]" }
	terminal	{ cell: "LUT__10153" port: "in[0]" }
	terminal	{ cell: "LUT__10230" port: "in[1]" }
	terminal	{ cell: "LUT__10231" port: "in[0]" }
	terminal	{ cell: "LUT__10295" port: "in[0]" }
	terminal	{ cell: "LUT__10322" port: "in[1]" }
	terminal	{ cell: "LUT__10423" port: "in[1]" }
	terminal	{ cell: "LUT__10425" port: "in[0]" }
	terminal	{ cell: "LUT__10469" port: "in[1]" }
	terminal	{ cell: "LUT__10516" port: "in[1]" }
	terminal	{ cell: "LUT__10600" port: "in[1]" }
	terminal	{ cell: "LUT__10624" port: "in[0]" }
	terminal	{ cell: "LUT__10680" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "D" }
	terminal	{ cell: "LUT__9521" port: "in[0]" }
	terminal	{ cell: "LUT__9569" port: "in[0]" }
	terminal	{ cell: "LUT__9639" port: "in[1]" }
	terminal	{ cell: "LUT__9683" port: "in[1]" }
	terminal	{ cell: "LUT__9780" port: "in[1]" }
	terminal	{ cell: "LUT__9783" port: "in[0]" }
	terminal	{ cell: "LUT__9886" port: "in[1]" }
	terminal	{ cell: "LUT__9889" port: "in[0]" }
	terminal	{ cell: "LUT__9958" port: "in[1]" }
	terminal	{ cell: "LUT__9959" port: "in[0]" }
	terminal	{ cell: "LUT__9978" port: "in[0]" }
	terminal	{ cell: "LUT__10041" port: "in[1]" }
	terminal	{ cell: "LUT__10121" port: "in[1]" }
	terminal	{ cell: "LUT__10158" port: "in[0]" }
	terminal	{ cell: "LUT__10239" port: "in[1]" }
	terminal	{ cell: "LUT__10243" port: "in[0]" }
	terminal	{ cell: "LUT__10319" port: "in[0]" }
	terminal	{ cell: "LUT__10337" port: "in[1]" }
	terminal	{ cell: "LUT__10431" port: "in[1]" }
	terminal	{ cell: "LUT__10434" port: "in[0]" }
	terminal	{ cell: "LUT__10480" port: "in[0]" }
	terminal	{ cell: "LUT__10522" port: "in[1]" }
	terminal	{ cell: "LUT__10611" port: "in[1]" }
	terminal	{ cell: "LUT__10629" port: "in[0]" }
	terminal	{ cell: "LUT__10694" port: "in[1]" }
	terminal	{ cell: "LUT__10778" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "D" }
	terminal	{ cell: "LUT__9583" port: "in[0]" }
	terminal	{ cell: "LUT__9688" port: "in[1]" }
	terminal	{ cell: "LUT__9729" port: "in[1]" }
	terminal	{ cell: "LUT__9791" port: "in[1]" }
	terminal	{ cell: "LUT__9794" port: "in[0]" }
	terminal	{ cell: "LUT__9836" port: "in[0]" }
	terminal	{ cell: "LUT__9899" port: "in[0]" }
	terminal	{ cell: "LUT__9963" port: "in[1]" }
	terminal	{ cell: "LUT__9983" port: "in[0]" }
	terminal	{ cell: "LUT__10006" port: "in[0]" }
	terminal	{ cell: "LUT__10046" port: "in[1]" }
	terminal	{ cell: "LUT__10125" port: "in[1]" }
	terminal	{ cell: "LUT__10164" port: "in[0]" }
	terminal	{ cell: "LUT__10246" port: "in[1]" }
	terminal	{ cell: "LUT__10255" port: "in[0]" }
	terminal	{ cell: "LUT__10323" port: "in[0]" }
	terminal	{ cell: "LUT__10352" port: "in[1]" }
	terminal	{ cell: "LUT__10447" port: "in[1]" }
	terminal	{ cell: "LUT__10489" port: "in[0]" }
	terminal	{ cell: "LUT__10531" port: "in[0]" }
	terminal	{ cell: "LUT__10533" port: "in[0]" }
	terminal	{ cell: "LUT__10623" port: "in[1]" }
	terminal	{ cell: "LUT__10639" port: "in[0]" }
	terminal	{ cell: "LUT__10702" port: "in[1]" }
	terminal	{ cell: "LUT__10790" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "D" }
	terminal	{ cell: "LUT__9594" port: "in[0]" }
	terminal	{ cell: "LUT__9699" port: "in[1]" }
	terminal	{ cell: "LUT__9740" port: "in[1]" }
	terminal	{ cell: "LUT__9800" port: "in[2]" }
	terminal	{ cell: "LUT__9803" port: "in[0]" }
	terminal	{ cell: "LUT__9847" port: "in[0]" }
	terminal	{ cell: "LUT__9968" port: "in[1]" }
	terminal	{ cell: "LUT__9990" port: "in[0]" }
	terminal	{ cell: "LUT__10011" port: "in[0]" }
	terminal	{ cell: "LUT__10049" port: "in[1]" }
	terminal	{ cell: "LUT__10130" port: "in[1]" }
	terminal	{ cell: "LUT__10171" port: "in[0]" }
	terminal	{ cell: "LUT__10259" port: "in[0]" }
	terminal	{ cell: "LUT__10264" port: "in[1]" }
	terminal	{ cell: "LUT__10339" port: "in[0]" }
	terminal	{ cell: "LUT__10362" port: "in[1]" }
	terminal	{ cell: "LUT__10500" port: "in[0]" }
	terminal	{ cell: "LUT__10543" port: "in[0]" }
	terminal	{ cell: "LUT__10651" port: "in[0]" }
	terminal	{ cell: "LUT__10716" port: "in[1]" }
	terminal	{ cell: "LUT__10796" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "D" }
	terminal	{ cell: "LUT__9603" port: "in[0]" }
	terminal	{ cell: "LUT__9709" port: "in[1]" }
	terminal	{ cell: "LUT__9729" port: "in[0]" }
	terminal	{ cell: "LUT__9812" port: "in[0]" }
	terminal	{ cell: "LUT__9816" port: "in[1]" }
	terminal	{ cell: "LUT__9836" port: "in[1]" }
	terminal	{ cell: "LUT__9913" port: "in[0]" }
	terminal	{ cell: "LUT__9917" port: "in[1]" }
	terminal	{ cell: "LUT__9973" port: "in[1]" }
	terminal	{ cell: "LUT__9996" port: "in[0]" }
	terminal	{ cell: "LUT__10016" port: "in[0]" }
	terminal	{ cell: "LUT__10054" port: "in[1]" }
	terminal	{ cell: "LUT__10135" port: "in[1]" }
	terminal	{ cell: "LUT__10176" port: "in[0]" }
	terminal	{ cell: "LUT__10275" port: "in[1]" }
	terminal	{ cell: "LUT__10353" port: "in[0]" }
	terminal	{ cell: "LUT__10375" port: "in[0]" }
	terminal	{ cell: "LUT__10378" port: "in[1]" }
	terminal	{ cell: "LUT__10464" port: "in[1]" }
	terminal	{ cell: "LUT__10512" port: "in[0]" }
	terminal	{ cell: "LUT__10551" port: "in[0]" }
	terminal	{ cell: "LUT__10554" port: "in[1]" }
	terminal	{ cell: "LUT__10642" port: "in[1]" }
	terminal	{ cell: "LUT__10663" port: "in[0]" }
	terminal	{ cell: "LUT__10726" port: "in[1]" }
	terminal	{ cell: "LUT__10814" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "D" }
	terminal	{ cell: "LUT__9612" port: "in[0]" }
	terminal	{ cell: "LUT__9718" port: "in[1]" }
	terminal	{ cell: "LUT__9740" port: "in[0]" }
	terminal	{ cell: "LUT__9824" port: "in[1]" }
	terminal	{ cell: "LUT__9827" port: "in[0]" }
	terminal	{ cell: "LUT__9847" port: "in[1]" }
	terminal	{ cell: "LUT__9927" port: "in[0]" }
	terminal	{ cell: "LUT__9978" port: "in[1]" }
	terminal	{ cell: "LUT__9998" port: "in[0]" }
	terminal	{ cell: "LUT__10021" port: "in[0]" }
	terminal	{ cell: "LUT__10061" port: "in[1]" }
	terminal	{ cell: "LUT__10140" port: "in[1]" }
	terminal	{ cell: "LUT__10181" port: "in[0]" }
	terminal	{ cell: "LUT__10291" port: "in[1]" }
	terminal	{ cell: "LUT__10369" port: "in[1]" }
	terminal	{ cell: "LUT__10386" port: "in[0]" }
	terminal	{ cell: "LUT__10388" port: "in[1]" }
	terminal	{ cell: "LUT__10478" port: "in[1]" }
	terminal	{ cell: "LUT__10563" port: "in[1]" }
	terminal	{ cell: "LUT__10564" port: "in[0]" }
	terminal	{ cell: "LUT__10650" port: "in[1]" }
	terminal	{ cell: "LUT__10732" port: "in[1]" }
	terminal	{ cell: "LUT__10818" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "D" }
	terminal	{ cell: "LUT__9501" port: "in[1]" }
	terminal	{ cell: "LUT__9620" port: "in[0]" }
	terminal	{ cell: "LUT__9749" port: "in[1]" }
	terminal	{ cell: "LUT__9751" port: "in[0]" }
	terminal	{ cell: "LUT__9857" port: "in[0]" }
	terminal	{ cell: "LUT__9862" port: "in[1]" }
	terminal	{ cell: "LUT__9983" port: "in[1]" }
	terminal	{ cell: "LUT__10025" port: "in[0]" }
	terminal	{ cell: "LUT__10064" port: "in[1]" }
	terminal	{ cell: "LUT__10084" port: "in[0]" }
	terminal	{ cell: "LUT__10146" port: "in[1]" }
	terminal	{ cell: "LUT__10193" port: "in[0]" }
	terminal	{ cell: "LUT__10202" port: "in[1]" }
	terminal	{ cell: "LUT__10271" port: "in[0]" }
	terminal	{ cell: "LUT__10295" port: "in[1]" }
	terminal	{ cell: "LUT__10401" port: "in[0]" }
	terminal	{ cell: "LUT__10403" port: "in[1]" }
	terminal	{ cell: "LUT__10444" port: "in[0]" }
	terminal	{ cell: "LUT__10491" port: "in[1]" }
	terminal	{ cell: "LUT__10573" port: "in[0]" }
	terminal	{ cell: "LUT__10577" port: "in[1]" }
	terminal	{ cell: "LUT__10595" port: "in[0]" }
	terminal	{ cell: "LUT__10662" port: "in[1]" }
	terminal	{ cell: "LUT__10745" port: "in[1]" }
	terminal	{ cell: "LUT__10751" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "D" }
	terminal	{ cell: "LUT__9520" port: "in[1]" }
	terminal	{ cell: "LUT__9631" port: "in[0]" }
	terminal	{ cell: "LUT__9760" port: "in[1]" }
	terminal	{ cell: "LUT__9762" port: "in[0]" }
	terminal	{ cell: "LUT__9865" port: "in[1]" }
	terminal	{ cell: "LUT__9870" port: "in[0]" }
	terminal	{ cell: "LUT__9990" port: "in[1]" }
	terminal	{ cell: "LUT__10030" port: "in[0]" }
	terminal	{ cell: "LUT__10071" port: "in[1]" }
	terminal	{ cell: "LUT__10090" port: "in[0]" }
	terminal	{ cell: "LUT__10148" port: "in[1]" }
	terminal	{ cell: "LUT__10215" port: "in[0]" }
	terminal	{ cell: "LUT__10220" port: "in[1]" }
	terminal	{ cell: "LUT__10286" port: "in[0]" }
	terminal	{ cell: "LUT__10319" port: "in[1]" }
	terminal	{ cell: "LUT__10414" port: "in[1]" }
	terminal	{ cell: "LUT__10415" port: "in[0]" }
	terminal	{ cell: "LUT__10454" port: "in[0]" }
	terminal	{ cell: "LUT__10505" port: "in[1]" }
	terminal	{ cell: "LUT__10584" port: "in[0]" }
	terminal	{ cell: "LUT__10591" port: "in[1]" }
	terminal	{ cell: "LUT__10610" port: "in[0]" }
	terminal	{ cell: "LUT__10675" port: "in[1]" }
	terminal	{ cell: "LUT__10755" port: "in[1]" }
	terminal	{ cell: "LUT__10757" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "D" }
	terminal	{ cell: "LUT__9501" port: "in[0]" }
	terminal	{ cell: "LUT__9620" port: "in[1]" }
	terminal	{ cell: "LUT__9775" port: "in[1]" }
	terminal	{ cell: "LUT__9776" port: "in[2]" }
	terminal	{ cell: "LUT__9996" port: "in[1]" }
	terminal	{ cell: "LUT__10033" port: "in[0]" }
	terminal	{ cell: "LUT__10074" port: "in[1]" }
	terminal	{ cell: "LUT__10094" port: "in[0]" }
	terminal	{ cell: "LUT__10153" port: "in[1]" }
	terminal	{ cell: "LUT__10226" port: "in[0]" }
	terminal	{ cell: "LUT__10229" port: "in[1]" }
	terminal	{ cell: "LUT__10294" port: "in[0]" }
	terminal	{ cell: "LUT__10323" port: "in[1]" }
	terminal	{ cell: "LUT__10420" port: "in[1]" }
	terminal	{ cell: "LUT__10421" port: "in[0]" }
	terminal	{ cell: "LUT__10467" port: "in[0]" }
	terminal	{ cell: "LUT__10509" port: "in[1]" }
	terminal	{ cell: "LUT__10596" port: "in[1]" }
	terminal	{ cell: "LUT__10616" port: "in[0]" }
	terminal	{ cell: "LUT__10768" port: "in[1]" }
	terminal	{ cell: "LUT__10770" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "D" }
	terminal	{ cell: "LUT__9520" port: "in[0]" }
	terminal	{ cell: "LUT__9631" port: "in[1]" }
	terminal	{ cell: "LUT__9779" port: "in[1]" }
	terminal	{ cell: "LUT__9780" port: "in[0]" }
	terminal	{ cell: "LUT__9889" port: "in[1]" }
	terminal	{ cell: "LUT__9891" port: "in[0]" }
	terminal	{ cell: "LUT__9998" port: "in[1]" }
	terminal	{ cell: "LUT__10038" port: "in[0]" }
	terminal	{ cell: "LUT__10079" port: "in[1]" }
	terminal	{ cell: "LUT__10098" port: "in[0]" }
	terminal	{ cell: "LUT__10158" port: "in[1]" }
	terminal	{ cell: "LUT__10235" port: "in[1]" }
	terminal	{ cell: "LUT__10237" port: "in[0]" }
	terminal	{ cell: "LUT__10318" port: "in[1]" }
	terminal	{ cell: "LUT__10339" port: "in[1]" }
	terminal	{ cell: "LUT__10433" port: "in[1]" }
	terminal	{ cell: "LUT__10436" port: "in[0]" }
	terminal	{ cell: "LUT__10527" port: "in[1]" }
	terminal	{ cell: "LUT__10632" port: "in[0]" }
	terminal	{ cell: "LUT__10780" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "D" }
	terminal	{ cell: "LUT__9726" port: "in[1]" }
	terminal	{ cell: "LUT__9790" port: "in[1]" }
	terminal	{ cell: "LUT__9791" port: "in[0]" }
	terminal	{ cell: "LUT__9833" port: "in[0]" }
	terminal	{ cell: "LUT__9895" port: "in[0]" }
	terminal	{ cell: "LUT__9899" port: "in[1]" }
	terminal	{ cell: "LUT__10005" port: "in[1]" }
	terminal	{ cell: "LUT__10045" port: "in[0]" }
	terminal	{ cell: "LUT__10084" port: "in[1]" }
	terminal	{ cell: "LUT__10104" port: "in[0]" }
	terminal	{ cell: "LUT__10164" port: "in[1]" }
	terminal	{ cell: "LUT__10247" port: "in[1]" }
	terminal	{ cell: "LUT__10251" port: "in[0]" }
	terminal	{ cell: "LUT__10330" port: "in[0]" }
	terminal	{ cell: "LUT__10353" port: "in[1]" }
	terminal	{ cell: "LUT__10442" port: "in[1]" }
	terminal	{ cell: "LUT__10493" port: "in[1]" }
	terminal	{ cell: "LUT__10532" port: "in[1]" }
	terminal	{ cell: "LUT__10617" port: "in[1]" }
	terminal	{ cell: "LUT__10709" port: "in[1]" }
	terminal	{ cell: "LUT__10784" port: "in[1]" }
	terminal	{ cell: "LUT__10792" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "D" }
	terminal	{ cell: "LUT__9735" port: "in[1]" }
	terminal	{ cell: "LUT__9800" port: "in[1]" }
	terminal	{ cell: "LUT__9801" port: "in[2]" }
	terminal	{ cell: "LUT__9844" port: "in[0]" }
	terminal	{ cell: "LUT__10008" port: "in[1]" }
	terminal	{ cell: "LUT__10048" port: "in[0]" }
	terminal	{ cell: "LUT__10090" port: "in[1]" }
	terminal	{ cell: "LUT__10108" port: "in[0]" }
	terminal	{ cell: "LUT__10171" port: "in[1]" }
	terminal	{ cell: "LUT__10265" port: "in[0]" }
	terminal	{ cell: "LUT__10266" port: "in[1]" }
	terminal	{ cell: "LUT__10334" port: "in[1]" }
	terminal	{ cell: "LUT__10370" port: "in[1]" }
	terminal	{ cell: "LUT__10452" port: "in[1]" }
	terminal	{ cell: "LUT__10542" port: "in[0]" }
	terminal	{ cell: "LUT__10548" port: "in[1]" }
	terminal	{ cell: "LUT__10633" port: "in[1]" }
	terminal	{ cell: "LUT__10649" port: "in[0]" }
	terminal	{ cell: "LUT__10795" port: "in[1]" }
	terminal	{ cell: "LUT__10797" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "D" }
	terminal	{ cell: "LUT__9726" port: "in[0]" }
	terminal	{ cell: "LUT__9816" port: "in[0]" }
	terminal	{ cell: "LUT__9818" port: "in[1]" }
	terminal	{ cell: "LUT__9833" port: "in[1]" }
	terminal	{ cell: "LUT__9913" port: "in[1]" }
	terminal	{ cell: "LUT__9914" port: "in[0]" }
	terminal	{ cell: "LUT__10013" port: "in[1]" }
	terminal	{ cell: "LUT__10055" port: "in[0]" }
	terminal	{ cell: "LUT__10094" port: "in[1]" }
	terminal	{ cell: "LUT__10114" port: "in[0]" }
	terminal	{ cell: "LUT__10176" port: "in[1]" }
	terminal	{ cell: "LUT__10271" port: "in[1]" }
	terminal	{ cell: "LUT__10354" port: "in[0]" }
	terminal	{ cell: "LUT__10377" port: "in[1]" }
	terminal	{ cell: "LUT__10382" port: "in[1]" }
	terminal	{ cell: "LUT__10470" port: "in[1]" }
	terminal	{ cell: "LUT__10556" port: "in[1]" }
	terminal	{ cell: "LUT__10558" port: "in[0]" }
	terminal	{ cell: "LUT__10641" port: "in[1]" }
	terminal	{ cell: "LUT__10807" port: "in[1]" }
	terminal	{ cell: "LUT__10808" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "D" }
	terminal	{ cell: "LUT__9735" port: "in[0]" }
	terminal	{ cell: "LUT__9824" port: "in[0]" }
	terminal	{ cell: "LUT__9829" port: "in[1]" }
	terminal	{ cell: "LUT__9844" port: "in[1]" }
	terminal	{ cell: "LUT__9923" port: "in[0]" }
	terminal	{ cell: "LUT__9927" port: "in[1]" }
	terminal	{ cell: "LUT__10020" port: "in[1]" }
	terminal	{ cell: "LUT__10060" port: "in[0]" }
	terminal	{ cell: "LUT__10098" port: "in[1]" }
	terminal	{ cell: "LUT__10120" port: "in[0]" }
	terminal	{ cell: "LUT__10181" port: "in[1]" }
	terminal	{ cell: "LUT__10286" port: "in[1]" }
	terminal	{ cell: "LUT__10368" port: "in[1]" }
	terminal	{ cell: "LUT__10393" port: "in[0]" }
	terminal	{ cell: "LUT__10394" port: "in[1]" }
	terminal	{ cell: "LUT__10480" port: "in[1]" }
	terminal	{ cell: "LUT__10567" port: "in[1]" }
	terminal	{ cell: "LUT__10656" port: "in[1]" }
	terminal	{ cell: "LUT__10670" port: "in[0]" }
	terminal	{ cell: "LUT__10740" port: "in[1]" }
	terminal	{ cell: "LUT__10819" port: "in[1]" }
	terminal	{ cell: "LUT__10824" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "Q" }
	terminal	{ cell: "LUT__9533" port: "in[1]" }
	terminal	{ cell: "LUT__9645" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "Q" }
	terminal	{ cell: "LUT__9545" port: "in[1]" }
	terminal	{ cell: "LUT__9656" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "Q" }
	terminal	{ cell: "LUT__9559" port: "in[1]" }
	terminal	{ cell: "LUT__9671" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "Q" }
	terminal	{ cell: "LUT__9568" port: "in[1]" }
	terminal	{ cell: "LUT__9682" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "Q" }
	terminal	{ cell: "LUT__9578" port: "in[1]" }
	terminal	{ cell: "LUT__9687" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "Q" }
	terminal	{ cell: "LUT__9587" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "Q" }
	terminal	{ cell: "LUT__9600" port: "in[1]" }
	terminal	{ cell: "LUT__9711" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "Q" }
	terminal	{ cell: "LUT__9616" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "Q" }
	terminal	{ cell: "LUT__9531" port: "in[1]" }
	terminal	{ cell: "LUT__9533" port: "in[0]" }
	terminal	{ cell: "LUT__9642" port: "in[0]" }
	terminal	{ cell: "LUT__9645" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "Q" }
	terminal	{ cell: "LUT__9545" port: "in[0]" }
	terminal	{ cell: "LUT__9547" port: "in[1]" }
	terminal	{ cell: "LUT__9653" port: "in[0]" }
	terminal	{ cell: "LUT__9656" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "Q" }
	terminal	{ cell: "LUT__9558" port: "in[1]" }
	terminal	{ cell: "LUT__9559" port: "in[0]" }
	terminal	{ cell: "LUT__9664" port: "in[0]" }
	terminal	{ cell: "LUT__9671" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "Q" }
	terminal	{ cell: "LUT__9564" port: "in[1]" }
	terminal	{ cell: "LUT__9568" port: "in[0]" }
	terminal	{ cell: "LUT__9677" port: "in[0]" }
	terminal	{ cell: "LUT__9682" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "Q" }
	terminal	{ cell: "LUT__9575" port: "in[1]" }
	terminal	{ cell: "LUT__9578" port: "in[0]" }
	terminal	{ cell: "LUT__9686" port: "in[0]" }
	terminal	{ cell: "LUT__9687" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "Q" }
	terminal	{ cell: "LUT__9586" port: "in[1]" }
	terminal	{ cell: "LUT__9590" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "Q" }
	terminal	{ cell: "LUT__9599" port: "in[1]" }
	terminal	{ cell: "LUT__9600" port: "in[0]" }
	terminal	{ cell: "LUT__9706" port: "in[0]" }
	terminal	{ cell: "LUT__9711" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "Q" }
	terminal	{ cell: "LUT__9616" port: "in[1]" }
	terminal	{ cell: "LUT__9617" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__9491" port: "in[0]" }
	terminal	{ cell: "LUT__9496" port: "in[1]" }
	terminal	{ cell: "LUT__9502" port: "in[0]" }
	terminal	{ cell: "LUT__9504" port: "in[1]" }
	terminal	{ cell: "LUT__9507" port: "in[1]" }
	terminal	{ cell: "LUT__9509" port: "in[1]" }
	terminal	{ cell: "LUT__9511" port: "in[2]" }
	terminal	{ cell: "LUT__9513" port: "in[0]" }
	terminal	{ cell: "LUT__9517" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__9491" port: "in[1]" }
	terminal	{ cell: "LUT__9497" port: "in[1]" }
	terminal	{ cell: "LUT__9499" port: "in[0]" }
	terminal	{ cell: "LUT__9502" port: "in[2]" }
	terminal	{ cell: "LUT__9504" port: "in[2]" }
	terminal	{ cell: "LUT__9507" port: "in[2]" }
	terminal	{ cell: "LUT__9509" port: "in[2]" }
	terminal	{ cell: "LUT__9511" port: "in[1]" }
	terminal	{ cell: "LUT__9513" port: "in[1]" }
	terminal	{ cell: "LUT__9517" port: "in[0]" }
	terminal	{ cell: "LUT__9519" port: "in[3]" }
	terminal	{ cell: "LUT__9679" port: "in[2]" }
	terminal	{ cell: "LUT__9708" port: "in[2]" }
	terminal	{ cell: "LUT__9728" port: "in[2]" }
	terminal	{ cell: "LUT__9908" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11188" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11209" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11212" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11215" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11218" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11221" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11224" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11227" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11230" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11233" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11236" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11239" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11242" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11245" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__11248" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__11251" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__11254" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__11257" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__11260" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__11263" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__11266" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__11269" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__11272" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__11275" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__11278" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__11281" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__11284" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__11287" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__11290" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__11293" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__11296" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__11299" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__11302" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__11305" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__11308" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__11311" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__11314" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__11316" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__11319" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "Q" }
	terminal	{ cell: "LUT__8936" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__9935" port: "in[0]" }
	terminal	{ cell: "LUT__9938" port: "in[3]" }
	terminal	{ cell: "LUT__9939" port: "in[0]" }
	terminal	{ cell: "LUT__9941" port: "in[1]" }
	terminal	{ cell: "LUT__9943" port: "in[0]" }
	terminal	{ cell: "LUT__9947" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10976" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__9935" port: "in[1]" }
	terminal	{ cell: "LUT__9938" port: "in[1]" }
	terminal	{ cell: "LUT__9939" port: "in[1]" }
	terminal	{ cell: "LUT__9941" port: "in[0]" }
	terminal	{ cell: "LUT__9943" port: "in[1]" }
	terminal	{ cell: "LUT__9947" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11187" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11208" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11211" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11214" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11217" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11220" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11223" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11226" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11229" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11232" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11235" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11238" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11241" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11244" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__11247" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__11250" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__11253" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__11256" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__11259" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__11262" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__11265" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__11268" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__11271" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__11274" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__11277" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__11280" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__11283" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__11286" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__11289" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__11292" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__11295" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__11298" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__11301" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__11304" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__11307" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__11310" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__11313" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__11317" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__11320" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__11324" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__11327" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__11330" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__11333" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__11336" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__11339" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__11342" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__11345" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "Q" }
	terminal	{ cell: "LUT__8936" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10976" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10186" port: "in[0]" }
	terminal	{ cell: "LUT__10189" port: "in[0]" }
	terminal	{ cell: "LUT__10192" port: "in[1]" }
	terminal	{ cell: "LUT__10194" port: "in[0]" }
	terminal	{ cell: "LUT__10196" port: "in[0]" }
	terminal	{ cell: "LUT__10201" port: "in[2]" }
	terminal	{ cell: "LUT__10204" port: "in[0]" }
	terminal	{ cell: "LUT__10208" port: "in[3]" }
	terminal	{ cell: "LUT__10209" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__10186" port: "in[1]" }
	terminal	{ cell: "LUT__10189" port: "in[1]" }
	terminal	{ cell: "LUT__10192" port: "in[0]" }
	terminal	{ cell: "LUT__10194" port: "in[1]" }
	terminal	{ cell: "LUT__10196" port: "in[2]" }
	terminal	{ cell: "LUT__10201" port: "in[0]" }
	terminal	{ cell: "LUT__10204" port: "in[1]" }
	terminal	{ cell: "LUT__10209" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__10186" port: "in[2]" }
	terminal	{ cell: "LUT__10190" port: "in[0]" }
	terminal	{ cell: "LUT__10192" port: "in[2]" }
	terminal	{ cell: "LUT__10194" port: "in[2]" }
	terminal	{ cell: "LUT__10196" port: "in[1]" }
	terminal	{ cell: "LUT__10199" port: "in[1]" }
	terminal	{ cell: "LUT__10201" port: "in[1]" }
	terminal	{ cell: "LUT__10204" port: "in[2]" }
	terminal	{ cell: "LUT__10209" port: "in[0]" }
	terminal	{ cell: "LUT__10211" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11187" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11208" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11211" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11214" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11217" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11220" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11223" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11226" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11229" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11232" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11235" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11238" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11241" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11244" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__11247" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__11250" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__11253" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__11256" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__11259" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__11262" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__11265" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__11268" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__11271" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__11274" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__11277" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__11280" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__11283" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__11286" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__11289" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__11292" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__11295" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__11298" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__11301" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__11304" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__11307" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__11310" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__11313" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__11317" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__11320" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__11322" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__11325" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__11328" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__11331" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__11334" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__11337" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__11340" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__11343" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "Q" }
	terminal	{ cell: "LUT__11346" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "Q" }
	terminal	{ cell: "LUT__11348" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "Q" }
	terminal	{ cell: "LUT__11350" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "Q" }
	terminal	{ cell: "LUT__11352" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "Q" }
	terminal	{ cell: "LUT__11354" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "Q" }
	terminal	{ cell: "LUT__11356" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "Q" }
	terminal	{ cell: "LUT__11358" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "Q" }
	terminal	{ cell: "LUT__11360" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11227" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11224" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11221" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10977" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11218" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11215" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11212" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11209" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11188" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11230" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "Q" }
	terminal	{ cell: "LUT__8936" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11233" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11236" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11239" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11242" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11245" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__11248" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__11251" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__11254" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__11257" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__11260" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__11263" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__11266" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__11269" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__11272" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__11275" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__11278" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__11281" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__11284" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__11287" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__11290" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__11293" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__11296" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__11299" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__11302" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__11305" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__11308" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__11311" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__11314" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__11316" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__11319" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__11323" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__11326" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__11329" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__11332" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__11335" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__11338" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__11341" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__11344" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "Q" }
	terminal	{ cell: "LUT__11347" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "Q" }
	terminal	{ cell: "LUT__11349" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "Q" }
	terminal	{ cell: "LUT__11351" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "Q" }
	terminal	{ cell: "LUT__11353" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "Q" }
	terminal	{ cell: "LUT__11355" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "Q" }
	terminal	{ cell: "LUT__11357" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "Q" }
	terminal	{ cell: "LUT__11359" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "Q" }
	terminal	{ cell: "LUT__11361" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "Q" }
	terminal	{ cell: "LUT__11362" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "Q" }
	terminal	{ cell: "LUT__11363" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "Q" }
	terminal	{ cell: "LUT__11364" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "Q" }
	terminal	{ cell: "LUT__11365" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "Q" }
	terminal	{ cell: "LUT__11366" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "Q" }
	terminal	{ cell: "LUT__11367" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "Q" }
	terminal	{ cell: "LUT__11368" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "Q" }
	terminal	{ cell: "LUT__11369" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[0]" }
	terminal	{ cell: "LUT__9575" port: "in[0]" }
	terminal	{ cell: "LUT__9580" port: "in[1]" }
	terminal	{ cell: "LUT__9686" port: "in[1]" }
	terminal	{ cell: "LUT__9689" port: "in[0]" }
	terminal	{ cell: "LUT__9724" port: "in[1]" }
	terminal	{ cell: "LUT__9790" port: "in[0]" }
	terminal	{ cell: "LUT__9796" port: "in[1]" }
	terminal	{ cell: "LUT__9841" port: "in[0]" }
	terminal	{ cell: "LUT__9894" port: "in[0]" }
	terminal	{ cell: "LUT__9895" port: "in[1]" }
	terminal	{ cell: "LUT__9964" port: "in[1]" }
	terminal	{ cell: "LUT__9984" port: "in[0]" }
	terminal	{ cell: "LUT__10005" port: "in[0]" }
	terminal	{ cell: "LUT__10045" port: "in[1]" }
	terminal	{ cell: "LUT__10126" port: "in[1]" }
	terminal	{ cell: "LUT__10163" port: "in[0]" }
	terminal	{ cell: "LUT__10249" port: "in[0]" }
	terminal	{ cell: "LUT__10250" port: "in[1]" }
	terminal	{ cell: "LUT__10328" port: "in[0]" }
	terminal	{ cell: "LUT__10354" port: "in[1]" }
	terminal	{ cell: "LUT__10444" port: "in[1]" }
	terminal	{ cell: "LUT__10490" port: "in[0]" }
	terminal	{ cell: "LUT__10531" port: "in[1]" }
	terminal	{ cell: "LUT__10535" port: "in[1]" }
	terminal	{ cell: "LUT__10624" port: "in[1]" }
	terminal	{ cell: "LUT__10645" port: "in[0]" }
	terminal	{ cell: "LUT__10708" port: "in[1]" }
	terminal	{ cell: "LUT__10709" port: "in[0]" }
	terminal	{ cell: "LUT__10785" port: "in[0]" }
	terminal	{ cell: "LUT__10789" port: "in[1]" }
	terminal	{ cell: "LUT__10838" port: "in[1]" }
	terminal	{ cell: "LUT__10839" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[1]" }
	terminal	{ cell: "LUT__9589" port: "in[1]" }
	terminal	{ cell: "LUT__9593" port: "in[1]" }
	terminal	{ cell: "LUT__9701" port: "in[0]" }
	terminal	{ cell: "LUT__9742" port: "in[1]" }
	terminal	{ cell: "LUT__9801" port: "in[1]" }
	terminal	{ cell: "LUT__9807" port: "in[1]" }
	terminal	{ cell: "LUT__9851" port: "in[0]" }
	terminal	{ cell: "LUT__9906" port: "in[0]" }
	terminal	{ cell: "LUT__9971" port: "in[1]" }
	terminal	{ cell: "LUT__9991" port: "in[0]" }
	terminal	{ cell: "LUT__10008" port: "in[0]" }
	terminal	{ cell: "LUT__10048" port: "in[1]" }
	terminal	{ cell: "LUT__10128" port: "in[1]" }
	terminal	{ cell: "LUT__10168" port: "in[0]" }
	terminal	{ cell: "LUT__10258" port: "in[0]" }
	terminal	{ cell: "LUT__10261" port: "in[1]" }
	terminal	{ cell: "LUT__10342" port: "in[1]" }
	terminal	{ cell: "LUT__10367" port: "in[1]" }
	terminal	{ cell: "LUT__10454" port: "in[1]" }
	terminal	{ cell: "LUT__10499" port: "in[0]" }
	terminal	{ cell: "LUT__10544" port: "in[1]" }
	terminal	{ cell: "LUT__10629" port: "in[1]" }
	terminal	{ cell: "LUT__10653" port: "in[0]" }
	terminal	{ cell: "LUT__10712" port: "in[1]" }
	terminal	{ cell: "LUT__10798" port: "in[1]" }
	terminal	{ cell: "LUT__10800" port: "in[0]" }
	terminal	{ cell: "LUT__10836" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[2]" }
	terminal	{ cell: "LUT__9599" port: "in[0]" }
	terminal	{ cell: "LUT__9605" port: "in[1]" }
	terminal	{ cell: "LUT__9706" port: "in[1]" }
	terminal	{ cell: "LUT__9710" port: "in[0]" }
	terminal	{ cell: "LUT__9724" port: "in[0]" }
	terminal	{ cell: "LUT__9817" port: "in[1]" }
	terminal	{ cell: "LUT__9818" port: "in[0]" }
	terminal	{ cell: "LUT__9841" port: "in[1]" }
	terminal	{ cell: "LUT__9914" port: "in[1]" }
	terminal	{ cell: "LUT__9918" port: "in[0]" }
	terminal	{ cell: "LUT__9976" port: "in[1]" }
	terminal	{ cell: "LUT__9994" port: "in[0]" }
	terminal	{ cell: "LUT__10013" port: "in[0]" }
	terminal	{ cell: "LUT__10055" port: "in[1]" }
	terminal	{ cell: "LUT__10136" port: "in[1]" }
	terminal	{ cell: "LUT__10173" port: "in[0]" }
	terminal	{ cell: "LUT__10277" port: "in[1]" }
	terminal	{ cell: "LUT__10347" port: "in[0]" }
	terminal	{ cell: "LUT__10381" port: "in[0]" }
	terminal	{ cell: "LUT__10383" port: "in[1]" }
	terminal	{ cell: "LUT__10467" port: "in[1]" }
	terminal	{ cell: "LUT__10515" port: "in[0]" }
	terminal	{ cell: "LUT__10552" port: "in[1]" }
	terminal	{ cell: "LUT__10554" port: "in[0]" }
	terminal	{ cell: "LUT__10639" port: "in[1]" }
	terminal	{ cell: "LUT__10666" port: "in[1]" }
	terminal	{ cell: "LUT__10724" port: "in[1]" }
	terminal	{ cell: "LUT__10806" port: "in[0]" }
	terminal	{ cell: "LUT__10811" port: "in[1]" }
	terminal	{ cell: "LUT__10833" port: "in[1]" }
	terminal	{ cell: "LUT__10837" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[3]" }
	terminal	{ cell: "LUT__9610" port: "in[1]" }
	terminal	{ cell: "LUT__9617" port: "in[1]" }
	terminal	{ cell: "LUT__9720" port: "in[0]" }
	terminal	{ cell: "LUT__9742" port: "in[0]" }
	terminal	{ cell: "LUT__9823" port: "in[1]" }
	terminal	{ cell: "LUT__9829" port: "in[0]" }
	terminal	{ cell: "LUT__9851" port: "in[1]" }
	terminal	{ cell: "LUT__9923" port: "in[1]" }
	terminal	{ cell: "LUT__9924" port: "in[0]" }
	terminal	{ cell: "LUT__9981" port: "in[1]" }
	terminal	{ cell: "LUT__10001" port: "in[0]" }
	terminal	{ cell: "LUT__10020" port: "in[0]" }
	terminal	{ cell: "LUT__10060" port: "in[1]" }
	terminal	{ cell: "LUT__10138" port: "in[1]" }
	terminal	{ cell: "LUT__10179" port: "in[0]" }
	terminal	{ cell: "LUT__10290" port: "in[1]" }
	terminal	{ cell: "LUT__10359" port: "in[0]" }
	terminal	{ cell: "LUT__10387" port: "in[0]" }
	terminal	{ cell: "LUT__10395" port: "in[1]" }
	terminal	{ cell: "LUT__10523" port: "in[0]" }
	terminal	{ cell: "LUT__10563" port: "in[0]" }
	terminal	{ cell: "LUT__10565" port: "in[1]" }
	terminal	{ cell: "LUT__10651" port: "in[1]" }
	terminal	{ cell: "LUT__10671" port: "in[0]" }
	terminal	{ cell: "LUT__10740" port: "in[0]" }
	terminal	{ cell: "LUT__10820" port: "in[0]" }
	terminal	{ cell: "LUT__10831" port: "in[1]" }
	terminal	{ cell: "LUT__10834" port: "in[1]" }
	terminal	{ cell: "LUT__10838" port: "in[0]" }
 }
net {
	name: "n794"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[0]" }
	terminal	{ cell: "LUT__9510" port: "in[1]" }
	terminal	{ cell: "LUT__9531" port: "in[0]" }
	terminal	{ cell: "LUT__9534" port: "in[1]" }
	terminal	{ cell: "LUT__9623" port: "in[0]" }
	terminal	{ cell: "LUT__9642" port: "in[1]" }
	terminal	{ cell: "LUT__9644" port: "in[0]" }
	terminal	{ cell: "LUT__9749" port: "in[0]" }
	terminal	{ cell: "LUT__9753" port: "in[1]" }
	terminal	{ cell: "LUT__9857" port: "in[1]" }
	terminal	{ cell: "LUT__9860" port: "in[0]" }
	terminal	{ cell: "LUT__9942" port: "in[0]" }
	terminal	{ cell: "LUT__9944" port: "in[1]" }
	terminal	{ cell: "LUT__9964" port: "in[0]" }
	terminal	{ cell: "LUT__10025" port: "in[1]" }
	terminal	{ cell: "LUT__10104" port: "in[1]" }
	terminal	{ cell: "LUT__10143" port: "in[0]" }
	terminal	{ cell: "LUT__10195" port: "in[1]" }
	terminal	{ cell: "LUT__10205" port: "in[1]" }
	terminal	{ cell: "LUT__10277" port: "in[0]" }
	terminal	{ cell: "LUT__10294" port: "in[1]" }
	terminal	{ cell: "LUT__10399" port: "in[1]" }
	terminal	{ cell: "LUT__10405" port: "in[0]" }
	terminal	{ cell: "LUT__10449" port: "in[0]" }
	terminal	{ cell: "LUT__10489" port: "in[1]" }
	terminal	{ cell: "LUT__10578" port: "in[0]" }
	terminal	{ cell: "LUT__10579" port: "in[1]" }
	terminal	{ cell: "LUT__10599" port: "in[0]" }
	terminal	{ cell: "LUT__10664" port: "in[1]" }
	terminal	{ cell: "LUT__10743" port: "in[0]" }
	terminal	{ cell: "LUT__10744" port: "in[1]" }
	terminal	{ cell: "LUT__10835" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[1]" }
	terminal	{ cell: "LUT__9527" port: "in[1]" }
	terminal	{ cell: "LUT__9547" port: "in[0]" }
	terminal	{ cell: "LUT__9548" port: "in[1]" }
	terminal	{ cell: "LUT__9637" port: "in[0]" }
	terminal	{ cell: "LUT__9653" port: "in[1]" }
	terminal	{ cell: "LUT__9661" port: "in[0]" }
	terminal	{ cell: "LUT__9760" port: "in[0]" }
	terminal	{ cell: "LUT__9765" port: "in[1]" }
	terminal	{ cell: "LUT__9870" port: "in[1]" }
	terminal	{ cell: "LUT__9871" port: "in[0]" }
	terminal	{ cell: "LUT__9948" port: "in[0]" }
	terminal	{ cell: "LUT__9951" port: "in[1]" }
	terminal	{ cell: "LUT__9971" port: "in[0]" }
	terminal	{ cell: "LUT__10030" port: "in[1]" }
	terminal	{ cell: "LUT__10108" port: "in[1]" }
	terminal	{ cell: "LUT__10149" port: "in[0]" }
	terminal	{ cell: "LUT__10218" port: "in[0]" }
	terminal	{ cell: "LUT__10219" port: "in[1]" }
	terminal	{ cell: "LUT__10289" port: "in[1]" }
	terminal	{ cell: "LUT__10317" port: "in[1]" }
	terminal	{ cell: "LUT__10411" port: "in[1]" }
	terminal	{ cell: "LUT__10456" port: "in[0]" }
	terminal	{ cell: "LUT__10500" port: "in[1]" }
	terminal	{ cell: "LUT__10585" port: "in[1]" }
	terminal	{ cell: "LUT__10588" port: "in[0]" }
	terminal	{ cell: "LUT__10607" port: "in[0]" }
	terminal	{ cell: "LUT__10754" port: "in[0]" }
	terminal	{ cell: "LUT__10835" port: "in[0]" }
	terminal	{ cell: "LUT__10841" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[2]" }
	terminal	{ cell: "LUT__9510" port: "in[0]" }
	terminal	{ cell: "LUT__9558" port: "in[0]" }
	terminal	{ cell: "LUT__9561" port: "in[1]" }
	terminal	{ cell: "LUT__9623" port: "in[1]" }
	terminal	{ cell: "LUT__9664" port: "in[1]" }
	terminal	{ cell: "LUT__9666" port: "in[0]" }
	terminal	{ cell: "LUT__9772" port: "in[1]" }
	terminal	{ cell: "LUT__9776" port: "in[1]" }
	terminal	{ cell: "LUT__9881" port: "in[0]" }
	terminal	{ cell: "LUT__9955" port: "in[0]" }
	terminal	{ cell: "LUT__9956" port: "in[1]" }
	terminal	{ cell: "LUT__9976" port: "in[0]" }
	terminal	{ cell: "LUT__10033" port: "in[1]" }
	terminal	{ cell: "LUT__10114" port: "in[1]" }
	terminal	{ cell: "LUT__10154" port: "in[0]" }
	terminal	{ cell: "LUT__10224" port: "in[1]" }
	terminal	{ cell: "LUT__10225" port: "in[0]" }
	terminal	{ cell: "LUT__10301" port: "in[1]" }
	terminal	{ cell: "LUT__10330" port: "in[1]" }
	terminal	{ cell: "LUT__10426" port: "in[1]" }
	terminal	{ cell: "LUT__10512" port: "in[1]" }
	terminal	{ cell: "LUT__10602" port: "in[1]" }
	terminal	{ cell: "LUT__10619" port: "in[0]" }
	terminal	{ cell: "LUT__10686" port: "in[1]" }
	terminal	{ cell: "LUT__10766" port: "in[0]" }
	terminal	{ cell: "LUT__10771" port: "in[1]" }
	terminal	{ cell: "LUT__10840" port: "in[1]" }
	terminal	{ cell: "LUT__10841" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[3]" }
	terminal	{ cell: "LUT__9527" port: "in[0]" }
	terminal	{ cell: "LUT__9564" port: "in[0]" }
	terminal	{ cell: "LUT__9572" port: "in[1]" }
	terminal	{ cell: "LUT__9637" port: "in[1]" }
	terminal	{ cell: "LUT__9677" port: "in[1]" }
	terminal	{ cell: "LUT__9681" port: "in[0]" }
	terminal	{ cell: "LUT__9779" port: "in[0]" }
	terminal	{ cell: "LUT__9784" port: "in[1]" }
	terminal	{ cell: "LUT__9890" port: "in[0]" }
	terminal	{ cell: "LUT__9891" port: "in[1]" }
	terminal	{ cell: "LUT__9958" port: "in[0]" }
	terminal	{ cell: "LUT__9961" port: "in[1]" }
	terminal	{ cell: "LUT__9981" port: "in[0]" }
	terminal	{ cell: "LUT__10038" port: "in[1]" }
	terminal	{ cell: "LUT__10120" port: "in[1]" }
	terminal	{ cell: "LUT__10159" port: "in[0]" }
	terminal	{ cell: "LUT__10234" port: "in[0]" }
	terminal	{ cell: "LUT__10238" port: "in[1]" }
	terminal	{ cell: "LUT__10309" port: "in[1]" }
	terminal	{ cell: "LUT__10333" port: "in[1]" }
	terminal	{ cell: "LUT__10432" port: "in[1]" }
	terminal	{ cell: "LUT__10477" port: "in[0]" }
	terminal	{ cell: "LUT__10608" port: "in[1]" }
	terminal	{ cell: "LUT__10635" port: "in[0]" }
	terminal	{ cell: "LUT__10774" port: "in[0]" }
	terminal	{ cell: "LUT__10781" port: "in[1]" }
	terminal	{ cell: "LUT__10839" port: "in[1]" }
	terminal	{ cell: "LUT__10840" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "D" }
 }
net {
	name: "n832"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "D" }
 }
net {
	name: "n833"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty~FF" port: "Q" }
	terminal	{ cell: "LUT__9488" port: "in[1]" }
	terminal	{ cell: "LUT__9936" port: "in[1]" }
	terminal	{ cell: "LUT__10183" port: "in[2]" }
	terminal	{ cell: "LUT__10830" port: "in[1]" }
	terminal	{ cell: "LUT__10942" port: "in[1]" }
	terminal	{ cell: "LUT__10968" port: "in[2]" }
	terminal	{ cell: "LUT__10969" port: "in[2]" }
	terminal	{ cell: "LUT__10989" port: "in[2]" }
	terminal	{ cell: "LUT__10991" port: "in[2]" }
	terminal	{ cell: "LUT__10993" port: "in[2]" }
	terminal	{ cell: "LUT__10995" port: "in[2]" }
	terminal	{ cell: "LUT__10997" port: "in[2]" }
	terminal	{ cell: "LUT__10999" port: "in[2]" }
	terminal	{ cell: "LUT__11001" port: "in[2]" }
	terminal	{ cell: "LUT__11003" port: "in[2]" }
	terminal	{ cell: "LUT__11005" port: "in[2]" }
	terminal	{ cell: "LUT__11007" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "Q" }
	terminal	{ cell: "LUT__9472" port: "in[0]" }
 }
net {
	name: "n836"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "D" }
 }
net {
	name: "n837"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[12]" }
	terminal	{ cell: "LUT__10969" port: "in[0]" }
 }
net {
	name: "n839"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__10941" port: "in[0]" }
 }
net {
	name: "n840"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10969" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10943" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[12]" }
	terminal	{ cell: "LUT__10943" port: "in[1]" }
	terminal	{ cell: "LUT__10971" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[8]" }
	terminal	{ cell: "LUT__10944" port: "in[0]" }
	terminal	{ cell: "LUT__10971" port: "in[1]" }
	terminal	{ cell: "LUT__11009" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[9]" }
	terminal	{ cell: "LUT__10944" port: "in[2]" }
	terminal	{ cell: "LUT__11009" port: "in[1]" }
	terminal	{ cell: "LUT__11010" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[0]" }
	terminal	{ cell: "LUT__10946" port: "in[0]" }
	terminal	{ cell: "LUT__11010" port: "in[1]" }
	terminal	{ cell: "LUT__11011" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[1]" }
	terminal	{ cell: "LUT__10943" port: "in[2]" }
	terminal	{ cell: "LUT__11011" port: "in[1]" }
	terminal	{ cell: "LUT__11012" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[2]" }
	terminal	{ cell: "LUT__10945" port: "in[0]" }
	terminal	{ cell: "LUT__11012" port: "in[1]" }
	terminal	{ cell: "LUT__11013" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[3]" }
	terminal	{ cell: "LUT__10949" port: "in[0]" }
	terminal	{ cell: "LUT__11013" port: "in[1]" }
	terminal	{ cell: "LUT__11014" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[4]" }
	terminal	{ cell: "LUT__10945" port: "in[2]" }
	terminal	{ cell: "LUT__11014" port: "in[1]" }
	terminal	{ cell: "LUT__11015" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[5]" }
	terminal	{ cell: "LUT__10948" port: "in[0]" }
	terminal	{ cell: "LUT__11015" port: "in[1]" }
	terminal	{ cell: "LUT__11016" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[6]" }
	terminal	{ cell: "LUT__10949" port: "in[2]" }
	terminal	{ cell: "LUT__11016" port: "in[1]" }
	terminal	{ cell: "LUT__11017" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[7]" }
	terminal	{ cell: "LUT__10948" port: "in[2]" }
	terminal	{ cell: "LUT__11017" port: "in[1]" }
	terminal	{ cell: "LUT__11018" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "I0" }
	terminal	{ cell: "LUT__10946" port: "in[2]" }
	terminal	{ cell: "LUT__11018" port: "in[1]" }
 }
net {
	name: "n859"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__9472" port: "in[1]" }
 }
net {
	name: "n860"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11488" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[8]" }
	terminal	{ cell: "LUT__10968" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[9]" }
	terminal	{ cell: "LUT__10989" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[0]" }
	terminal	{ cell: "LUT__10991" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[1]" }
	terminal	{ cell: "LUT__10993" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[2]" }
	terminal	{ cell: "LUT__10995" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[3]" }
	terminal	{ cell: "LUT__10997" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[4]" }
	terminal	{ cell: "LUT__10999" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[5]" }
	terminal	{ cell: "LUT__11001" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[6]" }
	terminal	{ cell: "LUT__11003" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[7]" }
	terminal	{ cell: "LUT__11005" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "I0" }
	terminal	{ cell: "LUT__11007" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__10968" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__10989" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__10991" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__10993" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__10995" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__10997" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__10999" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11001" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11003" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11005" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11007" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__10944" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__10944" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__10946" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__10943" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__10945" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__10949" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__10945" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__10948" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__10949" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__10948" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__10946" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "Q" }
	terminal	{ cell: "LUT__10962" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "Q" }
	terminal	{ cell: "LUT__10960" port: "in[1]" }
	terminal	{ cell: "LUT__10981" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "Q" }
	terminal	{ cell: "LUT__10960" port: "in[2]" }
	terminal	{ cell: "LUT__10981" port: "in[2]" }
	terminal	{ cell: "LUT__10982" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "Q" }
	terminal	{ cell: "LUT__10959" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "Q" }
	terminal	{ cell: "LUT__10959" port: "in[2]" }
	terminal	{ cell: "LUT__10983" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "Q" }
	terminal	{ cell: "LUT__10958" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "Q" }
	terminal	{ cell: "LUT__10958" port: "in[2]" }
	terminal	{ cell: "LUT__10984" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "Q" }
	terminal	{ cell: "LUT__10957" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "Q" }
	terminal	{ cell: "LUT__10956" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "Q" }
	terminal	{ cell: "LUT__10960" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "Q" }
	terminal	{ cell: "LUT__10954" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "Q" }
	terminal	{ cell: "LUT__11804" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "Q" }
	terminal	{ cell: "LUT__10967" port: "in[1]" }
	terminal	{ cell: "LUT__10985" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "Q" }
	terminal	{ cell: "LUT__10967" port: "in[2]" }
	terminal	{ cell: "LUT__10985" port: "in[2]" }
	terminal	{ cell: "LUT__10986" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "Q" }
	terminal	{ cell: "LUT__10966" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "Q" }
	terminal	{ cell: "LUT__10966" port: "in[2]" }
	terminal	{ cell: "LUT__10987" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "Q" }
	terminal	{ cell: "LUT__10965" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "Q" }
	terminal	{ cell: "LUT__10965" port: "in[2]" }
	terminal	{ cell: "LUT__10988" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "Q" }
	terminal	{ cell: "LUT__10964" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "Q" }
	terminal	{ cell: "LUT__10963" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "Q" }
	terminal	{ cell: "LUT__10967" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "Q" }
	terminal	{ cell: "LUT__10961" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__9483" port: "in[0]" }
	terminal	{ cell: "LUT__10184" port: "in[0]" }
	terminal	{ cell: "LUT__11028" port: "in[3]" }
	terminal	{ cell: "LUT__11030" port: "in[3]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I0" }
	terminal	{ cell: "LUT__9483" port: "in[1]" }
	terminal	{ cell: "LUT__9933" port: "in[0]" }
	terminal	{ cell: "LUT__10184" port: "in[1]" }
	terminal	{ cell: "LUT__11037" port: "in[0]" }
	terminal	{ cell: "LUT__11038" port: "in[1]" }
	terminal	{ cell: "LUT__11972" port: "in[1]" }
	terminal	{ cell: "LUT__11979" port: "in[1]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I0" }
	terminal	{ cell: "LUT__9484" port: "in[2]" }
	terminal	{ cell: "LUT__9489" port: "in[1]" }
	terminal	{ cell: "LUT__9933" port: "in[1]" }
	terminal	{ cell: "LUT__10184" port: "in[2]" }
	terminal	{ cell: "LUT__11042" port: "in[1]" }
	terminal	{ cell: "LUT__11972" port: "in[0]" }
	terminal	{ cell: "LUT__11979" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "I0" }
	terminal	{ cell: "LUT__9490" port: "in[1]" }
	terminal	{ cell: "LUT__9933" port: "in[2]" }
	terminal	{ cell: "LUT__10185" port: "in[1]" }
	terminal	{ cell: "LUT__11046" port: "in[0]" }
	terminal	{ cell: "LUT__11960" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I0" }
	terminal	{ cell: "LUT__9492" port: "in[0]" }
	terminal	{ cell: "LUT__11960" port: "in[1]" }
	terminal	{ cell: "LUT__11982" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I0" }
	terminal	{ cell: "LUT__9492" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I0" }
	terminal	{ cell: "LUT__11958" port: "in[1]" }
	terminal	{ cell: "LUT__11970" port: "in[1]" }
	terminal	{ cell: "LUT__11974" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I0" }
	terminal	{ cell: "LUT__11959" port: "in[1]" }
	terminal	{ cell: "LUT__11975" port: "in[1]" }
	terminal	{ cell: "LUT__11991" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I0" }
	terminal	{ cell: "LUT__11976" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I0" }
	terminal	{ cell: "LUT__9481" port: "in[0]" }
	terminal	{ cell: "LUT__11955" port: "in[1]" }
	terminal	{ cell: "LUT__11965" port: "in[1]" }
	terminal	{ cell: "LUT__11980" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I0" }
	terminal	{ cell: "LUT__9481" port: "in[1]" }
	terminal	{ cell: "LUT__11956" port: "in[1]" }
	terminal	{ cell: "LUT__11966" port: "in[1]" }
	terminal	{ cell: "LUT__11981" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I0" }
	terminal	{ cell: "LUT__9481" port: "in[2]" }
	terminal	{ cell: "LUT__11957" port: "in[1]" }
	terminal	{ cell: "LUT__11967" port: "in[1]" }
	terminal	{ cell: "LUT__11987" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I0" }
	terminal	{ cell: "LUT__9481" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I0" }
	terminal	{ cell: "LUT__9482" port: "in[1]" }
	terminal	{ cell: "LUT__9492" port: "in[2]" }
	terminal	{ cell: "LUT__11954" port: "in[1]" }
	terminal	{ cell: "LUT__11978" port: "in[1]" }
	terminal	{ cell: "LUT__11985" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I0" }
	terminal	{ cell: "LUT__9482" port: "in[2]" }
	terminal	{ cell: "LUT__9492" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I0" }
	terminal	{ cell: "LUT__9484" port: "in[3]" }
	terminal	{ cell: "LUT__9493" port: "in[0]" }
	terminal	{ cell: "LUT__11029" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "I1" }
	terminal	{ cell: "LUT__8949" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "I0" }
	terminal	{ cell: "LUT__8949" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "I0" }
	terminal	{ cell: "LUT__8946" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "I0" }
	terminal	{ cell: "LUT__8946" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "I0" }
	terminal	{ cell: "LUT__8946" port: "in[2]" }
	terminal	{ cell: "LUT__11097" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "I0" }
	terminal	{ cell: "LUT__8948" port: "in[0]" }
	terminal	{ cell: "LUT__11097" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "I0" }
	terminal	{ cell: "LUT__8948" port: "in[1]" }
	terminal	{ cell: "LUT__11097" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "I0" }
	terminal	{ cell: "LUT__8948" port: "in[2]" }
	terminal	{ cell: "LUT__11097" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "I0" }
	terminal	{ cell: "LUT__8947" port: "in[1]" }
	terminal	{ cell: "LUT__11098" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "I0" }
	terminal	{ cell: "LUT__8947" port: "in[2]" }
	terminal	{ cell: "LUT__11098" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "I0" }
	terminal	{ cell: "LUT__8947" port: "in[3]" }
	terminal	{ cell: "LUT__11098" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "I0" }
	terminal	{ cell: "LUT__8949" port: "in[2]" }
	terminal	{ cell: "LUT__11099" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "I0" }
	terminal	{ cell: "LUT__8949" port: "in[3]" }
	terminal	{ cell: "LUT__11099" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "I0" }
	terminal	{ cell: "LUT__8946" port: "in[3]" }
	terminal	{ cell: "LUT__11099" port: "in[3]" }
 }
net {
	name: "MCsiRxController/rIpCoreHsnRST[1]"
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11166" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wDualFifoFull[0]"
	terminal	{ cell: "MCsiRxController/wDualFifoFull[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__10979" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wDualFifoEmp[0]"
	terminal	{ cell: "MCsiRxController/wDualFifoEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11370" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wDualFifoRvd[0]"
	terminal	{ cell: "MCsiRxController/wDualFifoRvd[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "SR" }
	terminal	{ cell: "LUT__11373" port: "in[2]" }
	terminal	{ cell: "LUT__11374" port: "in[2]" }
	terminal	{ cell: "LUT__11376" port: "in[2]" }
	terminal	{ cell: "LUT__11379" port: "in[2]" }
	terminal	{ cell: "LUT__11381" port: "in[2]" }
	terminal	{ cell: "LUT__11383" port: "in[2]" }
	terminal	{ cell: "LUT__11385" port: "in[2]" }
	terminal	{ cell: "LUT__11387" port: "in[2]" }
	terminal	{ cell: "LUT__11389" port: "in[2]" }
	terminal	{ cell: "LUT__11391" port: "in[2]" }
	terminal	{ cell: "LUT__11393" port: "in[2]" }
	terminal	{ cell: "LUT__11395" port: "in[2]" }
	terminal	{ cell: "LUT__11397" port: "in[2]" }
	terminal	{ cell: "LUT__11399" port: "in[2]" }
	terminal	{ cell: "LUT__11401" port: "in[2]" }
	terminal	{ cell: "LUT__11403" port: "in[2]" }
	terminal	{ cell: "LUT__11405" port: "in[2]" }
	terminal	{ cell: "LUT__11407" port: "in[2]" }
	terminal	{ cell: "LUT__11409" port: "in[2]" }
	terminal	{ cell: "LUT__11411" port: "in[2]" }
	terminal	{ cell: "LUT__11413" port: "in[2]" }
	terminal	{ cell: "LUT__11415" port: "in[2]" }
	terminal	{ cell: "LUT__11417" port: "in[2]" }
	terminal	{ cell: "LUT__11419" port: "in[2]" }
	terminal	{ cell: "LUT__11421" port: "in[2]" }
	terminal	{ cell: "LUT__11423" port: "in[2]" }
	terminal	{ cell: "LUT__11425" port: "in[2]" }
	terminal	{ cell: "LUT__11427" port: "in[2]" }
	terminal	{ cell: "LUT__11429" port: "in[2]" }
	terminal	{ cell: "LUT__11431" port: "in[2]" }
	terminal	{ cell: "LUT__11433" port: "in[2]" }
	terminal	{ cell: "LUT__11435" port: "in[2]" }
	terminal	{ cell: "LUT__11437" port: "in[2]" }
	terminal	{ cell: "LUT__11439" port: "in[2]" }
	terminal	{ cell: "LUT__11441" port: "in[2]" }
	terminal	{ cell: "LUT__11443" port: "in[2]" }
	terminal	{ cell: "LUT__11445" port: "in[2]" }
	terminal	{ cell: "LUT__11447" port: "in[2]" }
	terminal	{ cell: "LUT__11449" port: "in[2]" }
	terminal	{ cell: "LUT__11451" port: "in[2]" }
	terminal	{ cell: "LUT__11453" port: "in[2]" }
	terminal	{ cell: "LUT__11455" port: "in[2]" }
	terminal	{ cell: "LUT__11457" port: "in[2]" }
	terminal	{ cell: "LUT__11459" port: "in[2]" }
	terminal	{ cell: "LUT__11461" port: "in[2]" }
	terminal	{ cell: "LUT__11463" port: "in[2]" }
	terminal	{ cell: "LUT__11465" port: "in[2]" }
	terminal	{ cell: "LUT__11467" port: "in[2]" }
	terminal	{ cell: "LUT__11469" port: "in[2]" }
	terminal	{ cell: "LUT__11471" port: "in[2]" }
	terminal	{ cell: "LUT__11473" port: "in[2]" }
	terminal	{ cell: "LUT__11475" port: "in[2]" }
	terminal	{ cell: "LUT__11477" port: "in[2]" }
	terminal	{ cell: "LUT__11479" port: "in[2]" }
	terminal	{ cell: "LUT__11481" port: "in[2]" }
	terminal	{ cell: "LUT__11483" port: "in[2]" }
	terminal	{ cell: "LUT__11485" port: "in[2]" }
	terminal	{ cell: "LUT__11487" port: "in[2]" }
	terminal	{ cell: "LUT__11489" port: "in[2]" }
	terminal	{ cell: "LUT__11491" port: "in[2]" }
	terminal	{ cell: "LUT__11493" port: "in[2]" }
	terminal	{ cell: "LUT__11495" port: "in[2]" }
	terminal	{ cell: "LUT__11497" port: "in[2]" }
	terminal	{ cell: "LUT__11499" port: "in[2]" }
	terminal	{ cell: "LUT__11501" port: "in[2]" }
	terminal	{ cell: "LUT__11503" port: "in[2]" }
	terminal	{ cell: "LUT__11504" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "LUT__11113" port: "in[3]" }
	terminal	{ cell: "LUT__11137" port: "in[1]" }
	terminal	{ cell: "LUT__11140" port: "in[1]" }
	terminal	{ cell: "LUT__11155" port: "in[0]" }
	terminal	{ cell: "LUT__11158" port: "in[0]" }
	terminal	{ cell: "LUT__11159" port: "in[1]" }
	terminal	{ cell: "LUT__11190" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11167" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11170" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11169" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11171" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11165" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11164" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11170" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11165" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11171" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11166" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11169" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11164" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11167" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11488" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11490" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n22"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "Q" }
	terminal	{ cell: "LUT__11372" port: "in[2]" }
	terminal	{ cell: "LUT__11378" port: "in[2]" }
	terminal	{ cell: "LUT__11380" port: "in[2]" }
	terminal	{ cell: "LUT__11382" port: "in[2]" }
	terminal	{ cell: "LUT__11384" port: "in[2]" }
	terminal	{ cell: "LUT__11386" port: "in[2]" }
	terminal	{ cell: "LUT__11388" port: "in[2]" }
	terminal	{ cell: "LUT__11390" port: "in[2]" }
	terminal	{ cell: "LUT__11392" port: "in[2]" }
	terminal	{ cell: "LUT__11394" port: "in[2]" }
	terminal	{ cell: "LUT__11396" port: "in[2]" }
	terminal	{ cell: "LUT__11398" port: "in[2]" }
	terminal	{ cell: "LUT__11400" port: "in[2]" }
	terminal	{ cell: "LUT__11402" port: "in[2]" }
	terminal	{ cell: "LUT__11404" port: "in[2]" }
	terminal	{ cell: "LUT__11406" port: "in[2]" }
	terminal	{ cell: "LUT__11408" port: "in[2]" }
	terminal	{ cell: "LUT__11410" port: "in[2]" }
	terminal	{ cell: "LUT__11412" port: "in[2]" }
	terminal	{ cell: "LUT__11414" port: "in[2]" }
	terminal	{ cell: "LUT__11416" port: "in[2]" }
	terminal	{ cell: "LUT__11418" port: "in[2]" }
	terminal	{ cell: "LUT__11420" port: "in[2]" }
	terminal	{ cell: "LUT__11422" port: "in[2]" }
	terminal	{ cell: "LUT__11424" port: "in[2]" }
	terminal	{ cell: "LUT__11426" port: "in[2]" }
	terminal	{ cell: "LUT__11428" port: "in[2]" }
	terminal	{ cell: "LUT__11430" port: "in[2]" }
	terminal	{ cell: "LUT__11432" port: "in[2]" }
	terminal	{ cell: "LUT__11434" port: "in[2]" }
	terminal	{ cell: "LUT__11436" port: "in[2]" }
	terminal	{ cell: "LUT__11438" port: "in[2]" }
	terminal	{ cell: "LUT__11440" port: "in[2]" }
	terminal	{ cell: "LUT__11442" port: "in[2]" }
	terminal	{ cell: "LUT__11444" port: "in[2]" }
	terminal	{ cell: "LUT__11446" port: "in[2]" }
	terminal	{ cell: "LUT__11448" port: "in[2]" }
	terminal	{ cell: "LUT__11450" port: "in[2]" }
	terminal	{ cell: "LUT__11452" port: "in[2]" }
	terminal	{ cell: "LUT__11454" port: "in[2]" }
	terminal	{ cell: "LUT__11456" port: "in[2]" }
	terminal	{ cell: "LUT__11458" port: "in[2]" }
	terminal	{ cell: "LUT__11460" port: "in[2]" }
	terminal	{ cell: "LUT__11462" port: "in[2]" }
	terminal	{ cell: "LUT__11464" port: "in[2]" }
	terminal	{ cell: "LUT__11466" port: "in[2]" }
	terminal	{ cell: "LUT__11468" port: "in[2]" }
	terminal	{ cell: "LUT__11470" port: "in[2]" }
	terminal	{ cell: "LUT__11472" port: "in[2]" }
	terminal	{ cell: "LUT__11474" port: "in[2]" }
	terminal	{ cell: "LUT__11476" port: "in[2]" }
	terminal	{ cell: "LUT__11478" port: "in[2]" }
	terminal	{ cell: "LUT__11480" port: "in[2]" }
	terminal	{ cell: "LUT__11482" port: "in[2]" }
	terminal	{ cell: "LUT__11484" port: "in[2]" }
	terminal	{ cell: "LUT__11486" port: "in[2]" }
	terminal	{ cell: "LUT__11488" port: "in[2]" }
	terminal	{ cell: "LUT__11490" port: "in[2]" }
	terminal	{ cell: "LUT__11492" port: "in[2]" }
	terminal	{ cell: "LUT__11494" port: "in[2]" }
	terminal	{ cell: "LUT__11496" port: "in[2]" }
	terminal	{ cell: "LUT__11498" port: "in[2]" }
	terminal	{ cell: "LUT__11500" port: "in[2]" }
	terminal	{ cell: "LUT__11502" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "LUT__11111" port: "in[0]" }
	terminal	{ cell: "LUT__11112" port: "in[1]" }
	terminal	{ cell: "LUT__11140" port: "in[0]" }
	terminal	{ cell: "LUT__11155" port: "in[1]" }
	terminal	{ cell: "LUT__11158" port: "in[2]" }
	terminal	{ cell: "LUT__11160" port: "in[2]" }
	terminal	{ cell: "LUT__11190" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "LUT__11110" port: "in[1]" }
	terminal	{ cell: "LUT__11141" port: "in[3]" }
	terminal	{ cell: "LUT__11142" port: "in[0]" }
	terminal	{ cell: "LUT__11144" port: "in[0]" }
	terminal	{ cell: "LUT__11156" port: "in[1]" }
	terminal	{ cell: "LUT__11160" port: "in[0]" }
	terminal	{ cell: "LUT__11191" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "LUT__11118" port: "in[0]" }
	terminal	{ cell: "LUT__11131" port: "in[1]" }
	terminal	{ cell: "LUT__11142" port: "in[1]" }
	terminal	{ cell: "LUT__11144" port: "in[1]" }
	terminal	{ cell: "LUT__11192" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "LUT__11117" port: "in[1]" }
	terminal	{ cell: "LUT__11143" port: "in[2]" }
	terminal	{ cell: "LUT__11144" port: "in[2]" }
	terminal	{ cell: "LUT__11194" port: "in[1]" }
	terminal	{ cell: "LUT__11195" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "LUT__11116" port: "in[2]" }
	terminal	{ cell: "LUT__11128" port: "in[1]" }
	terminal	{ cell: "LUT__11144" port: "in[3]" }
	terminal	{ cell: "LUT__11196" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "LUT__11115" port: "in[1]" }
	terminal	{ cell: "LUT__11145" port: "in[1]" }
	terminal	{ cell: "LUT__11148" port: "in[3]" }
	terminal	{ cell: "LUT__11197" port: "in[2]" }
	terminal	{ cell: "LUT__11198" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "LUT__11109" port: "in[0]" }
	terminal	{ cell: "LUT__11130" port: "in[1]" }
	terminal	{ cell: "LUT__11145" port: "in[2]" }
	terminal	{ cell: "LUT__11199" port: "in[1]" }
	terminal	{ cell: "LUT__11200" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "LUT__11107" port: "in[1]" }
	terminal	{ cell: "LUT__11146" port: "in[1]" }
	terminal	{ cell: "LUT__11149" port: "in[1]" }
	terminal	{ cell: "LUT__11151" port: "in[0]" }
	terminal	{ cell: "LUT__11201" port: "in[1]" }
	terminal	{ cell: "LUT__11203" port: "in[1]" }
	terminal	{ cell: "LUT__11204" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "LUT__11123" port: "in[1]" }
	terminal	{ cell: "LUT__11135" port: "in[2]" }
	terminal	{ cell: "LUT__11147" port: "in[3]" }
	terminal	{ cell: "LUT__11149" port: "in[2]" }
	terminal	{ cell: "LUT__11151" port: "in[1]" }
	terminal	{ cell: "LUT__11202" port: "in[2]" }
	terminal	{ cell: "LUT__11203" port: "in[2]" }
	terminal	{ cell: "LUT__11204" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "LUT__11122" port: "in[1]" }
	terminal	{ cell: "LUT__11149" port: "in[3]" }
	terminal	{ cell: "LUT__11151" port: "in[2]" }
	terminal	{ cell: "LUT__11203" port: "in[3]" }
	terminal	{ cell: "LUT__11204" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "LUT__11106" port: "in[2]" }
	terminal	{ cell: "LUT__11134" port: "in[1]" }
	terminal	{ cell: "LUT__11151" port: "in[3]" }
	terminal	{ cell: "LUT__11205" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "LUT__11105" port: "in[1]" }
	terminal	{ cell: "LUT__11152" port: "in[3]" }
	terminal	{ cell: "LUT__11206" port: "in[2]" }
	terminal	{ cell: "LUT__11207" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__10980" port: "in[1]" }
	terminal	{ cell: "LUT__11125" port: "in[1]" }
	terminal	{ cell: "LUT__11186" port: "in[0]" }
	terminal	{ cell: "LUT__11207" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11490" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11492" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11492" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11494" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11494" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11496" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11496" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11498" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11498" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11500" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11500" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11502" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11502" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11472" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11472" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11474" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11474" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11476" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11476" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11478" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11478" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11480" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11480" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11482" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11482" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11484" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11484" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11486" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11486" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11456" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11456" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11458" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11458" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11460" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11460" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11462" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11462" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11464" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11464" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11466" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11466" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11468" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11468" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11470" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11470" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11440" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11440" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11442" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11442" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11444" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11444" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11446" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11446" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11448" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11448" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11450" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11450" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11452" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11452" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11454" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11454" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11424" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11424" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11426" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11426" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11428" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11428" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11430" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11430" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11432" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11432" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11434" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11434" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11436" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11436" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11438" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11438" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11408" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11408" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11410" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11410" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11412" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11412" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11414" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11414" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11416" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11416" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11418" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11418" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11420" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11420" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11422" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11422" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11392" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11392" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11394" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11394" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11396" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11396" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11398" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11398" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11400" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11400" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11402" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11402" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11404" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11404" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11406" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11406" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11372" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11372" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11378" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11378" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11380" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11380" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11382" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11382" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11384" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11384" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11386" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11386" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11388" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11388" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11390" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11390" port: "in[1]" }
 }
net {
	name: "n1169"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "D" }
 }
net {
	name: "n1170"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "CI" }
 }
net {
	name: "n1171"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "D" }
 }
net {
	name: "n1172"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/wPfcRe"
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "Q" }
	terminal	{ cell: "LUT__11139" port: "in[3]" }
	terminal	{ cell: "LUT__11371" port: "in[1]" }
	terminal	{ cell: "LUT__11504" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11409" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWe"
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rRvd"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "D" }
	terminal	{ cell: "LUT__11374" port: "in[0]" }
	terminal	{ cell: "LUT__11375" port: "in[3]" }
	terminal	{ cell: "LUT__11376" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11370" port: "in[1]" }
	terminal	{ cell: "LUT__11375" port: "in[0]" }
	terminal	{ cell: "LUT__11376" port: "in[1]" }
	terminal	{ cell: "LUT__11377" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "D" }
	terminal	{ cell: "LUT__11370" port: "in[2]" }
	terminal	{ cell: "LUT__11375" port: "in[1]" }
	terminal	{ cell: "LUT__11376" port: "in[0]" }
	terminal	{ cell: "LUT__11377" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11411" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][2]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11413" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][3]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11415" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][4]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11417" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][5]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11419" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][6]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11421" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][7]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11423" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][8]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11425" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][9]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11427" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][10]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11429" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][11]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11431" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][12]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11433" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][13]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11435" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][14]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11437" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][15]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "Q" }
	terminal	{ cell: "LUT__11439" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11441" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11443" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][2]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11445" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][3]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11447" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][4]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11449" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][5]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11451" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][6]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11453" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][7]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11455" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][8]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11457" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][9]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11459" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][10]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11461" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][11]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11463" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][12]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11465" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][13]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11467" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][14]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11469" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][15]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "Q" }
	terminal	{ cell: "LUT__11471" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11473" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11475" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][2]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11477" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][3]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11479" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][4]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11481" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][5]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11483" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][6]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11485" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][7]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11487" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][8]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11489" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][9]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11491" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][10]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11493" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][11]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11495" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][12]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11497" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][13]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11499" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][14]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11501" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][15]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "Q" }
	terminal	{ cell: "LUT__11503" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[0]"
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[0]" }
	terminal	{ cell: "LUT__11373" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[1]"
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[1]" }
	terminal	{ cell: "LUT__11379" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[2]"
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[2]" }
	terminal	{ cell: "LUT__11381" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[3]"
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[3]" }
	terminal	{ cell: "LUT__11383" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[4]"
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[5]" }
	terminal	{ cell: "LUT__11385" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[5]"
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[6]" }
	terminal	{ cell: "LUT__11387" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[6]"
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[7]" }
	terminal	{ cell: "LUT__11389" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[7]"
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WDATA[8]" }
	terminal	{ cell: "LUT__11391" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[8]"
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[0]" }
	terminal	{ cell: "LUT__11393" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[9]"
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[1]" }
	terminal	{ cell: "LUT__11395" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[10]"
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[2]" }
	terminal	{ cell: "LUT__11397" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[11]"
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[3]" }
	terminal	{ cell: "LUT__11399" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[12]"
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[5]" }
	terminal	{ cell: "LUT__11401" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[13]"
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[6]" }
	terminal	{ cell: "LUT__11403" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[14]"
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[7]" }
	terminal	{ cell: "LUT__11405" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcWd[15]"
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WDATA[8]" }
	terminal	{ cell: "LUT__11407" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rSt[1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11371" port: "in[2]" }
	terminal	{ cell: "LUT__11504" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[8]" }
	terminal	{ cell: "LUT__11513" port: "in[0]" }
	terminal	{ cell: "LUT__11519" port: "in[3]" }
	terminal	{ cell: "LUT__11532" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11532" port: "in[1]" }
 }
net {
	name: "wVideoData[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wPfcFifoFull[0]"
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11374" port: "in[1]" }
	terminal	{ cell: "LUT__11375" port: "in[2]" }
 }
net {
	name: "MCsiRxController/wPfcFifoEmp[0]"
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11514" port: "in[0]" }
 }
net {
	name: "wVideoVd"
	terminal	{ cell: "wVideoVd~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[13]~FF" port: "CE" }
	terminal	{ cell: "LUT__11549" port: "in[0]" }
	terminal	{ cell: "LUT__11789" port: "in[0]" }
	terminal	{ cell: "LUT__11932" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[9]" }
	terminal	{ cell: "LUT__11512" port: "in[0]" }
	terminal	{ cell: "LUT__11519" port: "in[0]" }
	terminal	{ cell: "LUT__11532" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[0]" }
	terminal	{ cell: "LUT__11512" port: "in[2]" }
	terminal	{ cell: "LUT__11520" port: "in[0]" }
	terminal	{ cell: "LUT__11523" port: "in[0]" }
	terminal	{ cell: "LUT__11530" port: "in[2]" }
	terminal	{ cell: "LUT__11533" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[1]" }
	terminal	{ cell: "LUT__11508" port: "in[0]" }
	terminal	{ cell: "LUT__11523" port: "in[2]" }
	terminal	{ cell: "LUT__11525" port: "in[1]" }
	terminal	{ cell: "LUT__11533" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[2]" }
	terminal	{ cell: "LUT__11510" port: "in[0]" }
	terminal	{ cell: "LUT__11522" port: "in[3]" }
	terminal	{ cell: "LUT__11535" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[3]" }
	terminal	{ cell: "LUT__11509" port: "in[0]" }
	terminal	{ cell: "LUT__11521" port: "in[0]" }
	terminal	{ cell: "LUT__11535" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[4]" }
	terminal	{ cell: "LUT__11509" port: "in[2]" }
	terminal	{ cell: "LUT__11521" port: "in[1]" }
	terminal	{ cell: "LUT__11534" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[5]" }
	terminal	{ cell: "LUT__11507" port: "in[0]" }
	terminal	{ cell: "LUT__11516" port: "in[0]" }
	terminal	{ cell: "LUT__11527" port: "in[1]" }
	terminal	{ cell: "LUT__11534" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[6]" }
	terminal	{ cell: "LUT__11505" port: "in[0]" }
	terminal	{ cell: "LUT__11537" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RADDR[7]" }
	terminal	{ cell: "LUT__11506" port: "in[0]" }
	terminal	{ cell: "LUT__11537" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11532" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11533" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11533" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11535" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11535" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11534" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11534" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11537" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11537" port: "in[3]" }
 }
net {
	name: "wVideoData[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[10]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[11]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[12]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[13]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[14]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[15]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "n1298"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "D" }
 }
net {
	name: "n1299"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CI" }
 }
net {
	name: "n1300"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "D" }
 }
net {
	name: "n1301"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[8]" }
	terminal	{ cell: "LUT__11513" port: "in[1]" }
	terminal	{ cell: "LUT__11519" port: "in[2]" }
	terminal	{ cell: "LUT__11539" port: "in[0]" }
	terminal	{ cell: "LUT__11540" port: "in[0]" }
	terminal	{ cell: "LUT__11541" port: "in[0]" }
	terminal	{ cell: "LUT__11542" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[9]" }
	terminal	{ cell: "LUT__11512" port: "in[1]" }
	terminal	{ cell: "LUT__11519" port: "in[1]" }
	terminal	{ cell: "LUT__11539" port: "in[1]" }
	terminal	{ cell: "LUT__11540" port: "in[1]" }
	terminal	{ cell: "LUT__11541" port: "in[1]" }
	terminal	{ cell: "LUT__11542" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[0]" }
	terminal	{ cell: "LUT__11512" port: "in[3]" }
	terminal	{ cell: "LUT__11520" port: "in[1]" }
	terminal	{ cell: "LUT__11523" port: "in[1]" }
	terminal	{ cell: "LUT__11530" port: "in[1]" }
	terminal	{ cell: "LUT__11540" port: "in[2]" }
	terminal	{ cell: "LUT__11541" port: "in[2]" }
	terminal	{ cell: "LUT__11542" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[1]" }
	terminal	{ cell: "LUT__11508" port: "in[1]" }
	terminal	{ cell: "LUT__11523" port: "in[3]" }
	terminal	{ cell: "LUT__11525" port: "in[3]" }
	terminal	{ cell: "LUT__11526" port: "in[3]" }
	terminal	{ cell: "LUT__11528" port: "in[2]" }
	terminal	{ cell: "LUT__11541" port: "in[3]" }
	terminal	{ cell: "LUT__11542" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[2]" }
	terminal	{ cell: "LUT__11510" port: "in[1]" }
	terminal	{ cell: "LUT__11515" port: "in[0]" }
	terminal	{ cell: "LUT__11522" port: "in[2]" }
	terminal	{ cell: "LUT__11543" port: "in[1]" }
	terminal	{ cell: "LUT__11544" port: "in[1]" }
	terminal	{ cell: "LUT__11545" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[3]" }
	terminal	{ cell: "LUT__11509" port: "in[1]" }
	terminal	{ cell: "LUT__11515" port: "in[1]" }
	terminal	{ cell: "LUT__11521" port: "in[3]" }
	terminal	{ cell: "LUT__11544" port: "in[2]" }
	terminal	{ cell: "LUT__11545" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[4]" }
	terminal	{ cell: "LUT__11509" port: "in[3]" }
	terminal	{ cell: "LUT__11515" port: "in[2]" }
	terminal	{ cell: "LUT__11521" port: "in[2]" }
	terminal	{ cell: "LUT__11545" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[5]" }
	terminal	{ cell: "LUT__11507" port: "in[1]" }
	terminal	{ cell: "LUT__11516" port: "in[3]" }
	terminal	{ cell: "LUT__11517" port: "in[1]" }
	terminal	{ cell: "LUT__11527" port: "in[3]" }
	terminal	{ cell: "LUT__11546" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[6]" }
	terminal	{ cell: "LUT__11505" port: "in[1]" }
	terminal	{ cell: "LUT__11518" port: "in[1]" }
	terminal	{ cell: "LUT__11527" port: "in[0]" }
	terminal	{ cell: "LUT__11547" port: "in[2]" }
	terminal	{ cell: "LUT__11548" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WADDR[7]" }
	terminal	{ cell: "LUT__11506" port: "in[1]" }
	terminal	{ cell: "LUT__11548" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__11551" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__11554" port: "in[0]" }
	terminal	{ cell: "LUT__11562" port: "in[0]" }
	terminal	{ cell: "LUT__11567" port: "in[1]" }
	terminal	{ cell: "LUT__11733" port: "in[0]" }
	terminal	{ cell: "LUT__11734" port: "in[0]" }
	terminal	{ cell: "LUT__11736" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "D" }
	terminal	{ cell: "LUT__11579" port: "in[2]" }
	terminal	{ cell: "LUT__11596" port: "in[1]" }
	terminal	{ cell: "LUT__11603" port: "in[0]" }
	terminal	{ cell: "LUT__11640" port: "in[0]" }
	terminal	{ cell: "LUT__11650" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_last_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__11591" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__11555" port: "in[3]" }
	terminal	{ cell: "LUT__11568" port: "in[0]" }
	terminal	{ cell: "LUT__11733" port: "in[1]" }
	terminal	{ cell: "LUT__11734" port: "in[1]" }
	terminal	{ cell: "LUT__11736" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__11746" port: "in[0]" }
	terminal	{ cell: "LUT__11747" port: "in[0]" }
	terminal	{ cell: "LUT__11748" port: "in[0]" }
	terminal	{ cell: "LUT__11749" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__11563" port: "in[0]" }
	terminal	{ cell: "LUT__11767" port: "in[0]" }
	terminal	{ cell: "LUT__11768" port: "in[0]" }
	terminal	{ cell: "LUT__11769" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11572" port: "in[0]" }
	terminal	{ cell: "LUT__11617" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "D" }
	terminal	{ cell: "LUT__11558" port: "in[0]" }
	terminal	{ cell: "LUT__11560" port: "in[2]" }
	terminal	{ cell: "LUT__11566" port: "in[1]" }
	terminal	{ cell: "LUT__11570" port: "in[0]" }
	terminal	{ cell: "LUT__11572" port: "in[2]" }
	terminal	{ cell: "LUT__11574" port: "in[0]" }
	terminal	{ cell: "LUT__11575" port: "in[1]" }
	terminal	{ cell: "LUT__11577" port: "in[1]" }
	terminal	{ cell: "LUT__11774" port: "in[2]" }
	terminal	{ cell: "LUT__11775" port: "in[2]" }
	terminal	{ cell: "LUT__11776" port: "in[2]" }
	terminal	{ cell: "LUT__11777" port: "in[2]" }
	terminal	{ cell: "LUT__11778" port: "in[2]" }
	terminal	{ cell: "LUT__11779" port: "in[2]" }
	terminal	{ cell: "LUT__11780" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "D" }
	terminal	{ cell: "LUT__11565" port: "in[0]" }
	terminal	{ cell: "LUT__11571" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "Q" }
	terminal	{ cell: "LUT__11565" port: "in[2]" }
	terminal	{ cell: "LUT__11571" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11583" port: "in[0]" }
	terminal	{ cell: "LUT__11653" port: "in[0]" }
	terminal	{ cell: "LUT__11654" port: "in[0]" }
	terminal	{ cell: "LUT__11655" port: "in[0]" }
	terminal	{ cell: "LUT__11657" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11585" port: "in[0]" }
	terminal	{ cell: "LUT__11589" port: "in[1]" }
	terminal	{ cell: "LUT__11627" port: "in[1]" }
	terminal	{ cell: "LUT__11676" port: "in[0]" }
	terminal	{ cell: "LUT__11677" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11631" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11631" port: "in[3]" }
	terminal	{ cell: "LUT__11687" port: "in[0]" }
	terminal	{ cell: "LUT__11688" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__11582" port: "in[1]" }
	terminal	{ cell: "LUT__11587" port: "in[0]" }
	terminal	{ cell: "LUT__11590" port: "in[0]" }
	terminal	{ cell: "LUT__11592" port: "in[1]" }
	terminal	{ cell: "LUT__11593" port: "in[3]" }
	terminal	{ cell: "LUT__11597" port: "in[3]" }
	terminal	{ cell: "LUT__11601" port: "in[3]" }
	terminal	{ cell: "LUT__11604" port: "in[1]" }
	terminal	{ cell: "LUT__11609" port: "in[1]" }
	terminal	{ cell: "LUT__11611" port: "in[0]" }
	terminal	{ cell: "LUT__11614" port: "in[1]" }
	terminal	{ cell: "LUT__11616" port: "in[0]" }
	terminal	{ cell: "LUT__11621" port: "in[2]" }
	terminal	{ cell: "LUT__11626" port: "in[2]" }
	terminal	{ cell: "LUT__11632" port: "in[1]" }
	terminal	{ cell: "LUT__11633" port: "in[3]" }
	terminal	{ cell: "LUT__11639" port: "in[2]" }
	terminal	{ cell: "LUT__11641" port: "in[1]" }
	terminal	{ cell: "LUT__11642" port: "in[3]" }
	terminal	{ cell: "LUT__11643" port: "in[2]" }
	terminal	{ cell: "LUT__11645" port: "in[1]" }
	terminal	{ cell: "LUT__11648" port: "in[1]" }
	terminal	{ cell: "LUT__11649" port: "in[2]" }
	terminal	{ cell: "LUT__11650" port: "in[2]" }
	terminal	{ cell: "LUT__11720" port: "in[2]" }
	terminal	{ cell: "LUT__11723" port: "in[2]" }
	terminal	{ cell: "LUT__11724" port: "in[2]" }
	terminal	{ cell: "LUT__11725" port: "in[1]" }
	terminal	{ cell: "LUT__11727" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_ack"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "Q" }
	terminal	{ cell: "LUT__11558" port: "in[1]" }
	terminal	{ cell: "LUT__11576" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__11650" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__11592" port: "in[2]" }
	terminal	{ cell: "LUT__11603" port: "in[1]" }
	terminal	{ cell: "LUT__11625" port: "in[0]" }
	terminal	{ cell: "LUT__11640" port: "in[1]" }
	terminal	{ cell: "LUT__11650" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "Q" }
	terminal	{ cell: "LUT__11578" port: "in[1]" }
	terminal	{ cell: "LUT__11612" port: "in[1]" }
	terminal	{ cell: "LUT__11613" port: "in[3]" }
	terminal	{ cell: "LUT__11648" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11653" port: "in[1]" }
	terminal	{ cell: "LUT__11654" port: "in[1]" }
	terminal	{ cell: "LUT__11655" port: "in[1]" }
	terminal	{ cell: "LUT__11657" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11654" port: "in[2]" }
	terminal	{ cell: "LUT__11655" port: "in[2]" }
	terminal	{ cell: "LUT__11657" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11655" port: "in[3]" }
	terminal	{ cell: "LUT__11657" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11658" port: "in[1]" }
	terminal	{ cell: "LUT__11659" port: "in[1]" }
	terminal	{ cell: "LUT__11660" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11659" port: "in[2]" }
	terminal	{ cell: "LUT__11660" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11661" port: "in[1]" }
	terminal	{ cell: "LUT__11662" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11589" port: "in[2]" }
	terminal	{ cell: "LUT__11627" port: "in[2]" }
	terminal	{ cell: "LUT__11676" port: "in[1]" }
	terminal	{ cell: "LUT__11677" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11589" port: "in[3]" }
	terminal	{ cell: "LUT__11627" port: "in[3]" }
	terminal	{ cell: "LUT__11677" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11686" port: "in[2]" }
	terminal	{ cell: "LUT__11696" port: "in[2]" }
	terminal	{ cell: "LUT__11701" port: "in[2]" }
	terminal	{ cell: "LUT__11706" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11686" port: "in[1]" }
	terminal	{ cell: "LUT__11688" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11692" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11694" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11696" port: "in[1]" }
	terminal	{ cell: "LUT__11698" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11701" port: "in[1]" }
	terminal	{ cell: "LUT__11703" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11706" port: "in[1]" }
	terminal	{ cell: "LUT__11708" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11711" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11689" port: "in[3]" }
	terminal	{ cell: "LUT__11693" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11692" port: "in[3]" }
	terminal	{ cell: "LUT__11695" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11694" port: "in[3]" }
	terminal	{ cell: "LUT__11697" port: "in[0]" }
	terminal	{ cell: "LUT__11698" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11699" port: "in[3]" }
	terminal	{ cell: "LUT__11702" port: "in[0]" }
	terminal	{ cell: "LUT__11703" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11704" port: "in[3]" }
	terminal	{ cell: "LUT__11707" port: "in[0]" }
	terminal	{ cell: "LUT__11708" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11709" port: "in[3]" }
	terminal	{ cell: "LUT__11712" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11593" port: "in[1]" }
	terminal	{ cell: "LUT__11601" port: "in[0]" }
	terminal	{ cell: "LUT__11711" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11581" port: "in[0]" }
	terminal	{ cell: "LUT__11586" port: "in[2]" }
	terminal	{ cell: "LUT__11590" port: "in[1]" }
	terminal	{ cell: "LUT__11592" port: "in[3]" }
	terminal	{ cell: "LUT__11599" port: "in[1]" }
	terminal	{ cell: "LUT__11604" port: "in[2]" }
	terminal	{ cell: "LUT__11610" port: "in[1]" }
	terminal	{ cell: "LUT__11614" port: "in[2]" }
	terminal	{ cell: "LUT__11619" port: "in[2]" }
	terminal	{ cell: "LUT__11620" port: "in[3]" }
	terminal	{ cell: "LUT__11622" port: "in[0]" }
	terminal	{ cell: "LUT__11624" port: "in[0]" }
	terminal	{ cell: "LUT__11633" port: "in[2]" }
	terminal	{ cell: "LUT__11641" port: "in[2]" }
	terminal	{ cell: "LUT__11649" port: "in[1]" }
	terminal	{ cell: "LUT__11721" port: "in[0]" }
	terminal	{ cell: "LUT__11726" port: "in[3]" }
	terminal	{ cell: "LUT__11729" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11581" port: "in[1]" }
	terminal	{ cell: "LUT__11598" port: "in[3]" }
	terminal	{ cell: "LUT__11599" port: "in[0]" }
	terminal	{ cell: "LUT__11610" port: "in[2]" }
	terminal	{ cell: "LUT__11614" port: "in[3]" }
	terminal	{ cell: "LUT__11619" port: "in[1]" }
	terminal	{ cell: "LUT__11620" port: "in[2]" }
	terminal	{ cell: "LUT__11621" port: "in[3]" }
	terminal	{ cell: "LUT__11622" port: "in[1]" }
	terminal	{ cell: "LUT__11623" port: "in[1]" }
	terminal	{ cell: "LUT__11629" port: "in[0]" }
	terminal	{ cell: "LUT__11633" port: "in[1]" }
	terminal	{ cell: "LUT__11644" port: "in[1]" }
	terminal	{ cell: "LUT__11720" port: "in[3]" }
	terminal	{ cell: "LUT__11723" port: "in[3]" }
	terminal	{ cell: "LUT__11725" port: "in[3]" }
	terminal	{ cell: "LUT__11729" port: "in[2]" }
	terminal	{ cell: "LUT__11730" port: "in[1]" }
	terminal	{ cell: "LUT__11732" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[0]" }
	terminal	{ cell: "LUT__11572" port: "in[1]" }
 }
net {
	name: "n1402"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "D" }
 }
net {
	name: "n1403"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[1]" }
	terminal	{ cell: "LUT__11774" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[2]" }
	terminal	{ cell: "LUT__11775" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[3]" }
	terminal	{ cell: "LUT__11776" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[5]" }
	terminal	{ cell: "LUT__11777" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[6]" }
	terminal	{ cell: "LUT__11778" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[7]" }
	terminal	{ cell: "LUT__11779" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[8]" }
	terminal	{ cell: "LUT__11780" port: "in[1]" }
 }
net {
	name: "n1411"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i13" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[12]~FF" port: "D" }
 }
net {
	name: "n1412"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n1413"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i12" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i13" port: "CI" }
 }
net {
	name: "n1414"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n1415"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n1416"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n1417"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n1418"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n1419"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n1420"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n1421"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n1422"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n1423"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n1424"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n1425"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n1426"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n1427"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n1428"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n1429"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n1430"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "n1431"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i3" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "n1432"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i13" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[12]~FF" port: "D" }
 }
net {
	name: "n1433"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n1434"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i12" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i13" port: "CI" }
 }
net {
	name: "n1435"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n1436"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n1437"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n1438"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n1439"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n1440"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n1441"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n1442"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n1443"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n1444"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n1445"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n1446"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n1447"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n1448"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n1449"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n1450"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n1451"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "n1452"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i3" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__11555" port: "in[0]" }
	terminal	{ cell: "LUT__11733" port: "in[2]" }
	terminal	{ cell: "LUT__11734" port: "in[2]" }
	terminal	{ cell: "LUT__11736" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__11555" port: "in[2]" }
	terminal	{ cell: "LUT__11734" port: "in[3]" }
	terminal	{ cell: "LUT__11736" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[2]" }
	terminal	{ cell: "LUT__11555" port: "in[1]" }
	terminal	{ cell: "LUT__11737" port: "in[1]" }
	terminal	{ cell: "LUT__11738" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[3]" }
	terminal	{ cell: "LUT__11557" port: "in[1]" }
	terminal	{ cell: "LUT__11739" port: "in[1]" }
	terminal	{ cell: "LUT__11740" port: "in[1]" }
	terminal	{ cell: "LUT__11741" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[4]" }
	terminal	{ cell: "LUT__11557" port: "in[2]" }
	terminal	{ cell: "LUT__11740" port: "in[2]" }
	terminal	{ cell: "LUT__11741" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[5]" }
	terminal	{ cell: "LUT__11556" port: "in[0]" }
	terminal	{ cell: "LUT__11742" port: "in[1]" }
	terminal	{ cell: "LUT__11743" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[6]" }
	terminal	{ cell: "LUT__11556" port: "in[1]" }
	terminal	{ cell: "LUT__11744" port: "in[1]" }
	terminal	{ cell: "LUT__11745" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[7]" }
	terminal	{ cell: "LUT__11556" port: "in[2]" }
	terminal	{ cell: "LUT__11745" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11746" port: "in[1]" }
	terminal	{ cell: "LUT__11747" port: "in[1]" }
	terminal	{ cell: "LUT__11748" port: "in[1]" }
	terminal	{ cell: "LUT__11749" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11747" port: "in[2]" }
	terminal	{ cell: "LUT__11748" port: "in[2]" }
	terminal	{ cell: "LUT__11749" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11748" port: "in[3]" }
	terminal	{ cell: "LUT__11749" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11750" port: "in[1]" }
	terminal	{ cell: "LUT__11751" port: "in[1]" }
	terminal	{ cell: "LUT__11752" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11751" port: "in[2]" }
	terminal	{ cell: "LUT__11752" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11753" port: "in[1]" }
	terminal	{ cell: "LUT__11754" port: "in[1]" }
	terminal	{ cell: "LUT__11755" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11754" port: "in[2]" }
	terminal	{ cell: "LUT__11755" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__11756" port: "in[1]" }
	terminal	{ cell: "LUT__11757" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__11758" port: "in[1]" }
	terminal	{ cell: "LUT__11759" port: "in[1]" }
	terminal	{ cell: "LUT__11760" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__11759" port: "in[2]" }
	terminal	{ cell: "LUT__11760" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__11761" port: "in[1]" }
	terminal	{ cell: "LUT__11762" port: "in[1]" }
	terminal	{ cell: "LUT__11763" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__11762" port: "in[2]" }
	terminal	{ cell: "LUT__11763" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11764" port: "in[1]" }
	terminal	{ cell: "LUT__11765" port: "in[1]" }
	terminal	{ cell: "LUT__11766" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__11765" port: "in[2]" }
	terminal	{ cell: "LUT__11766" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11563" port: "in[1]" }
	terminal	{ cell: "LUT__11767" port: "in[1]" }
	terminal	{ cell: "LUT__11768" port: "in[1]" }
	terminal	{ cell: "LUT__11769" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11563" port: "in[2]" }
	terminal	{ cell: "LUT__11768" port: "in[2]" }
	terminal	{ cell: "LUT__11769" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11563" port: "in[3]" }
	terminal	{ cell: "LUT__11769" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11564" port: "in[1]" }
	terminal	{ cell: "LUT__11770" port: "in[1]" }
	terminal	{ cell: "LUT__11771" port: "in[1]" }
	terminal	{ cell: "LUT__11772" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11564" port: "in[2]" }
	terminal	{ cell: "LUT__11771" port: "in[2]" }
	terminal	{ cell: "LUT__11772" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11564" port: "in[3]" }
	terminal	{ cell: "LUT__11772" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11565" port: "in[3]" }
	terminal	{ cell: "LUT__11773" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11678" port: "in[1]" }
	terminal	{ cell: "LUT__11774" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11679" port: "in[1]" }
	terminal	{ cell: "LUT__11775" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__11680" port: "in[1]" }
	terminal	{ cell: "LUT__11776" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__11681" port: "in[1]" }
	terminal	{ cell: "LUT__11777" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__11682" port: "in[1]" }
	terminal	{ cell: "LUT__11778" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__11683" port: "in[1]" }
	terminal	{ cell: "LUT__11779" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__11684" port: "in[1]" }
	terminal	{ cell: "LUT__11780" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__11554" port: "in[1]" }
	terminal	{ cell: "LUT__11558" port: "in[2]" }
	terminal	{ cell: "LUT__11560" port: "in[0]" }
	terminal	{ cell: "LUT__11566" port: "in[2]" }
	terminal	{ cell: "LUT__11568" port: "in[1]" }
	terminal	{ cell: "LUT__11570" port: "in[1]" }
	terminal	{ cell: "LUT__11573" port: "in[1]" }
	terminal	{ cell: "LUT__11574" port: "in[1]" }
	terminal	{ cell: "LUT__11733" port: "in[3]" }
	terminal	{ cell: "LUT__11735" port: "in[1]" }
	terminal	{ cell: "LUT__11737" port: "in[2]" }
	terminal	{ cell: "LUT__11739" port: "in[2]" }
	terminal	{ cell: "LUT__11740" port: "in[3]" }
	terminal	{ cell: "LUT__11742" port: "in[2]" }
	terminal	{ cell: "LUT__11744" port: "in[2]" }
	terminal	{ cell: "LUT__11745" port: "in[3]" }
 }
net {
	name: "n1496"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i25" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[24]~FF" port: "D" }
 }
net {
	name: "n1497"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i24" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[23]~FF" port: "D" }
 }
net {
	name: "n1498"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i24" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i25" port: "CI" }
 }
net {
	name: "n1499"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i23" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[22]~FF" port: "D" }
 }
net {
	name: "n1500"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i23" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i24" port: "CI" }
 }
net {
	name: "n1501"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i22" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[21]~FF" port: "D" }
 }
net {
	name: "n1502"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i22" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i23" port: "CI" }
 }
net {
	name: "n1503"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i21" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[20]~FF" port: "D" }
 }
net {
	name: "n1504"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i21" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i22" port: "CI" }
 }
net {
	name: "n1505"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i20" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[19]~FF" port: "D" }
 }
net {
	name: "n1506"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i20" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i21" port: "CI" }
 }
net {
	name: "n1507"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i19" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[18]~FF" port: "D" }
 }
net {
	name: "n1508"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i19" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i20" port: "CI" }
 }
net {
	name: "n1509"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i18" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[17]~FF" port: "D" }
 }
net {
	name: "n1510"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i18" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i19" port: "CI" }
 }
net {
	name: "n1511"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i17" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[16]~FF" port: "D" }
 }
net {
	name: "n1512"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i17" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i18" port: "CI" }
 }
net {
	name: "n1513"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i16" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[15]~FF" port: "D" }
 }
net {
	name: "n1514"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i16" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i17" port: "CI" }
 }
net {
	name: "n1515"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i15" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[14]~FF" port: "D" }
 }
net {
	name: "n1516"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i15" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i16" port: "CI" }
 }
net {
	name: "n1517"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i14" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[13]~FF" port: "D" }
 }
net {
	name: "n1518"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i14" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i15" port: "CI" }
 }
net {
	name: "n1519"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i13" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[12]~FF" port: "D" }
 }
net {
	name: "n1520"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i13" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i14" port: "CI" }
 }
net {
	name: "n1521"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n1522"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i12" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i13" port: "CI" }
 }
net {
	name: "n1523"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n1524"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n1525"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n1526"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n1527"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n1528"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n1529"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n1530"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n1531"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n1532"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n1533"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n1534"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n1535"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n1536"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n1537"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n1538"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "O" }
	terminal	{ cell: "LUT__11796" port: "in[1]" }
 }
net {
	name: "n1539"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I1" }
	terminal	{ cell: "LUT__11019" port: "in[0]" }
	terminal	{ cell: "LUT__11784" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8934" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I1" }
	terminal	{ cell: "LUT__11787" port: "in[0]" }
 }
net {
	name: "oTestPort[5]"
	terminal	{ cell: "oTestPort[5]~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Hs" port: "outpad" }
	terminal	{ cell: "oTestPort[5]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I0" }
	terminal	{ cell: "LUT__11019" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I0" }
	terminal	{ cell: "LUT__11021" port: "in[3]" }
	terminal	{ cell: "LUT__11024" port: "in[0]" }
	terminal	{ cell: "LUT__11783" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I0" }
	terminal	{ cell: "LUT__11019" port: "in[2]" }
	terminal	{ cell: "LUT__11021" port: "in[1]" }
	terminal	{ cell: "LUT__11790" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I0" }
	terminal	{ cell: "LUT__11019" port: "in[3]" }
	terminal	{ cell: "LUT__11021" port: "in[2]" }
	terminal	{ cell: "LUT__11790" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I0" }
	terminal	{ cell: "LUT__11020" port: "in[1]" }
	terminal	{ cell: "LUT__11021" port: "in[0]" }
	terminal	{ cell: "LUT__11790" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I0" }
	terminal	{ cell: "LUT__11023" port: "in[1]" }
	terminal	{ cell: "LUT__11793" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I0" }
	terminal	{ cell: "LUT__11022" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I0" }
	terminal	{ cell: "LUT__11022" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I0" }
	terminal	{ cell: "LUT__11022" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I0" }
	terminal	{ cell: "LUT__11023" port: "in[2]" }
	terminal	{ cell: "LUT__11793" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I0" }
	terminal	{ cell: "LUT__11023" port: "in[0]" }
	terminal	{ cell: "LUT__11792" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "Q" }
	terminal	{ cell: "LUT__11795" port: "in[1]" }
 }
net {
	name: "oTestPort[6]"
	terminal	{ cell: "oTestPort[6]~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Vs" port: "outpad" }
	terminal	{ cell: "oTestPort[6]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "Q" }
	terminal	{ cell: "oTestPort[7]~FF" port: "D" }
 }
net {
	name: "oTestPort[7]"
	terminal	{ cell: "oTestPort[7]~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De" port: "outpad" }
	terminal	{ cell: "oTestPort[7]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I0" }
	terminal	{ cell: "LUT__11787" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I0" }
	terminal	{ cell: "LUT__11787" port: "in[2]" }
	terminal	{ cell: "LUT__11802" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__11785" port: "in[0]" }
	terminal	{ cell: "LUT__11801" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I0" }
	terminal	{ cell: "LUT__11788" port: "in[2]" }
	terminal	{ cell: "LUT__11801" port: "in[1]" }
	terminal	{ cell: "LUT__11802" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I0" }
	terminal	{ cell: "LUT__11785" port: "in[1]" }
	terminal	{ cell: "LUT__11801" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I0" }
	terminal	{ cell: "LUT__11785" port: "in[2]" }
	terminal	{ cell: "LUT__11803" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I0" }
	terminal	{ cell: "LUT__11788" port: "in[3]" }
	terminal	{ cell: "LUT__11791" port: "in[0]" }
	terminal	{ cell: "LUT__11802" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I0" }
	terminal	{ cell: "LUT__11785" port: "in[3]" }
	terminal	{ cell: "LUT__11791" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I0" }
	terminal	{ cell: "LUT__11786" port: "in[0]" }
	terminal	{ cell: "LUT__11791" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I0" }
	terminal	{ cell: "LUT__11786" port: "in[1]" }
	terminal	{ cell: "LUT__11791" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I0" }
	terminal	{ cell: "LUT__11786" port: "in[3]" }
	terminal	{ cell: "LUT__11792" port: "in[2]" }
	terminal	{ cell: "LUT__11801" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "LUT__11806" port: "in[0]" }
	terminal	{ cell: "LUT__11815" port: "in[0]" }
	terminal	{ cell: "LUT__11827" port: "in[0]" }
	terminal	{ cell: "LUT__11895" port: "in[3]" }
	terminal	{ cell: "LUT__11919" port: "in[0]" }
	terminal	{ cell: "LUT__11920" port: "in[0]" }
 }
net {
	name: "wVideofull"
	terminal	{ cell: "wVideofull~FF" port: "Q" }
	terminal	{ cell: "LUT__11514" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[10]" }
	terminal	{ cell: "LUT__11815" port: "in[3]" }
	terminal	{ cell: "LUT__11816" port: "in[0]" }
	terminal	{ cell: "LUT__11827" port: "in[1]" }
	terminal	{ cell: "LUT__11855" port: "in[0]" }
	terminal	{ cell: "LUT__11886" port: "in[2]" }
	terminal	{ cell: "LUT__11895" port: "in[0]" }
	terminal	{ cell: "LUT__11933" port: "in[0]" }
	terminal	{ cell: "LUT__11934" port: "in[0]" }
 }
net {
	name: "n1576"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "D" }
 }
net {
	name: "n1577"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "O" }
	terminal	{ cell: "LUT__11800" port: "in[1]" }
 }
net {
	name: "n1578"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "CI" }
 }
net {
	name: "n1579"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "D" }
 }
net {
	name: "n1580"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CI" }
 }
net {
	name: "n1581"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "D" }
 }
net {
	name: "n1582"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CI" }
 }
net {
	name: "n1583"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "D" }
 }
net {
	name: "n1584"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CI" }
 }
net {
	name: "n1585"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "O" }
	terminal	{ cell: "LUT__11799" port: "in[1]" }
 }
net {
	name: "n1586"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CI" }
 }
net {
	name: "n1587"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "O" }
	terminal	{ cell: "LUT__11798" port: "in[1]" }
 }
net {
	name: "n1588"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CI" }
 }
net {
	name: "n1589"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "D" }
 }
net {
	name: "n1590"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CI" }
 }
net {
	name: "n1591"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "D" }
 }
net {
	name: "n1592"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CI" }
 }
net {
	name: "n1593"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "O" }
	terminal	{ cell: "LUT__11797" port: "in[1]" }
 }
net {
	name: "n1594"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CI" }
 }
net {
	name: "n1595"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "D" }
 }
net {
	name: "n1596"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "D" }
 }
net {
	name: "n1597"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "CI" }
 }
net {
	name: "n1598"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "D" }
 }
net {
	name: "n1599"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "LUT__11806" port: "in[1]" }
	terminal	{ cell: "LUT__11815" port: "in[1]" }
	terminal	{ cell: "LUT__11827" port: "in[2]" }
	terminal	{ cell: "LUT__11871" port: "in[0]" }
	terminal	{ cell: "LUT__11893" port: "in[3]" }
	terminal	{ cell: "LUT__11895" port: "in[1]" }
	terminal	{ cell: "LUT__11919" port: "in[1]" }
	terminal	{ cell: "LUT__11920" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "LUT__11806" port: "in[2]" }
	terminal	{ cell: "LUT__11814" port: "in[0]" }
	terminal	{ cell: "LUT__11854" port: "in[3]" }
	terminal	{ cell: "LUT__11900" port: "in[3]" }
	terminal	{ cell: "LUT__11920" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "LUT__11807" port: "in[1]" }
	terminal	{ cell: "LUT__11825" port: "in[3]" }
	terminal	{ cell: "LUT__11828" port: "in[0]" }
	terminal	{ cell: "LUT__11856" port: "in[2]" }
	terminal	{ cell: "LUT__11873" port: "in[1]" }
	terminal	{ cell: "LUT__11910" port: "in[1]" }
	terminal	{ cell: "LUT__11921" port: "in[1]" }
	terminal	{ cell: "LUT__11922" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "LUT__11807" port: "in[2]" }
	terminal	{ cell: "LUT__11824" port: "in[0]" }
	terminal	{ cell: "LUT__11864" port: "in[2]" }
	terminal	{ cell: "LUT__11922" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "LUT__11808" port: "in[1]" }
	terminal	{ cell: "LUT__11823" port: "in[3]" }
	terminal	{ cell: "LUT__11832" port: "in[0]" }
	terminal	{ cell: "LUT__11863" port: "in[0]" }
	terminal	{ cell: "LUT__11881" port: "in[1]" }
	terminal	{ cell: "LUT__11889" port: "in[0]" }
	terminal	{ cell: "LUT__11891" port: "in[2]" }
	terminal	{ cell: "LUT__11923" port: "in[1]" }
	terminal	{ cell: "LUT__11924" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "LUT__11808" port: "in[2]" }
	terminal	{ cell: "LUT__11822" port: "in[0]" }
	terminal	{ cell: "LUT__11832" port: "in[2]" }
	terminal	{ cell: "LUT__11844" port: "in[1]" }
	terminal	{ cell: "LUT__11890" port: "in[2]" }
	terminal	{ cell: "LUT__11914" port: "in[0]" }
	terminal	{ cell: "LUT__11924" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "LUT__11809" port: "in[1]" }
	terminal	{ cell: "LUT__11812" port: "in[1]" }
	terminal	{ cell: "LUT__11821" port: "in[3]" }
	terminal	{ cell: "LUT__11831" port: "in[0]" }
	terminal	{ cell: "LUT__11853" port: "in[0]" }
	terminal	{ cell: "LUT__11858" port: "in[0]" }
	terminal	{ cell: "LUT__11925" port: "in[1]" }
	terminal	{ cell: "LUT__11926" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "LUT__11809" port: "in[2]" }
	terminal	{ cell: "LUT__11812" port: "in[2]" }
	terminal	{ cell: "LUT__11820" port: "in[0]" }
	terminal	{ cell: "LUT__11831" port: "in[2]" }
	terminal	{ cell: "LUT__11858" port: "in[1]" }
	terminal	{ cell: "LUT__11926" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "LUT__11809" port: "in[3]" }
	terminal	{ cell: "LUT__11813" port: "in[0]" }
	terminal	{ cell: "LUT__11830" port: "in[0]" }
	terminal	{ cell: "LUT__11927" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "LUT__11810" port: "in[1]" }
	terminal	{ cell: "LUT__11819" port: "in[3]" }
	terminal	{ cell: "LUT__11830" port: "in[2]" }
	terminal	{ cell: "LUT__11860" port: "in[0]" }
	terminal	{ cell: "LUT__11928" port: "in[1]" }
	terminal	{ cell: "LUT__11929" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "LUT__11810" port: "in[2]" }
	terminal	{ cell: "LUT__11818" port: "in[0]" }
	terminal	{ cell: "LUT__11929" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "LUT__11811" port: "in[3]" }
	terminal	{ cell: "LUT__11834" port: "in[0]" }
	terminal	{ cell: "LUT__11905" port: "in[2]" }
	terminal	{ cell: "LUT__11930" port: "in[1]" }
	terminal	{ cell: "LUT__11931" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[13]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "LUT__11805" port: "in[0]" }
	terminal	{ cell: "LUT__11931" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8934" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8933" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n22"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "Q" }
	terminal	{ cell: "LUT__8920" port: "in[2]" }
	terminal	{ cell: "LUT__8921" port: "in[2]" }
	terminal	{ cell: "LUT__8922" port: "in[2]" }
	terminal	{ cell: "LUT__8923" port: "in[2]" }
	terminal	{ cell: "LUT__8924" port: "in[2]" }
	terminal	{ cell: "LUT__8925" port: "in[2]" }
	terminal	{ cell: "LUT__8926" port: "in[2]" }
	terminal	{ cell: "LUT__8927" port: "in[2]" }
	terminal	{ cell: "LUT__8928" port: "in[2]" }
	terminal	{ cell: "LUT__8929" port: "in[2]" }
	terminal	{ cell: "LUT__8930" port: "in[2]" }
	terminal	{ cell: "LUT__8931" port: "in[2]" }
	terminal	{ cell: "LUT__8932" port: "in[2]" }
	terminal	{ cell: "LUT__8933" port: "in[2]" }
	terminal	{ cell: "LUT__8934" port: "in[2]" }
	terminal	{ cell: "LUT__8919" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[11]" }
	terminal	{ cell: "LUT__11815" port: "in[2]" }
	terminal	{ cell: "LUT__11816" port: "in[1]" }
	terminal	{ cell: "LUT__11827" port: "in[3]" }
	terminal	{ cell: "LUT__11855" port: "in[1]" }
	terminal	{ cell: "LUT__11871" port: "in[2]" }
	terminal	{ cell: "LUT__11893" port: "in[0]" }
	terminal	{ cell: "LUT__11895" port: "in[2]" }
	terminal	{ cell: "LUT__11933" port: "in[1]" }
	terminal	{ cell: "LUT__11934" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[12]" }
	terminal	{ cell: "LUT__11814" port: "in[1]" }
	terminal	{ cell: "LUT__11855" port: "in[2]" }
	terminal	{ cell: "LUT__11868" port: "in[3]" }
	terminal	{ cell: "LUT__11900" port: "in[0]" }
	terminal	{ cell: "LUT__11934" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[8]" }
	terminal	{ cell: "LUT__11825" port: "in[0]" }
	terminal	{ cell: "LUT__11828" port: "in[1]" }
	terminal	{ cell: "LUT__11856" port: "in[1]" }
	terminal	{ cell: "LUT__11873" port: "in[0]" }
	terminal	{ cell: "LUT__11905" port: "in[1]" }
	terminal	{ cell: "LUT__11906" port: "in[0]" }
	terminal	{ cell: "LUT__11907" port: "in[0]" }
	terminal	{ cell: "LUT__11910" port: "in[3]" }
	terminal	{ cell: "LUT__11913" port: "in[0]" }
	terminal	{ cell: "LUT__11915" port: "in[3]" }
	terminal	{ cell: "LUT__11936" port: "in[1]" }
	terminal	{ cell: "LUT__11937" port: "in[1]" }
	terminal	{ cell: "LUT__11938" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[9]" }
	terminal	{ cell: "LUT__11824" port: "in[1]" }
	terminal	{ cell: "LUT__11839" port: "in[0]" }
	terminal	{ cell: "LUT__11840" port: "in[0]" }
	terminal	{ cell: "LUT__11849" port: "in[0]" }
	terminal	{ cell: "LUT__11864" port: "in[1]" }
	terminal	{ cell: "LUT__11870" port: "in[3]" }
	terminal	{ cell: "LUT__11880" port: "in[1]" }
	terminal	{ cell: "LUT__11881" port: "in[0]" }
	terminal	{ cell: "LUT__11885" port: "in[2]" }
	terminal	{ cell: "LUT__11892" port: "in[1]" }
	terminal	{ cell: "LUT__11907" port: "in[1]" }
	terminal	{ cell: "LUT__11910" port: "in[0]" }
	terminal	{ cell: "LUT__11913" port: "in[1]" }
	terminal	{ cell: "LUT__11937" port: "in[2]" }
	terminal	{ cell: "LUT__11938" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[0]" }
	terminal	{ cell: "LUT__11823" port: "in[2]" }
	terminal	{ cell: "LUT__11832" port: "in[1]" }
	terminal	{ cell: "LUT__11839" port: "in[1]" }
	terminal	{ cell: "LUT__11840" port: "in[1]" }
	terminal	{ cell: "LUT__11849" port: "in[1]" }
	terminal	{ cell: "LUT__11863" port: "in[1]" }
	terminal	{ cell: "LUT__11881" port: "in[3]" }
	terminal	{ cell: "LUT__11884" port: "in[0]" }
	terminal	{ cell: "LUT__11891" port: "in[3]" }
	terminal	{ cell: "LUT__11907" port: "in[2]" }
	terminal	{ cell: "LUT__11913" port: "in[2]" }
	terminal	{ cell: "LUT__11938" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[1]" }
	terminal	{ cell: "LUT__11822" port: "in[1]" }
	terminal	{ cell: "LUT__11832" port: "in[3]" }
	terminal	{ cell: "LUT__11841" port: "in[0]" }
	terminal	{ cell: "LUT__11844" port: "in[3]" }
	terminal	{ cell: "LUT__11849" port: "in[2]" }
	terminal	{ cell: "LUT__11884" port: "in[1]" }
	terminal	{ cell: "LUT__11889" port: "in[1]" }
	terminal	{ cell: "LUT__11890" port: "in[1]" }
	terminal	{ cell: "LUT__11907" port: "in[3]" }
	terminal	{ cell: "LUT__11914" port: "in[3]" }
	terminal	{ cell: "LUT__11939" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[2]" }
	terminal	{ cell: "LUT__11821" port: "in[2]" }
	terminal	{ cell: "LUT__11831" port: "in[1]" }
	terminal	{ cell: "LUT__11841" port: "in[1]" }
	terminal	{ cell: "LUT__11844" port: "in[0]" }
	terminal	{ cell: "LUT__11848" port: "in[0]" }
	terminal	{ cell: "LUT__11853" port: "in[1]" }
	terminal	{ cell: "LUT__11858" port: "in[3]" }
	terminal	{ cell: "LUT__11859" port: "in[0]" }
	terminal	{ cell: "LUT__11865" port: "in[0]" }
	terminal	{ cell: "LUT__11884" port: "in[2]" }
	terminal	{ cell: "LUT__11889" port: "in[2]" }
	terminal	{ cell: "LUT__11908" port: "in[1]" }
	terminal	{ cell: "LUT__11941" port: "in[1]" }
	terminal	{ cell: "LUT__11942" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[3]" }
	terminal	{ cell: "LUT__11820" port: "in[1]" }
	terminal	{ cell: "LUT__11831" port: "in[3]" }
	terminal	{ cell: "LUT__11840" port: "in[2]" }
	terminal	{ cell: "LUT__11848" port: "in[1]" }
	terminal	{ cell: "LUT__11858" port: "in[2]" }
	terminal	{ cell: "LUT__11859" port: "in[1]" }
	terminal	{ cell: "LUT__11865" port: "in[1]" }
	terminal	{ cell: "LUT__11884" port: "in[3]" }
	terminal	{ cell: "LUT__11909" port: "in[0]" }
	terminal	{ cell: "LUT__11943" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[4]" }
	terminal	{ cell: "LUT__11813" port: "in[1]" }
	terminal	{ cell: "LUT__11830" port: "in[1]" }
	terminal	{ cell: "LUT__11841" port: "in[2]" }
	terminal	{ cell: "LUT__11848" port: "in[2]" }
	terminal	{ cell: "LUT__11859" port: "in[2]" }
	terminal	{ cell: "LUT__11945" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[5]" }
	terminal	{ cell: "LUT__11819" port: "in[2]" }
	terminal	{ cell: "LUT__11830" port: "in[3]" }
	terminal	{ cell: "LUT__11841" port: "in[3]" }
	terminal	{ cell: "LUT__11848" port: "in[3]" }
	terminal	{ cell: "LUT__11860" port: "in[1]" }
	terminal	{ cell: "LUT__11947" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[6]" }
	terminal	{ cell: "LUT__11818" port: "in[1]" }
	terminal	{ cell: "LUT__11840" port: "in[3]" }
	terminal	{ cell: "LUT__11847" port: "in[0]" }
	terminal	{ cell: "LUT__11948" port: "in[2]" }
	terminal	{ cell: "LUT__11949" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WADDR[7]" }
	terminal	{ cell: "LUT__11811" port: "in[0]" }
	terminal	{ cell: "LUT__11834" port: "in[1]" }
	terminal	{ cell: "LUT__11842" port: "in[3]" }
	terminal	{ cell: "LUT__11843" port: "in[1]" }
	terminal	{ cell: "LUT__11847" port: "in[1]" }
	terminal	{ cell: "LUT__11905" port: "in[0]" }
	terminal	{ cell: "LUT__11951" port: "in[1]" }
	terminal	{ cell: "LUT__11952" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__11789" port: "in[1]" }
	terminal	{ cell: "LUT__11805" port: "in[1]" }
	terminal	{ cell: "LUT__11932" port: "in[0]" }
	terminal	{ cell: "LUT__11952" port: "in[2]" }
 }
net {
	name: "n1629"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "D" }
 }
net {
	name: "n1630"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CI" }
 }
net {
	name: "n1631"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "D" }
 }
net {
	name: "n1632"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CI" }
 }
net {
	name: "n1633"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "D" }
 }
net {
	name: "n1634"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CI" }
 }
net {
	name: "n1635"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "D" }
 }
net {
	name: "n1636"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CI" }
 }
net {
	name: "n1637"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "D" }
 }
net {
	name: "n1638"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CI" }
 }
net {
	name: "n1639"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "D" }
 }
net {
	name: "n1640"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CI" }
 }
net {
	name: "n1641"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "D" }
 }
net {
	name: "n1649"
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "D" }
 }
net {
	name: "n1650"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "D" }
 }
net {
	name: "n1651"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "CI" }
 }
net {
	name: "n1652"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "D" }
 }
net {
	name: "n1653"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CI" }
 }
net {
	name: "n1654"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "D" }
 }
net {
	name: "n1655"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CI" }
 }
net {
	name: "n1656"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "D" }
 }
net {
	name: "n1657"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CI" }
 }
net {
	name: "n1658"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "D" }
 }
net {
	name: "n1659"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CI" }
 }
net {
	name: "n1660"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "D" }
 }
net {
	name: "n1661"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CI" }
 }
net {
	name: "n1662"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "D" }
 }
net {
	name: "n1663"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CI" }
 }
net {
	name: "n1664"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[9]~FF" port: "D" }
 }
net {
	name: "n1665"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "D" }
 }
net {
	name: "n1666"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i10" port: "CI" }
 }
net {
	name: "n1667"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "D" }
 }
net {
	name: "n1668"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "CI" }
 }
net {
	name: "n1669"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "D" }
 }
net {
	name: "n1670"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8933" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8932" port: "in[0]" }
 }
net {
	name: "n1673"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "D" }
 }
net {
	name: "n1674"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "CI" }
 }
net {
	name: "n1675"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "D" }
 }
net {
	name: "n1676"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "CI" }
 }
net {
	name: "n1677"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "D" }
 }
net {
	name: "n1678"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8932" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8931" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8931" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8930" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8930" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8929" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8929" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8928" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8928" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8927" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8927" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8926" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8926" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8925" port: "in[0]" }
 }
net {
	name: "n1693"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__9473" port: "in[0]" }
 }
net {
	name: "n1694"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__9473" port: "in[1]" }
 }
net {
	name: "n1695"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "CI" }
 }
net {
	name: "n1696"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__9473" port: "in[2]" }
 }
net {
	name: "n1697"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8925" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8924" port: "in[0]" }
 }
net {
	name: "n1700"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__9473" port: "in[3]" }
 }
net {
	name: "n1701"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "CI" }
 }
net {
	name: "n1702"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__9474" port: "in[0]" }
 }
net {
	name: "n1703"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "CI" }
 }
net {
	name: "n1704"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__9474" port: "in[1]" }
 }
net {
	name: "n1705"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "CI" }
 }
net {
	name: "n1706"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__9475" port: "in[0]" }
 }
net {
	name: "n1707"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "CI" }
 }
net {
	name: "n1708"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__9475" port: "in[1]" }
 }
net {
	name: "n1709"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "CI" }
 }
net {
	name: "n1710"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__9475" port: "in[2]" }
 }
net {
	name: "n1711"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "CI" }
 }
net {
	name: "n1712"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__9475" port: "in[3]" }
 }
net {
	name: "n1713"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "CI" }
 }
net {
	name: "n1714"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__9472" port: "in[2]" }
 }
net {
	name: "n1715"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "CI" }
 }
net {
	name: "n1716"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__10941" port: "in[1]" }
 }
net {
	name: "n1717"
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__10940" port: "in[3]" }
 }
net {
	name: "n1718"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__10940" port: "in[0]" }
 }
net {
	name: "n1719"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "CI" }
 }
net {
	name: "n1720"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__10940" port: "in[1]" }
 }
net {
	name: "n1721"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "CI" }
 }
net {
	name: "n1722"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__10940" port: "in[2]" }
 }
net {
	name: "n1723"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "CI" }
 }
net {
	name: "n1724"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__10938" port: "in[0]" }
 }
net {
	name: "n1725"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "CI" }
 }
net {
	name: "n1726"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__10938" port: "in[1]" }
 }
net {
	name: "n1727"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "CI" }
 }
net {
	name: "n1728"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__10938" port: "in[2]" }
 }
net {
	name: "n1729"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "CI" }
 }
net {
	name: "n1730"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__10938" port: "in[3]" }
 }
net {
	name: "n1731"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "CI" }
 }
net {
	name: "n1732"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__10939" port: "in[0]" }
 }
net {
	name: "n1733"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "CI" }
 }
net {
	name: "n1734"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__10939" port: "in[1]" }
 }
net {
	name: "n1735"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "CI" }
 }
net {
	name: "n1736"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__10939" port: "in[2]" }
 }
net {
	name: "n1737"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "CI" }
 }
net {
	name: "n1738"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "D" }
 }
net {
	name: "n1739"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "D" }
 }
net {
	name: "n1740"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "CI" }
 }
net {
	name: "n1741"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "D" }
 }
net {
	name: "n1742"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "CI" }
 }
net {
	name: "n1743"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "D" }
 }
net {
	name: "n1744"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "CI" }
 }
net {
	name: "n1745"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "D" }
 }
net {
	name: "n1746"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "CI" }
 }
net {
	name: "n1747"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "D" }
 }
net {
	name: "n1748"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "CI" }
 }
net {
	name: "n1749"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "D" }
 }
net {
	name: "n1750"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "CI" }
 }
net {
	name: "n1751"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "D" }
 }
net {
	name: "n1752"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "CI" }
 }
net {
	name: "n1753"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "D" }
 }
net {
	name: "n1754"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "CI" }
 }
net {
	name: "n1755"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "D" }
 }
net {
	name: "n1756"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "CI" }
 }
net {
	name: "n1757"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "D" }
 }
net {
	name: "n1758"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "D" }
 }
net {
	name: "n1759"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "CI" }
 }
net {
	name: "n1760"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "D" }
 }
net {
	name: "n1761"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "CI" }
 }
net {
	name: "n1762"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "D" }
 }
net {
	name: "n1763"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "CI" }
 }
net {
	name: "n1764"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "D" }
 }
net {
	name: "n1765"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "CI" }
 }
net {
	name: "n1766"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "D" }
 }
net {
	name: "n1767"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "CI" }
 }
net {
	name: "n1768"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "D" }
 }
net {
	name: "n1769"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "CI" }
 }
net {
	name: "n1770"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "D" }
 }
net {
	name: "n1771"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "CI" }
 }
net {
	name: "n1772"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "D" }
 }
net {
	name: "n1773"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8924" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8923" port: "in[0]" }
 }
net {
	name: "n1781"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__11094" port: "in[1]" }
 }
net {
	name: "n1782"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__11090" port: "in[1]" }
 }
net {
	name: "n1783"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__11086" port: "in[1]" }
 }
net {
	name: "n1784"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__11082" port: "in[1]" }
 }
net {
	name: "n1785"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__11078" port: "in[1]" }
 }
net {
	name: "n1786"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__11074" port: "in[1]" }
 }
net {
	name: "n1787"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__11070" port: "in[1]" }
 }
net {
	name: "n1788"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__11066" port: "in[1]" }
 }
net {
	name: "n1789"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__11062" port: "in[1]" }
 }
net {
	name: "n1790"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__11058" port: "in[1]" }
 }
net {
	name: "n1791"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__11054" port: "in[1]" }
 }
net {
	name: "n1792"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__11050" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8923" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8922" port: "in[0]" }
 }
net {
	name: "n1795"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__11094" port: "in[3]" }
 }
net {
	name: "n1796"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__11090" port: "in[3]" }
 }
net {
	name: "n1797"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__11086" port: "in[3]" }
 }
net {
	name: "n1798"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__11082" port: "in[3]" }
 }
net {
	name: "n1799"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__11078" port: "in[3]" }
 }
net {
	name: "n1800"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__11074" port: "in[3]" }
 }
net {
	name: "n1801"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__11070" port: "in[3]" }
 }
net {
	name: "n1802"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__11066" port: "in[3]" }
 }
net {
	name: "n1803"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__11062" port: "in[3]" }
 }
net {
	name: "n1804"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__11058" port: "in[3]" }
 }
net {
	name: "n1805"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__11054" port: "in[3]" }
 }
net {
	name: "n1806"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__11050" port: "in[3]" }
 }
net {
	name: "n1807"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__11046" port: "in[3]" }
 }
net {
	name: "n1808"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__11042" port: "in[3]" }
 }
net {
	name: "n1809"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "CI" }
 }
net {
	name: "n1810"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__11038" port: "in[3]" }
 }
net {
	name: "n1811"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "CI" }
 }
net {
	name: "n1812"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__11093" port: "in[0]" }
 }
net {
	name: "n1813"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__11089" port: "in[0]" }
 }
net {
	name: "n1814"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__11085" port: "in[0]" }
 }
net {
	name: "n1815"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__11081" port: "in[0]" }
 }
net {
	name: "n1816"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__11077" port: "in[0]" }
 }
net {
	name: "n1817"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__11073" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8922" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8921" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8921" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8920" port: "in[0]" }
 }
net {
	name: "n1822"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__11069" port: "in[0]" }
 }
net {
	name: "n1823"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__11065" port: "in[0]" }
 }
net {
	name: "n1824"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__11061" port: "in[0]" }
 }
net {
	name: "n1825"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__11057" port: "in[0]" }
 }
net {
	name: "n1826"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__11053" port: "in[0]" }
 }
net {
	name: "n1827"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__11049" port: "in[0]" }
 }
net {
	name: "n1828"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__11045" port: "in[0]" }
 }
net {
	name: "n1829"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__11041" port: "in[0]" }
 }
net {
	name: "n1830"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "CI" }
 }
net {
	name: "n1831"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__11093" port: "in[1]" }
 }
net {
	name: "n1832"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__11089" port: "in[1]" }
 }
net {
	name: "n1833"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__11085" port: "in[1]" }
 }
net {
	name: "n1834"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__11081" port: "in[1]" }
 }
net {
	name: "n1835"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__11077" port: "in[1]" }
 }
net {
	name: "n1836"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__11073" port: "in[1]" }
 }
net {
	name: "n1837"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__11069" port: "in[1]" }
 }
net {
	name: "n1838"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__11065" port: "in[1]" }
 }
net {
	name: "n1839"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__11061" port: "in[1]" }
 }
net {
	name: "n1840"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__11057" port: "in[1]" }
 }
net {
	name: "n1841"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__11053" port: "in[1]" }
 }
net {
	name: "n1842"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__11049" port: "in[1]" }
 }
net {
	name: "n1843"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__11045" port: "in[1]" }
 }
net {
	name: "n1844"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__11041" port: "in[1]" }
 }
net {
	name: "n1845"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "CI" }
 }
net {
	name: "n1846"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__11037" port: "in[1]" }
 }
net {
	name: "n1847"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n1848"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "D" }
 }
net {
	name: "n1849"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "CI" }
 }
net {
	name: "n1850"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "D" }
 }
net {
	name: "n1851"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CI" }
 }
net {
	name: "n1852"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n1853"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "D" }
 }
net {
	name: "n1854"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "CI" }
 }
net {
	name: "n1855"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "D" }
 }
net {
	name: "n1856"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8920" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/n25"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8919" port: "in[0]" }
 }
net {
	name: "n1859"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__9454" port: "in[0]" }
 }
net {
	name: "n1860"
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__9454" port: "in[3]" }
 }
net {
	name: "n1861"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__9454" port: "in[1]" }
 }
net {
	name: "n1862"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n1863"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__9454" port: "in[2]" }
 }
net {
	name: "n1864"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CI" }
 }
net {
	name: "n1865"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n1866"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "D" }
 }
net {
	name: "n1867"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "CI" }
 }
net {
	name: "n1868"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "D" }
 }
net {
	name: "n1869"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CI" }
 }
net {
	name: "n1870"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n1871"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "D" }
 }
net {
	name: "n1872"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "CI" }
 }
net {
	name: "n1873"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "D" }
 }
net {
	name: "n1874"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CI" }
 }
net {
	name: "n1875"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__8951" port: "in[0]" }
 }
net {
	name: "n1876"
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__8951" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/n26"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RDATA[0]" }
	terminal	{ cell: "LUT__8919" port: "in[1]" }
 }
net {
	name: "n1878"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n1879"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "n1880"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "n1881"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i3" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "n1882"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__8951" port: "in[1]" }
 }
net {
	name: "n1883"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n1884"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__8951" port: "in[2]" }
 }
net {
	name: "n1885"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__11551" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__11551" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[3]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__11552" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[4]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__11550" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[5]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__11550" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[6]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__11550" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[7]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__11550" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[8]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__11552" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[9]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__11552" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[10]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__11552" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__11782" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__11782" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__11781" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__11781" port: "in[1]" }
 }
net {
	name: "n1907"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n1908"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "oLed[0]"
	terminal	{ cell: "oLed[0]~FF" port: "Q" }
	terminal	{ cell: "oLed[0]~FF" port: "D" }
	terminal	{ cell: "oLed[0]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__11994" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__11781" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__11781" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__12000" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__12000" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__12000" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__12000" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__11999" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__11999" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[12]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[12]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i13" port: "I0" }
	terminal	{ cell: "LUT__11999" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[13]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[13]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i14" port: "I0" }
	terminal	{ cell: "LUT__11999" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[14]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[14]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i15" port: "I0" }
	terminal	{ cell: "LUT__11997" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[15]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[15]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i16" port: "I0" }
	terminal	{ cell: "LUT__11997" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[16]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[16]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i17" port: "I0" }
	terminal	{ cell: "LUT__11997" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[17]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[17]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i18" port: "I0" }
	terminal	{ cell: "LUT__11997" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[18]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[18]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i19" port: "I0" }
	terminal	{ cell: "LUT__11996" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[19]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[19]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i20" port: "I0" }
	terminal	{ cell: "LUT__11996" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[20]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[20]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i21" port: "I0" }
	terminal	{ cell: "LUT__11996" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[21]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[21]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i22" port: "I0" }
	terminal	{ cell: "LUT__11996" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[22]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[22]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i23" port: "I0" }
	terminal	{ cell: "LUT__11995" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[23]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[23]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i24" port: "I0" }
	terminal	{ cell: "LUT__11995" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[24]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[24]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i25" port: "I0" }
	terminal	{ cell: "LUT__11995" port: "in[2]" }
 }
net {
	name: "n1965"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "D" }
 }
net {
	name: "n1966"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "D" }
 }
net {
	name: "n1967"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "CI" }
 }
net {
	name: "n1968"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "D" }
 }
net {
	name: "n1969"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "CI" }
 }
net {
	name: "n1970"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "D" }
 }
net {
	name: "n1971"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "CI" }
 }
net {
	name: "n1972"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "D" }
 }
net {
	name: "n1973"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "CI" }
 }
net {
	name: "n1974"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "D" }
 }
net {
	name: "n1975"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "CI" }
 }
net {
	name: "n1976"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "D" }
 }
net {
	name: "n1977"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "CI" }
 }
net {
	name: "n1978"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "D" }
 }
net {
	name: "n1979"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "CI" }
 }
net {
	name: "n1980"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "D" }
 }
net {
	name: "n1981"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "CI" }
 }
net {
	name: "n1982"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "D" }
 }
net {
	name: "n1983"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "CI" }
 }
net {
	name: "n1984"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "D" }
 }
net {
	name: "n1985"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "CI" }
 }
net {
	name: "n1986"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "D" }
 }
net {
	name: "n1987"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "CI" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__11994" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__11994" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__12006" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__12006" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__12003" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__12003" port: "in[3]" }
 }
net {
	name: "n1994"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n1995"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "oLed[2]"
	terminal	{ cell: "oLed[2]~FF" port: "Q" }
	terminal	{ cell: "oLed[2]~FF" port: "D" }
	terminal	{ cell: "oLed[2]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12002" port: "in[2]" }
 }
net {
	name: "n1998"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "D" }
 }
net {
	name: "n1999"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "CI" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__12003" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__12003" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__12004" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__12004" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__12004" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__12004" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__12005" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__12005" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[12]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[12]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/add_8/i13" port: "I0" }
	terminal	{ cell: "LUT__12005" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__12002" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12002" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "CE" }
	terminal	{ cell: "LUT__12007" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12007" port: "in[1]" }
 }
net {
	name: "oLed[3]"
	terminal	{ cell: "oLed[3]~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "D" }
	terminal	{ cell: "oLed[3]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[3].MSPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12008" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[3].MSPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__12008" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].MSPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12008" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__12013" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__12013" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__12010" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__12010" port: "in[3]" }
 }
net {
	name: "oLed[4]"
	terminal	{ cell: "oLed[4]~FF" port: "Q" }
	terminal	{ cell: "oLed[4]~FF" port: "D" }
	terminal	{ cell: "oLed[4]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12009" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__12010" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__12010" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__12011" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__12011" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__12011" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__12011" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__12012" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__12012" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[12]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[12]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/add_8/i13" port: "I0" }
	terminal	{ cell: "LUT__12012" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__12009" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12009" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RESET_N"
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N" port: "outpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[1]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[2]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[3]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[4]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[5]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[6]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[7]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[8]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[9]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[10]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[11]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[12]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[13]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[14]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "SR" }
	terminal	{ cell: "LUT__10952" port: "in[1]" }
 }
net {
	name: "oAdv7511Data[15]"
	terminal	{ cell: "LUT__8919" port: "out" }
	terminal	{ cell: "oAdv7511Data[15]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[14]"
	terminal	{ cell: "LUT__8920" port: "out" }
	terminal	{ cell: "oAdv7511Data[14]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[13]"
	terminal	{ cell: "LUT__8921" port: "out" }
	terminal	{ cell: "oAdv7511Data[13]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[12]"
	terminal	{ cell: "LUT__8922" port: "out" }
	terminal	{ cell: "oAdv7511Data[12]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[11]"
	terminal	{ cell: "LUT__8923" port: "out" }
	terminal	{ cell: "oAdv7511Data[11]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[10]"
	terminal	{ cell: "LUT__8924" port: "out" }
	terminal	{ cell: "oAdv7511Data[10]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[9]"
	terminal	{ cell: "LUT__8925" port: "out" }
	terminal	{ cell: "oAdv7511Data[9]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[8]"
	terminal	{ cell: "LUT__8926" port: "out" }
	terminal	{ cell: "oAdv7511Data[8]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[7]"
	terminal	{ cell: "LUT__8927" port: "out" }
	terminal	{ cell: "oAdv7511Data[7]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[6]"
	terminal	{ cell: "LUT__8928" port: "out" }
	terminal	{ cell: "oAdv7511Data[6]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[5]"
	terminal	{ cell: "LUT__8929" port: "out" }
	terminal	{ cell: "oAdv7511Data[5]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[4]"
	terminal	{ cell: "LUT__8930" port: "out" }
	terminal	{ cell: "oAdv7511Data[4]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[3]"
	terminal	{ cell: "LUT__8931" port: "out" }
	terminal	{ cell: "oAdv7511Data[3]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[2]"
	terminal	{ cell: "LUT__8932" port: "out" }
	terminal	{ cell: "oAdv7511Data[2]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[1]"
	terminal	{ cell: "LUT__8933" port: "out" }
	terminal	{ cell: "oAdv7511Data[1]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[0]"
	terminal	{ cell: "LUT__8934" port: "out" }
	terminal	{ cell: "oAdv7511Data[0]" port: "outpad" }
 }
net {
	name: "oAdv7511SdaOe"
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SdaOe" port: "outpad" }
	terminal	{ cell: "LUT__11591" port: "in[0]" }
	terminal	{ cell: "LUT__11593" port: "in[0]" }
	terminal	{ cell: "LUT__11594" port: "in[1]" }
	terminal	{ cell: "LUT__11605" port: "in[2]" }
 }
net {
	name: "oAdv7511SclOe"
	terminal	{ cell: "oAdv7511SclOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SclOe" port: "out" }
	terminal	{ cell: "LUT__11579" port: "in[1]" }
 }
net {
	name: "oLed[5]"
	terminal	{ cell: "LUT__8935" port: "out" }
	terminal	{ cell: "oLed[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "D" }
	terminal	{ cell: "rPRST~FF" port: "D" }
	terminal	{ cell: "rnPRST~FF" port: "D" }
	terminal	{ cell: "rFRST~FF" port: "D" }
	terminal	{ cell: "rBRST~FF" port: "D" }
	terminal	{ cell: "rVRST~FF" port: "D" }
 }
net {
	name: "oTestPort[11]"
	terminal	{ cell: "LUT__8936" port: "out" }
	terminal	{ cell: "oTestPort[11]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__8943" port: "in[0]" }
	terminal	{ cell: "LUT__9486" port: "in[1]" }
	terminal	{ cell: "LUT__10979" port: "in[1]" }
 }
net {
	name: "oTestPort[9]"
	terminal	{ cell: "LUT__8944" port: "out" }
	terminal	{ cell: "oTestPort[9]" port: "outpad" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/n97"
	terminal	{ cell: "LUT__8950" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/rd_en_int_2"
	terminal	{ cell: "LUT__8969" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/n110"
	terminal	{ cell: "LUT__8978" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n220"
	terminal	{ cell: "LUT__8988" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1264"
	terminal	{ cell: "LUT__8989" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__9063" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte"
	terminal	{ cell: "LUT__8993" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "D" }
	terminal	{ cell: "LUT__8994" port: "in[2]" }
	terminal	{ cell: "LUT__9100" port: "in[0]" }
 }
net {
	name: "ceg_net91"
	terminal	{ cell: "LUT__8994" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n122"
	terminal	{ cell: "LUT__9000" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/next_state[2]"
	terminal	{ cell: "LUT__9013" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_0"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_0_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_0_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "SR" }
	terminal	{ cell: "LUT__11794" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/FS"
	terminal	{ cell: "LUT__9016" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "D" }
 }
net {
	name: "ceg_net96"
	terminal	{ cell: "LUT__9017" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/next_state[0]"
	terminal	{ cell: "LUT__9020" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/next_state[1]"
	terminal	{ cell: "LUT__9021" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "D" }
	terminal	{ cell: "LUT__8984" port: "in[3]" }
	terminal	{ cell: "LUT__8986" port: "in[3]" }
	terminal	{ cell: "LUT__9009" port: "in[2]" }
	terminal	{ cell: "LUT__9014" port: "in[3]" }
	terminal	{ cell: "LUT__9023" port: "in[0]" }
	terminal	{ cell: "LUT__9025" port: "in[1]" }
	terminal	{ cell: "LUT__9046" port: "in[3]" }
 }
net {
	name: "ceg_net1267"
	terminal	{ cell: "LUT__9026" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1270"
	terminal	{ cell: "LUT__9028" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1273"
	terminal	{ cell: "LUT__9029" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1276"
	terminal	{ cell: "LUT__9030" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1279"
	terminal	{ cell: "LUT__9031" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1282"
	terminal	{ cell: "LUT__9032" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1285"
	terminal	{ cell: "LUT__9033" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1288"
	terminal	{ cell: "LUT__9036" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1291"
	terminal	{ cell: "LUT__9037" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1294"
	terminal	{ cell: "LUT__9038" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1297"
	terminal	{ cell: "LUT__9039" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1300"
	terminal	{ cell: "LUT__9040" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1303"
	terminal	{ cell: "LUT__9041" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1306"
	terminal	{ cell: "LUT__9042" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1309"
	terminal	{ cell: "LUT__9043" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1312"
	terminal	{ cell: "LUT__9044" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1315"
	terminal	{ cell: "LUT__9045" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1318"
	terminal	{ cell: "LUT__9047" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1321"
	terminal	{ cell: "LUT__9048" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "D" }
	terminal	{ cell: "LUT__9325" port: "in[0]" }
	terminal	{ cell: "LUT__9342" port: "in[2]" }
	terminal	{ cell: "LUT__9376" port: "in[3]" }
 }
net {
	name: "~MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/equal_3/n4"
	terminal	{ cell: "LUT__8961" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__8962" port: "in[0]" }
	terminal	{ cell: "LUT__8965" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n121"
	terminal	{ cell: "LUT__9058" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n120"
	terminal	{ cell: "LUT__9059" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n219"
	terminal	{ cell: "LUT__9062" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "D" }
 }
net {
	name: "ceg_net160"
	terminal	{ cell: "LUT__9063" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n218"
	terminal	{ cell: "LUT__9065" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n217"
	terminal	{ cell: "LUT__9067" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n216"
	terminal	{ cell: "LUT__9069" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n215"
	terminal	{ cell: "LUT__9072" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n214"
	terminal	{ cell: "LUT__9074" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n213"
	terminal	{ cell: "LUT__9077" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n212"
	terminal	{ cell: "LUT__9080" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n211"
	terminal	{ cell: "LUT__9082" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n210"
	terminal	{ cell: "LUT__9085" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n209"
	terminal	{ cell: "LUT__9088" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n208"
	terminal	{ cell: "LUT__9090" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n207"
	terminal	{ cell: "LUT__9093" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n206"
	terminal	{ cell: "LUT__9095" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n205"
	terminal	{ cell: "LUT__9099" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1875"
	terminal	{ cell: "LUT__9107" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1874"
	terminal	{ cell: "LUT__9110" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1873"
	terminal	{ cell: "LUT__9113" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1872"
	terminal	{ cell: "LUT__9116" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1871"
	terminal	{ cell: "LUT__9119" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1870"
	terminal	{ cell: "LUT__9122" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1869"
	terminal	{ cell: "LUT__9125" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1868"
	terminal	{ cell: "LUT__9128" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1867"
	terminal	{ cell: "LUT__9131" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1866"
	terminal	{ cell: "LUT__9134" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1865"
	terminal	{ cell: "LUT__9137" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1864"
	terminal	{ cell: "LUT__9140" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1863"
	terminal	{ cell: "LUT__9143" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1862"
	terminal	{ cell: "LUT__9146" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1861"
	terminal	{ cell: "LUT__9149" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1860"
	terminal	{ cell: "LUT__9152" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1859"
	terminal	{ cell: "LUT__9156" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1858"
	terminal	{ cell: "LUT__9159" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1857"
	terminal	{ cell: "LUT__9162" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1856"
	terminal	{ cell: "LUT__9165" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1855"
	terminal	{ cell: "LUT__9168" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1854"
	terminal	{ cell: "LUT__9171" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1853"
	terminal	{ cell: "LUT__9174" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1852"
	terminal	{ cell: "LUT__9177" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1851"
	terminal	{ cell: "LUT__9180" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1850"
	terminal	{ cell: "LUT__9183" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1849"
	terminal	{ cell: "LUT__9186" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1848"
	terminal	{ cell: "LUT__9189" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1847"
	terminal	{ cell: "LUT__9192" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1846"
	terminal	{ cell: "LUT__9195" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1845"
	terminal	{ cell: "LUT__9198" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1844"
	terminal	{ cell: "LUT__9201" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1843"
	terminal	{ cell: "LUT__9205" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1842"
	terminal	{ cell: "LUT__9208" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1841"
	terminal	{ cell: "LUT__9211" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1840"
	terminal	{ cell: "LUT__9214" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1839"
	terminal	{ cell: "LUT__9217" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1838"
	terminal	{ cell: "LUT__9220" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1837"
	terminal	{ cell: "LUT__9223" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1836"
	terminal	{ cell: "LUT__9226" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1835"
	terminal	{ cell: "LUT__9229" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1834"
	terminal	{ cell: "LUT__9232" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1833"
	terminal	{ cell: "LUT__9235" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1832"
	terminal	{ cell: "LUT__9238" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1831"
	terminal	{ cell: "LUT__9241" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1830"
	terminal	{ cell: "LUT__9244" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1829"
	terminal	{ cell: "LUT__9247" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1828"
	terminal	{ cell: "LUT__9250" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1827"
	terminal	{ cell: "LUT__9253" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1826"
	terminal	{ cell: "LUT__9254" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1825"
	terminal	{ cell: "LUT__9255" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1824"
	terminal	{ cell: "LUT__9256" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1823"
	terminal	{ cell: "LUT__9257" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1822"
	terminal	{ cell: "LUT__9258" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1821"
	terminal	{ cell: "LUT__9259" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1820"
	terminal	{ cell: "LUT__9260" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1819"
	terminal	{ cell: "LUT__9261" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1818"
	terminal	{ cell: "LUT__9262" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1817"
	terminal	{ cell: "LUT__9263" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1816"
	terminal	{ cell: "LUT__9264" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1815"
	terminal	{ cell: "LUT__9265" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1814"
	terminal	{ cell: "LUT__9266" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1813"
	terminal	{ cell: "LUT__9267" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1812"
	terminal	{ cell: "LUT__9268" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "D" }
	terminal	{ cell: "LUT__9325" port: "in[1]" }
	terminal	{ cell: "LUT__9339" port: "in[2]" }
	terminal	{ cell: "LUT__9377" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "D" }
	terminal	{ cell: "LUT__9325" port: "in[2]" }
	terminal	{ cell: "LUT__9337" port: "in[3]" }
	terminal	{ cell: "LUT__9378" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "D" }
	terminal	{ cell: "LUT__9325" port: "in[3]" }
	terminal	{ cell: "LUT__9328" port: "in[2]" }
	terminal	{ cell: "LUT__9380" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "D" }
	terminal	{ cell: "LUT__9329" port: "in[2]" }
	terminal	{ cell: "LUT__9331" port: "in[3]" }
	terminal	{ cell: "LUT__9343" port: "in[2]" }
	terminal	{ cell: "LUT__9381" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "D" }
	terminal	{ cell: "LUT__9322" port: "in[1]" }
	terminal	{ cell: "LUT__9329" port: "in[3]" }
	terminal	{ cell: "LUT__9344" port: "in[3]" }
	terminal	{ cell: "LUT__9382" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "D" }
	terminal	{ cell: "LUT__9322" port: "in[2]" }
	terminal	{ cell: "LUT__9333" port: "in[1]" }
	terminal	{ cell: "LUT__9336" port: "in[2]" }
	terminal	{ cell: "LUT__9383" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "D" }
	terminal	{ cell: "LUT__9324" port: "in[2]" }
	terminal	{ cell: "LUT__9333" port: "in[2]" }
	terminal	{ cell: "LUT__9384" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "D" }
	terminal	{ cell: "LUT__9342" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "D" }
	terminal	{ cell: "LUT__9339" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "D" }
	terminal	{ cell: "LUT__9336" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "D" }
	terminal	{ cell: "LUT__9328" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "D" }
	terminal	{ cell: "LUT__9332" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "D" }
	terminal	{ cell: "LUT__9322" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9106" port: "in[1]" }
	terminal	{ cell: "LUT__9155" port: "in[3]" }
	terminal	{ cell: "LUT__9204" port: "in[1]" }
	terminal	{ cell: "LUT__9253" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9109" port: "in[1]" }
	terminal	{ cell: "LUT__9158" port: "in[3]" }
	terminal	{ cell: "LUT__9207" port: "in[1]" }
	terminal	{ cell: "LUT__9254" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9112" port: "in[1]" }
	terminal	{ cell: "LUT__9161" port: "in[3]" }
	terminal	{ cell: "LUT__9210" port: "in[1]" }
	terminal	{ cell: "LUT__9255" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9115" port: "in[1]" }
	terminal	{ cell: "LUT__9164" port: "in[3]" }
	terminal	{ cell: "LUT__9213" port: "in[1]" }
	terminal	{ cell: "LUT__9256" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9118" port: "in[1]" }
	terminal	{ cell: "LUT__9167" port: "in[3]" }
	terminal	{ cell: "LUT__9216" port: "in[1]" }
	terminal	{ cell: "LUT__9257" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9121" port: "in[1]" }
	terminal	{ cell: "LUT__9170" port: "in[3]" }
	terminal	{ cell: "LUT__9219" port: "in[1]" }
	terminal	{ cell: "LUT__9258" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9124" port: "in[1]" }
	terminal	{ cell: "LUT__9173" port: "in[3]" }
	terminal	{ cell: "LUT__9222" port: "in[1]" }
	terminal	{ cell: "LUT__9259" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9127" port: "in[1]" }
	terminal	{ cell: "LUT__9176" port: "in[3]" }
	terminal	{ cell: "LUT__9225" port: "in[1]" }
	terminal	{ cell: "LUT__9260" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9130" port: "in[1]" }
	terminal	{ cell: "LUT__9179" port: "in[3]" }
	terminal	{ cell: "LUT__9228" port: "in[3]" }
	terminal	{ cell: "LUT__9261" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9133" port: "in[1]" }
	terminal	{ cell: "LUT__9182" port: "in[3]" }
	terminal	{ cell: "LUT__9231" port: "in[3]" }
	terminal	{ cell: "LUT__9262" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9136" port: "in[1]" }
	terminal	{ cell: "LUT__9185" port: "in[3]" }
	terminal	{ cell: "LUT__9234" port: "in[3]" }
	terminal	{ cell: "LUT__9263" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9139" port: "in[1]" }
	terminal	{ cell: "LUT__9188" port: "in[3]" }
	terminal	{ cell: "LUT__9237" port: "in[3]" }
	terminal	{ cell: "LUT__9264" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9142" port: "in[1]" }
	terminal	{ cell: "LUT__9191" port: "in[3]" }
	terminal	{ cell: "LUT__9240" port: "in[3]" }
	terminal	{ cell: "LUT__9265" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9145" port: "in[1]" }
	terminal	{ cell: "LUT__9194" port: "in[3]" }
	terminal	{ cell: "LUT__9243" port: "in[3]" }
	terminal	{ cell: "LUT__9266" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9148" port: "in[1]" }
	terminal	{ cell: "LUT__9197" port: "in[3]" }
	terminal	{ cell: "LUT__9246" port: "in[3]" }
	terminal	{ cell: "LUT__9267" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "D" }
	terminal	{ cell: "LUT__9151" port: "in[1]" }
	terminal	{ cell: "LUT__9200" port: "in[3]" }
	terminal	{ cell: "LUT__9249" port: "in[3]" }
	terminal	{ cell: "LUT__9268" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[0]"
	terminal	{ cell: "LUT__9347" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_ecc"
	terminal	{ cell: "LUT__8963" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[1]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[2]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[3]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[4]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[5]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[6]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[7]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[8]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[9]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[10]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[11]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[12]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[13]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[14]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[15]~FF" port: "CE" }
	terminal	{ cell: "LUT__8966" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[8]"
	terminal	{ cell: "LUT__9352" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[6]"
	terminal	{ cell: "LUT__9355" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[7]"
	terminal	{ cell: "LUT__9357" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[1]"
	terminal	{ cell: "LUT__9360" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[2]"
	terminal	{ cell: "LUT__9362" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[3]"
	terminal	{ cell: "LUT__9363" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[4]"
	terminal	{ cell: "LUT__9364" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[5]"
	terminal	{ cell: "LUT__9365" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[9]"
	terminal	{ cell: "LUT__9366" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[10]"
	terminal	{ cell: "LUT__9368" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[11]"
	terminal	{ cell: "LUT__9369" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[12]"
	terminal	{ cell: "LUT__9370" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[13]"
	terminal	{ cell: "LUT__9372" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[14]"
	terminal	{ cell: "LUT__9373" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[15]"
	terminal	{ cell: "LUT__9374" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[16]"
	terminal	{ cell: "LUT__9376" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[17]"
	terminal	{ cell: "LUT__9377" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[18]"
	terminal	{ cell: "LUT__9378" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[19]"
	terminal	{ cell: "LUT__9380" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[20]"
	terminal	{ cell: "LUT__9381" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[21]"
	terminal	{ cell: "LUT__9382" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[22]"
	terminal	{ cell: "LUT__9383" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[23]"
	terminal	{ cell: "LUT__9384" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[15]~FF" port: "D" }
 }
net {
	name: "ceg_net328"
	terminal	{ cell: "LUT__9452" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/wr_en_int"
	terminal	{ cell: "LUT__8977" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "SR" }
 }
net {
	name: "ceg_net331"
	terminal	{ cell: "LUT__8968" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__8969" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/rd_en_int_2"
	terminal	{ cell: "LUT__9457" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RE" }
 }
net {
	name: "ceg_net337"
	terminal	{ cell: "LUT__9468" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/wr_en_int"
	terminal	{ cell: "LUT__9465" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "SR" }
 }
net {
	name: "ceg_net340"
	terminal	{ cell: "LUT__9456" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__9457" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n469"
	terminal	{ cell: "LUT__9477" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "D" }
	terminal	{ cell: "LUT__9485" port: "in[0]" }
	terminal	{ cell: "LUT__11031" port: "in[3]" }
	terminal	{ cell: "LUT__11035" port: "in[0]" }
	terminal	{ cell: "LUT__11040" port: "in[2]" }
	terminal	{ cell: "LUT__11044" port: "in[2]" }
	terminal	{ cell: "LUT__11048" port: "in[2]" }
	terminal	{ cell: "LUT__11052" port: "in[2]" }
	terminal	{ cell: "LUT__11056" port: "in[2]" }
	terminal	{ cell: "LUT__11060" port: "in[2]" }
	terminal	{ cell: "LUT__11064" port: "in[2]" }
	terminal	{ cell: "LUT__11068" port: "in[2]" }
	terminal	{ cell: "LUT__11072" port: "in[2]" }
	terminal	{ cell: "LUT__11076" port: "in[2]" }
	terminal	{ cell: "LUT__11080" port: "in[2]" }
	terminal	{ cell: "LUT__11084" port: "in[2]" }
	terminal	{ cell: "LUT__11088" port: "in[2]" }
	terminal	{ cell: "LUT__11092" port: "in[2]" }
	terminal	{ cell: "LUT__11096" port: "in[2]" }
 }
net {
	name: "ceg_net347"
	terminal	{ cell: "LUT__9485" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n729"
	terminal	{ cell: "LUT__9486" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "D" }
	terminal	{ cell: "LUT__9487" port: "in[1]" }
 }
net {
	name: "ceg_net350"
	terminal	{ cell: "LUT__9487" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o"
	terminal	{ cell: "LUT__9476" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "D" }
	terminal	{ cell: "LUT__9477" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n241"
	terminal	{ cell: "LUT__9495" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n707"
	terminal	{ cell: "LUT__9498" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n702"
	terminal	{ cell: "LUT__9516" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "D" }
	terminal	{ cell: "LUT__9514" port: "in[1]" }
	terminal	{ cell: "LUT__9534" port: "in[0]" }
	terminal	{ cell: "LUT__9625" port: "in[0]" }
	terminal	{ cell: "LUT__9644" port: "in[1]" }
	terminal	{ cell: "LUT__9746" port: "in[1]" }
	terminal	{ cell: "LUT__9748" port: "in[0]" }
	terminal	{ cell: "LUT__9753" port: "in[0]" }
	terminal	{ cell: "LUT__9860" port: "in[1]" }
	terminal	{ cell: "LUT__9984" port: "in[1]" }
	terminal	{ cell: "LUT__10024" port: "in[0]" }
	terminal	{ cell: "LUT__10064" port: "in[0]" }
	terminal	{ cell: "LUT__10066" port: "in[1]" }
	terminal	{ cell: "LUT__10083" port: "in[0]" }
	terminal	{ cell: "LUT__10143" port: "in[1]" }
	terminal	{ cell: "LUT__10191" port: "in[0]" }
	terminal	{ cell: "LUT__10302" port: "in[1]" }
	terminal	{ cell: "LUT__10404" port: "in[0]" }
	terminal	{ cell: "LUT__10406" port: "in[1]" }
	terminal	{ cell: "LUT__10448" port: "in[0]" }
	terminal	{ cell: "LUT__10572" port: "in[1]" }
	terminal	{ cell: "LUT__10577" port: "in[0]" }
	terminal	{ cell: "LUT__10597" port: "in[0]" }
	terminal	{ cell: "LUT__10663" port: "in[1]" }
	terminal	{ cell: "LUT__10746" port: "in[1]" }
	terminal	{ cell: "LUT__10750" port: "in[0]" }
	terminal	{ cell: "LUT__10827" port: "in[1]" }
	terminal	{ cell: "LUT__10832" port: "in[1]" }
	terminal	{ cell: "LUT__10836" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "D" }
	terminal	{ cell: "LUT__9526" port: "in[1]" }
	terminal	{ cell: "LUT__9548" port: "in[0]" }
	terminal	{ cell: "LUT__9638" port: "in[0]" }
	terminal	{ cell: "LUT__9661" port: "in[1]" }
	terminal	{ cell: "LUT__9759" port: "in[1]" }
	terminal	{ cell: "LUT__9764" port: "in[0]" }
	terminal	{ cell: "LUT__9765" port: "in[0]" }
	terminal	{ cell: "LUT__9871" port: "in[1]" }
	terminal	{ cell: "LUT__9991" port: "in[1]" }
	terminal	{ cell: "LUT__10029" port: "in[0]" }
	terminal	{ cell: "LUT__10069" port: "in[1]" }
	terminal	{ cell: "LUT__10071" port: "in[0]" }
	terminal	{ cell: "LUT__10089" port: "in[0]" }
	terminal	{ cell: "LUT__10149" port: "in[1]" }
	terminal	{ cell: "LUT__10212" port: "in[0]" }
	terminal	{ cell: "LUT__10308" port: "in[1]" }
	terminal	{ cell: "LUT__10412" port: "in[1]" }
	terminal	{ cell: "LUT__10416" port: "in[0]" }
	terminal	{ cell: "LUT__10453" port: "in[0]" }
	terminal	{ cell: "LUT__10583" port: "in[1]" }
	terminal	{ cell: "LUT__10591" port: "in[0]" }
	terminal	{ cell: "LUT__10606" port: "in[0]" }
	terminal	{ cell: "LUT__10756" port: "in[1]" }
	terminal	{ cell: "LUT__10758" port: "in[0]" }
	terminal	{ cell: "LUT__10828" port: "in[1]" }
	terminal	{ cell: "LUT__10833" port: "in[0]" }
	terminal	{ cell: "LUT__10842" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "D" }
	terminal	{ cell: "LUT__9514" port: "in[0]" }
	terminal	{ cell: "LUT__9561" port: "in[0]" }
	terminal	{ cell: "LUT__9625" port: "in[1]" }
	terminal	{ cell: "LUT__9666" port: "in[1]" }
	terminal	{ cell: "LUT__9769" port: "in[1]" }
	terminal	{ cell: "LUT__9772" port: "in[0]" }
	terminal	{ cell: "LUT__9773" port: "in[0]" }
	terminal	{ cell: "LUT__9875" port: "in[0]" }
	terminal	{ cell: "LUT__9881" port: "in[1]" }
	terminal	{ cell: "LUT__9994" port: "in[1]" }
	terminal	{ cell: "LUT__10036" port: "in[0]" }
	terminal	{ cell: "LUT__10074" port: "in[0]" }
	terminal	{ cell: "LUT__10076" port: "in[1]" }
	terminal	{ cell: "LUT__10095" port: "in[0]" }
	terminal	{ cell: "LUT__10154" port: "in[1]" }
	terminal	{ cell: "LUT__10228" port: "in[0]" }
	terminal	{ cell: "LUT__10328" port: "in[1]" }
	terminal	{ cell: "LUT__10423" port: "in[0]" }
	terminal	{ cell: "LUT__10428" port: "in[1]" }
	terminal	{ cell: "LUT__10468" port: "in[0]" }
	terminal	{ cell: "LUT__10511" port: "in[1]" }
	terminal	{ cell: "LUT__10595" port: "in[1]" }
	terminal	{ cell: "LUT__10618" port: "in[0]" }
	terminal	{ cell: "LUT__10683" port: "in[1]" }
	terminal	{ cell: "LUT__10686" port: "in[0]" }
	terminal	{ cell: "LUT__10765" port: "in[0]" }
	terminal	{ cell: "LUT__10831" port: "in[0]" }
	terminal	{ cell: "LUT__10843" port: "in[1]" }
	terminal	{ cell: "LUT__10844" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "D" }
	terminal	{ cell: "LUT__9526" port: "in[0]" }
	terminal	{ cell: "LUT__9572" port: "in[0]" }
	terminal	{ cell: "LUT__9638" port: "in[1]" }
	terminal	{ cell: "LUT__9681" port: "in[1]" }
	terminal	{ cell: "LUT__9781" port: "in[1]" }
	terminal	{ cell: "LUT__9784" port: "in[0]" }
	terminal	{ cell: "LUT__9786" port: "in[0]" }
	terminal	{ cell: "LUT__9888" port: "in[0]" }
	terminal	{ cell: "LUT__9890" port: "in[1]" }
	terminal	{ cell: "LUT__10001" port: "in[1]" }
	terminal	{ cell: "LUT__10039" port: "in[0]" }
	terminal	{ cell: "LUT__10079" port: "in[0]" }
	terminal	{ cell: "LUT__10081" port: "in[1]" }
	terminal	{ cell: "LUT__10099" port: "in[0]" }
	terminal	{ cell: "LUT__10159" port: "in[1]" }
	terminal	{ cell: "LUT__10242" port: "in[1]" }
	terminal	{ cell: "LUT__10343" port: "in[1]" }
	terminal	{ cell: "LUT__10431" port: "in[0]" }
	terminal	{ cell: "LUT__10438" port: "in[1]" }
	terminal	{ cell: "LUT__10483" port: "in[0]" }
	terminal	{ cell: "LUT__10610" port: "in[1]" }
	terminal	{ cell: "LUT__10634" port: "in[0]" }
	terminal	{ cell: "LUT__10692" port: "in[1]" }
	terminal	{ cell: "LUT__10776" port: "in[0]" }
	terminal	{ cell: "LUT__10778" port: "in[1]" }
	terminal	{ cell: "LUT__10845" port: "in[1]" }
	terminal	{ cell: "LUT__10846" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "D" }
	terminal	{ cell: "LUT__9580" port: "in[0]" }
	terminal	{ cell: "LUT__9689" port: "in[1]" }
	terminal	{ cell: "LUT__9732" port: "in[1]" }
	terminal	{ cell: "LUT__9789" port: "in[1]" }
	terminal	{ cell: "LUT__9796" port: "in[0]" }
	terminal	{ cell: "LUT__9797" port: "in[0]" }
	terminal	{ cell: "LUT__9835" port: "in[0]" }
	terminal	{ cell: "LUT__9894" port: "in[1]" }
	terminal	{ cell: "LUT__9896" port: "in[0]" }
	terminal	{ cell: "LUT__10004" port: "in[1]" }
	terminal	{ cell: "LUT__10044" port: "in[0]" }
	terminal	{ cell: "LUT__10083" port: "in[1]" }
	terminal	{ cell: "LUT__10103" port: "in[0]" }
	terminal	{ cell: "LUT__10126" port: "in[0]" }
	terminal	{ cell: "LUT__10163" port: "in[1]" }
	terminal	{ cell: "LUT__10254" port: "in[1]" }
	terminal	{ cell: "LUT__10347" port: "in[1]" }
	terminal	{ cell: "LUT__10449" port: "in[1]" }
	terminal	{ cell: "LUT__10537" port: "in[1]" }
	terminal	{ cell: "LUT__10616" port: "in[1]" }
	terminal	{ cell: "LUT__10643" port: "in[0]" }
	terminal	{ cell: "LUT__10706" port: "in[1]" }
	terminal	{ cell: "LUT__10708" port: "in[0]" }
	terminal	{ cell: "LUT__10787" port: "in[0]" }
	terminal	{ cell: "LUT__10790" port: "in[1]" }
	terminal	{ cell: "LUT__10827" port: "in[0]" }
	terminal	{ cell: "LUT__10847" port: "in[1]" }
	terminal	{ cell: "LUT__10848" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "D" }
	terminal	{ cell: "LUT__9593" port: "in[0]" }
	terminal	{ cell: "LUT__9701" port: "in[1]" }
	terminal	{ cell: "LUT__9738" port: "in[1]" }
	terminal	{ cell: "LUT__9802" port: "in[0]" }
	terminal	{ cell: "LUT__9804" port: "in[1]" }
	terminal	{ cell: "LUT__9807" port: "in[0]" }
	terminal	{ cell: "LUT__9852" port: "in[0]" }
	terminal	{ cell: "LUT__9906" port: "in[1]" }
	terminal	{ cell: "LUT__10009" port: "in[1]" }
	terminal	{ cell: "LUT__10051" port: "in[0]" }
	terminal	{ cell: "LUT__10089" port: "in[1]" }
	terminal	{ cell: "LUT__10109" port: "in[0]" }
	terminal	{ cell: "LUT__10128" port: "in[0]" }
	terminal	{ cell: "LUT__10168" port: "in[1]" }
	terminal	{ cell: "LUT__10263" port: "in[0]" }
	terminal	{ cell: "LUT__10359" port: "in[1]" }
	terminal	{ cell: "LUT__10456" port: "in[1]" }
	terminal	{ cell: "LUT__10503" port: "in[0]" }
	terminal	{ cell: "LUT__10545" port: "in[1]" }
	terminal	{ cell: "LUT__10548" port: "in[0]" }
	terminal	{ cell: "LUT__10632" port: "in[1]" }
	terminal	{ cell: "LUT__10655" port: "in[0]" }
	terminal	{ cell: "LUT__10712" port: "in[0]" }
	terminal	{ cell: "LUT__10718" port: "in[1]" }
	terminal	{ cell: "LUT__10796" port: "in[1]" }
	terminal	{ cell: "LUT__10801" port: "in[0]" }
	terminal	{ cell: "LUT__10842" port: "in[0]" }
	terminal	{ cell: "LUT__10849" port: "in[1]" }
	terminal	{ cell: "LUT__10850" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "D" }
	terminal	{ cell: "LUT__9605" port: "in[0]" }
	terminal	{ cell: "LUT__9710" port: "in[1]" }
	terminal	{ cell: "LUT__9732" port: "in[0]" }
	terminal	{ cell: "LUT__9811" port: "in[1]" }
	terminal	{ cell: "LUT__9813" port: "in[0]" }
	terminal	{ cell: "LUT__9817" port: "in[0]" }
	terminal	{ cell: "LUT__9835" port: "in[1]" }
	terminal	{ cell: "LUT__9912" port: "in[0]" }
	terminal	{ cell: "LUT__9918" port: "in[1]" }
	terminal	{ cell: "LUT__10014" port: "in[1]" }
	terminal	{ cell: "LUT__10056" port: "in[0]" }
	terminal	{ cell: "LUT__10095" port: "in[1]" }
	terminal	{ cell: "LUT__10115" port: "in[0]" }
	terminal	{ cell: "LUT__10136" port: "in[0]" }
	terminal	{ cell: "LUT__10173" port: "in[1]" }
	terminal	{ cell: "LUT__10374" port: "in[1]" }
	terminal	{ cell: "LUT__10378" port: "in[0]" }
	terminal	{ cell: "LUT__10463" port: "in[1]" }
	terminal	{ cell: "LUT__10508" port: "in[1]" }
	terminal	{ cell: "LUT__10556" port: "in[0]" }
	terminal	{ cell: "LUT__10557" port: "in[1]" }
	terminal	{ cell: "LUT__10661" port: "in[0]" }
	terminal	{ cell: "LUT__10724" port: "in[0]" }
	terminal	{ cell: "LUT__10729" port: "in[1]" }
	terminal	{ cell: "LUT__10809" port: "in[0]" }
	terminal	{ cell: "LUT__10814" port: "in[1]" }
	terminal	{ cell: "LUT__10844" port: "in[0]" }
	terminal	{ cell: "LUT__10851" port: "in[1]" }
	terminal	{ cell: "LUT__10852" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "D" }
	terminal	{ cell: "LUT__9610" port: "in[0]" }
	terminal	{ cell: "LUT__9720" port: "in[1]" }
	terminal	{ cell: "LUT__9738" port: "in[0]" }
	terminal	{ cell: "LUT__9822" port: "in[1]" }
	terminal	{ cell: "LUT__9823" port: "in[0]" }
	terminal	{ cell: "LUT__9828" port: "in[0]" }
	terminal	{ cell: "LUT__9852" port: "in[1]" }
	terminal	{ cell: "LUT__9924" port: "in[1]" }
	terminal	{ cell: "LUT__9925" port: "in[0]" }
	terminal	{ cell: "LUT__10019" port: "in[1]" }
	terminal	{ cell: "LUT__10059" port: "in[0]" }
	terminal	{ cell: "LUT__10099" port: "in[1]" }
	terminal	{ cell: "LUT__10119" port: "in[0]" }
	terminal	{ cell: "LUT__10138" port: "in[0]" }
	terminal	{ cell: "LUT__10179" port: "in[1]" }
	terminal	{ cell: "LUT__10389" port: "in[1]" }
	terminal	{ cell: "LUT__10392" port: "in[1]" }
	terminal	{ cell: "LUT__10477" port: "in[1]" }
	terminal	{ cell: "LUT__10524" port: "in[0]" }
	terminal	{ cell: "LUT__10566" port: "in[1]" }
	terminal	{ cell: "LUT__10567" port: "in[0]" }
	terminal	{ cell: "LUT__10649" port: "in[1]" }
	terminal	{ cell: "LUT__10677" port: "in[0]" }
	terminal	{ cell: "LUT__10738" port: "in[1]" }
	terminal	{ cell: "LUT__10817" port: "in[0]" }
	terminal	{ cell: "LUT__10818" port: "in[1]" }
	terminal	{ cell: "LUT__10846" port: "in[0]" }
	terminal	{ cell: "LUT__10853" port: "in[1]" }
	terminal	{ cell: "LUT__10854" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "D" }
	terminal	{ cell: "LUT__9505" port: "in[1]" }
	terminal	{ cell: "LUT__9622" port: "in[0]" }
	terminal	{ cell: "LUT__9746" port: "in[0]" }
	terminal	{ cell: "LUT__9748" port: "in[1]" }
	terminal	{ cell: "LUT__9856" port: "in[0]" }
	terminal	{ cell: "LUT__9944" port: "in[0]" }
	terminal	{ cell: "LUT__10024" port: "in[1]" }
	terminal	{ cell: "LUT__10103" port: "in[1]" }
	terminal	{ cell: "LUT__10145" port: "in[0]" }
	terminal	{ cell: "LUT__10197" port: "in[1]" }
	terminal	{ cell: "LUT__10400" port: "in[1]" }
	terminal	{ cell: "LUT__10403" port: "in[0]" }
	terminal	{ cell: "LUT__10490" port: "in[1]" }
	terminal	{ cell: "LUT__10574" port: "in[1]" }
	terminal	{ cell: "LUT__10579" port: "in[0]" }
	terminal	{ cell: "LUT__10601" port: "in[0]" }
	terminal	{ cell: "LUT__10660" port: "in[1]" }
	terminal	{ cell: "LUT__10748" port: "in[0]" }
	terminal	{ cell: "LUT__10751" port: "in[1]" }
	terminal	{ cell: "LUT__10855" port: "in[1]" }
	terminal	{ cell: "LUT__10856" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "D" }
	terminal	{ cell: "LUT__9522" port: "in[1]" }
	terminal	{ cell: "LUT__9632" port: "in[0]" }
	terminal	{ cell: "LUT__9759" port: "in[0]" }
	terminal	{ cell: "LUT__9764" port: "in[1]" }
	terminal	{ cell: "LUT__9869" port: "in[0]" }
	terminal	{ cell: "LUT__9951" port: "in[0]" }
	terminal	{ cell: "LUT__10029" port: "in[1]" }
	terminal	{ cell: "LUT__10109" port: "in[1]" }
	terminal	{ cell: "LUT__10151" port: "in[0]" }
	terminal	{ cell: "LUT__10214" port: "in[0]" }
	terminal	{ cell: "LUT__10410" port: "in[1]" }
	terminal	{ cell: "LUT__10414" port: "in[0]" }
	terminal	{ cell: "LUT__10499" port: "in[1]" }
	terminal	{ cell: "LUT__10585" port: "in[0]" }
	terminal	{ cell: "LUT__10586" port: "in[1]" }
	terminal	{ cell: "LUT__10612" port: "in[0]" }
	terminal	{ cell: "LUT__10670" port: "in[1]" }
	terminal	{ cell: "LUT__10757" port: "in[1]" }
	terminal	{ cell: "LUT__10760" port: "in[0]" }
	terminal	{ cell: "LUT__10848" port: "in[0]" }
	terminal	{ cell: "LUT__10857" port: "in[1]" }
	terminal	{ cell: "LUT__10858" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "D" }
	terminal	{ cell: "LUT__9505" port: "in[0]" }
	terminal	{ cell: "LUT__9622" port: "in[1]" }
	terminal	{ cell: "LUT__9769" port: "in[0]" }
	terminal	{ cell: "LUT__9773" port: "in[1]" }
	terminal	{ cell: "LUT__9875" port: "in[1]" }
	terminal	{ cell: "LUT__9879" port: "in[0]" }
	terminal	{ cell: "LUT__9956" port: "in[0]" }
	terminal	{ cell: "LUT__10036" port: "in[1]" }
	terminal	{ cell: "LUT__10115" port: "in[1]" }
	terminal	{ cell: "LUT__10156" port: "in[0]" }
	terminal	{ cell: "LUT__10230" port: "in[0]" }
	terminal	{ cell: "LUT__10420" port: "in[0]" }
	terminal	{ cell: "LUT__10427" port: "in[1]" }
	terminal	{ cell: "LUT__10515" port: "in[1]" }
	terminal	{ cell: "LUT__10599" port: "in[1]" }
	terminal	{ cell: "LUT__10622" port: "in[0]" }
	terminal	{ cell: "LUT__10681" port: "in[1]" }
	terminal	{ cell: "LUT__10683" port: "in[0]" }
	terminal	{ cell: "LUT__10769" port: "in[0]" }
	terminal	{ cell: "LUT__10770" port: "in[1]" }
	terminal	{ cell: "LUT__10850" port: "in[0]" }
	terminal	{ cell: "LUT__10859" port: "in[1]" }
	terminal	{ cell: "LUT__10860" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "D" }
	terminal	{ cell: "LUT__9522" port: "in[0]" }
	terminal	{ cell: "LUT__9632" port: "in[1]" }
	terminal	{ cell: "LUT__9781" port: "in[0]" }
	terminal	{ cell: "LUT__9786" port: "in[1]" }
	terminal	{ cell: "LUT__9884" port: "in[0]" }
	terminal	{ cell: "LUT__9888" port: "in[1]" }
	terminal	{ cell: "LUT__9961" port: "in[0]" }
	terminal	{ cell: "LUT__10039" port: "in[1]" }
	terminal	{ cell: "LUT__10119" port: "in[1]" }
	terminal	{ cell: "LUT__10161" port: "in[0]" }
	terminal	{ cell: "LUT__10239" port: "in[0]" }
	terminal	{ cell: "LUT__10433" port: "in[0]" }
	terminal	{ cell: "LUT__10435" port: "in[1]" }
	terminal	{ cell: "LUT__10523" port: "in[1]" }
	terminal	{ cell: "LUT__10607" port: "in[1]" }
	terminal	{ cell: "LUT__10630" port: "in[0]" }
	terminal	{ cell: "LUT__10692" port: "in[0]" }
	terminal	{ cell: "LUT__10693" port: "in[1]" }
	terminal	{ cell: "LUT__10775" port: "in[0]" }
	terminal	{ cell: "LUT__10780" port: "in[1]" }
	terminal	{ cell: "LUT__10852" port: "in[0]" }
	terminal	{ cell: "LUT__10861" port: "in[1]" }
	terminal	{ cell: "LUT__10862" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "D" }
	terminal	{ cell: "LUT__9730" port: "in[1]" }
	terminal	{ cell: "LUT__9789" port: "in[0]" }
	terminal	{ cell: "LUT__9797" port: "in[1]" }
	terminal	{ cell: "LUT__9839" port: "in[0]" }
	terminal	{ cell: "LUT__9896" port: "in[1]" }
	terminal	{ cell: "LUT__9897" port: "in[0]" }
	terminal	{ cell: "LUT__10004" port: "in[0]" }
	terminal	{ cell: "LUT__10044" port: "in[1]" }
	terminal	{ cell: "LUT__10123" port: "in[1]" }
	terminal	{ cell: "LUT__10166" port: "in[0]" }
	terminal	{ cell: "LUT__10246" port: "in[0]" }
	terminal	{ cell: "LUT__10448" port: "in[1]" }
	terminal	{ cell: "LUT__10535" port: "in[0]" }
	terminal	{ cell: "LUT__10536" port: "in[1]" }
	terminal	{ cell: "LUT__10619" port: "in[1]" }
	terminal	{ cell: "LUT__10640" port: "in[0]" }
	terminal	{ cell: "LUT__10701" port: "in[1]" }
	terminal	{ cell: "LUT__10706" port: "in[0]" }
	terminal	{ cell: "LUT__10786" port: "in[0]" }
	terminal	{ cell: "LUT__10792" port: "in[1]" }
	terminal	{ cell: "LUT__10854" port: "in[0]" }
	terminal	{ cell: "LUT__10863" port: "in[1]" }
	terminal	{ cell: "LUT__10864" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "D" }
	terminal	{ cell: "LUT__9743" port: "in[1]" }
	terminal	{ cell: "LUT__9802" port: "in[1]" }
	terminal	{ cell: "LUT__9804" port: "in[0]" }
	terminal	{ cell: "LUT__9846" port: "in[0]" }
	terminal	{ cell: "LUT__9907" port: "in[0]" }
	terminal	{ cell: "LUT__10009" port: "in[0]" }
	terminal	{ cell: "LUT__10051" port: "in[1]" }
	terminal	{ cell: "LUT__10129" port: "in[1]" }
	terminal	{ cell: "LUT__10169" port: "in[0]" }
	terminal	{ cell: "LUT__10264" port: "in[0]" }
	terminal	{ cell: "LUT__10453" port: "in[1]" }
	terminal	{ cell: "LUT__10544" port: "in[0]" }
	terminal	{ cell: "LUT__10546" port: "in[1]" }
	terminal	{ cell: "LUT__10635" port: "in[1]" }
	terminal	{ cell: "LUT__10654" port: "in[0]" }
	terminal	{ cell: "LUT__10714" port: "in[1]" }
	terminal	{ cell: "LUT__10718" port: "in[0]" }
	terminal	{ cell: "LUT__10797" port: "in[1]" }
	terminal	{ cell: "LUT__10802" port: "in[0]" }
	terminal	{ cell: "LUT__10866" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "D" }
	terminal	{ cell: "LUT__9730" port: "in[0]" }
	terminal	{ cell: "LUT__9811" port: "in[0]" }
	terminal	{ cell: "LUT__9813" port: "in[1]" }
	terminal	{ cell: "LUT__9839" port: "in[1]" }
	terminal	{ cell: "LUT__9912" port: "in[1]" }
	terminal	{ cell: "LUT__9915" port: "in[0]" }
	terminal	{ cell: "LUT__10014" port: "in[0]" }
	terminal	{ cell: "LUT__10056" port: "in[1]" }
	terminal	{ cell: "LUT__10133" port: "in[1]" }
	terminal	{ cell: "LUT__10174" port: "in[0]" }
	terminal	{ cell: "LUT__10382" port: "in[0]" }
	terminal	{ cell: "LUT__10468" port: "in[1]" }
	terminal	{ cell: "LUT__10552" port: "in[0]" }
	terminal	{ cell: "LUT__10553" port: "in[1]" }
	terminal	{ cell: "LUT__10645" port: "in[1]" }
	terminal	{ cell: "LUT__10667" port: "in[0]" }
	terminal	{ cell: "LUT__10722" port: "in[1]" }
	terminal	{ cell: "LUT__10729" port: "in[0]" }
	terminal	{ cell: "LUT__10808" port: "in[1]" }
	terminal	{ cell: "LUT__10812" port: "in[0]" }
	terminal	{ cell: "LUT__10865" port: "in[1]" }
	terminal	{ cell: "LUT__10868" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "D" }
	terminal	{ cell: "LUT__9743" port: "in[0]" }
	terminal	{ cell: "LUT__9822" port: "in[0]" }
	terminal	{ cell: "LUT__9828" port: "in[1]" }
	terminal	{ cell: "LUT__9846" port: "in[1]" }
	terminal	{ cell: "LUT__9925" port: "in[1]" }
	terminal	{ cell: "LUT__9928" port: "in[0]" }
	terminal	{ cell: "LUT__10019" port: "in[0]" }
	terminal	{ cell: "LUT__10059" port: "in[1]" }
	terminal	{ cell: "LUT__10139" port: "in[1]" }
	terminal	{ cell: "LUT__10178" port: "in[0]" }
	terminal	{ cell: "LUT__10394" port: "in[0]" }
	terminal	{ cell: "LUT__10483" port: "in[1]" }
	terminal	{ cell: "LUT__10565" port: "in[0]" }
	terminal	{ cell: "LUT__10569" port: "in[1]" }
	terminal	{ cell: "LUT__10653" port: "in[1]" }
	terminal	{ cell: "LUT__10674" port: "in[0]" }
	terminal	{ cell: "LUT__10737" port: "in[1]" }
	terminal	{ cell: "LUT__10738" port: "in[0]" }
	terminal	{ cell: "LUT__10822" port: "in[0]" }
	terminal	{ cell: "LUT__10824" port: "in[1]" }
	terminal	{ cell: "LUT__10856" port: "in[0]" }
	terminal	{ cell: "LUT__10867" port: "in[1]" }
	terminal	{ cell: "LUT__10870" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "D" }
	terminal	{ cell: "LUT__9500" port: "in[1]" }
	terminal	{ cell: "LUT__9621" port: "in[0]" }
	terminal	{ cell: "LUT__9856" port: "in[1]" }
	terminal	{ cell: "LUT__10063" port: "in[1]" }
	terminal	{ cell: "LUT__10066" port: "in[0]" }
	terminal	{ cell: "LUT__10086" port: "in[0]" }
	terminal	{ cell: "LUT__10145" port: "in[1]" }
	terminal	{ cell: "LUT__10202" port: "in[0]" }
	terminal	{ cell: "LUT__10399" port: "in[0]" }
	terminal	{ cell: "LUT__10494" port: "in[1]" }
	terminal	{ cell: "LUT__10572" port: "in[0]" }
	terminal	{ cell: "LUT__10580" port: "in[1]" }
	terminal	{ cell: "LUT__10743" port: "in[1]" }
	terminal	{ cell: "LUT__10747" port: "in[0]" }
	terminal	{ cell: "LUT__10858" port: "in[0]" }
	terminal	{ cell: "LUT__10869" port: "in[1]" }
	terminal	{ cell: "LUT__10872" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "D" }
	terminal	{ cell: "LUT__9525" port: "in[1]" }
	terminal	{ cell: "LUT__9636" port: "in[0]" }
	terminal	{ cell: "LUT__9869" port: "in[1]" }
	terminal	{ cell: "LUT__10068" port: "in[1]" }
	terminal	{ cell: "LUT__10069" port: "in[0]" }
	terminal	{ cell: "LUT__10091" port: "in[0]" }
	terminal	{ cell: "LUT__10151" port: "in[1]" }
	terminal	{ cell: "LUT__10220" port: "in[0]" }
	terminal	{ cell: "LUT__10411" port: "in[0]" }
	terminal	{ cell: "LUT__10503" port: "in[1]" }
	terminal	{ cell: "LUT__10583" port: "in[0]" }
	terminal	{ cell: "LUT__10589" port: "in[1]" }
	terminal	{ cell: "LUT__10671" port: "in[1]" }
	terminal	{ cell: "LUT__10754" port: "in[1]" }
	terminal	{ cell: "LUT__10759" port: "in[0]" }
	terminal	{ cell: "LUT__10860" port: "in[0]" }
	terminal	{ cell: "LUT__10871" port: "in[1]" }
	terminal	{ cell: "LUT__10874" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "D" }
	terminal	{ cell: "LUT__9500" port: "in[0]" }
	terminal	{ cell: "LUT__9621" port: "in[1]" }
	terminal	{ cell: "LUT__9879" port: "in[1]" }
	terminal	{ cell: "LUT__10075" port: "in[1]" }
	terminal	{ cell: "LUT__10076" port: "in[0]" }
	terminal	{ cell: "LUT__10096" port: "in[0]" }
	terminal	{ cell: "LUT__10156" port: "in[1]" }
	terminal	{ cell: "LUT__10229" port: "in[0]" }
	terminal	{ cell: "LUT__10426" port: "in[0]" }
	terminal	{ cell: "LUT__10508" port: "in[0]" }
	terminal	{ cell: "LUT__10597" port: "in[1]" }
	terminal	{ cell: "LUT__10681" port: "in[0]" }
	terminal	{ cell: "LUT__10685" port: "in[1]" }
	terminal	{ cell: "LUT__10764" port: "in[0]" }
	terminal	{ cell: "LUT__10766" port: "in[1]" }
	terminal	{ cell: "LUT__10862" port: "in[0]" }
	terminal	{ cell: "LUT__10873" port: "in[1]" }
	terminal	{ cell: "LUT__10876" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "D" }
	terminal	{ cell: "LUT__9525" port: "in[0]" }
	terminal	{ cell: "LUT__9636" port: "in[1]" }
	terminal	{ cell: "LUT__9884" port: "in[1]" }
	terminal	{ cell: "LUT__10080" port: "in[1]" }
	terminal	{ cell: "LUT__10081" port: "in[0]" }
	terminal	{ cell: "LUT__10101" port: "in[0]" }
	terminal	{ cell: "LUT__10161" port: "in[1]" }
	terminal	{ cell: "LUT__10235" port: "in[0]" }
	terminal	{ cell: "LUT__10432" port: "in[0]" }
	terminal	{ cell: "LUT__10524" port: "in[1]" }
	terminal	{ cell: "LUT__10606" port: "in[1]" }
	terminal	{ cell: "LUT__10693" port: "in[0]" }
	terminal	{ cell: "LUT__10698" port: "in[1]" }
	terminal	{ cell: "LUT__10774" port: "in[1]" }
	terminal	{ cell: "LUT__10779" port: "in[0]" }
	terminal	{ cell: "LUT__10875" port: "in[1]" }
	terminal	{ cell: "LUT__10878" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "D" }
	terminal	{ cell: "LUT__9727" port: "in[1]" }
	terminal	{ cell: "LUT__9834" port: "in[0]" }
	terminal	{ cell: "LUT__9897" port: "in[1]" }
	terminal	{ cell: "LUT__10086" port: "in[1]" }
	terminal	{ cell: "LUT__10105" port: "in[0]" }
	terminal	{ cell: "LUT__10123" port: "in[0]" }
	terminal	{ cell: "LUT__10166" port: "in[1]" }
	terminal	{ cell: "LUT__10247" port: "in[0]" }
	terminal	{ cell: "LUT__10537" port: "in[0]" }
	terminal	{ cell: "LUT__10538" port: "in[1]" }
	terminal	{ cell: "LUT__10618" port: "in[1]" }
	terminal	{ cell: "LUT__10701" port: "in[0]" }
	terminal	{ cell: "LUT__10704" port: "in[1]" }
	terminal	{ cell: "LUT__10785" port: "in[1]" }
	terminal	{ cell: "LUT__10791" port: "in[0]" }
	terminal	{ cell: "LUT__10864" port: "in[0]" }
	terminal	{ cell: "LUT__10877" port: "in[1]" }
	terminal	{ cell: "LUT__10880" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "D" }
	terminal	{ cell: "LUT__9736" port: "in[1]" }
	terminal	{ cell: "LUT__9845" port: "in[0]" }
	terminal	{ cell: "LUT__9907" port: "in[1]" }
	terminal	{ cell: "LUT__10091" port: "in[1]" }
	terminal	{ cell: "LUT__10110" port: "in[0]" }
	terminal	{ cell: "LUT__10129" port: "in[0]" }
	terminal	{ cell: "LUT__10169" port: "in[1]" }
	terminal	{ cell: "LUT__10266" port: "in[0]" }
	terminal	{ cell: "LUT__10541" port: "in[1]" }
	terminal	{ cell: "LUT__10545" port: "in[0]" }
	terminal	{ cell: "LUT__10634" port: "in[1]" }
	terminal	{ cell: "LUT__10714" port: "in[0]" }
	terminal	{ cell: "LUT__10719" port: "in[1]" }
	terminal	{ cell: "LUT__10800" port: "in[1]" }
	terminal	{ cell: "LUT__10803" port: "in[0]" }
	terminal	{ cell: "LUT__10866" port: "in[0]" }
	terminal	{ cell: "LUT__10879" port: "in[1]" }
	terminal	{ cell: "LUT__10882" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "D" }
	terminal	{ cell: "LUT__9727" port: "in[0]" }
	terminal	{ cell: "LUT__9834" port: "in[1]" }
	terminal	{ cell: "LUT__9915" port: "in[1]" }
	terminal	{ cell: "LUT__10096" port: "in[1]" }
	terminal	{ cell: "LUT__10113" port: "in[0]" }
	terminal	{ cell: "LUT__10133" port: "in[0]" }
	terminal	{ cell: "LUT__10174" port: "in[1]" }
	terminal	{ cell: "LUT__10383" port: "in[0]" }
	terminal	{ cell: "LUT__10557" port: "in[0]" }
	terminal	{ cell: "LUT__10559" port: "in[1]" }
	terminal	{ cell: "LUT__10643" port: "in[1]" }
	terminal	{ cell: "LUT__10722" port: "in[0]" }
	terminal	{ cell: "LUT__10723" port: "in[1]" }
	terminal	{ cell: "LUT__10806" port: "in[1]" }
	terminal	{ cell: "LUT__10813" port: "in[0]" }
	terminal	{ cell: "LUT__10868" port: "in[0]" }
	terminal	{ cell: "LUT__10881" port: "in[1]" }
	terminal	{ cell: "LUT__10884" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "D" }
	terminal	{ cell: "LUT__9736" port: "in[0]" }
	terminal	{ cell: "LUT__9845" port: "in[1]" }
	terminal	{ cell: "LUT__9928" port: "in[1]" }
	terminal	{ cell: "LUT__10101" port: "in[1]" }
	terminal	{ cell: "LUT__10118" port: "in[0]" }
	terminal	{ cell: "LUT__10139" port: "in[0]" }
	terminal	{ cell: "LUT__10178" port: "in[1]" }
	terminal	{ cell: "LUT__10395" port: "in[0]" }
	terminal	{ cell: "LUT__10562" port: "in[1]" }
	terminal	{ cell: "LUT__10566" port: "in[0]" }
	terminal	{ cell: "LUT__10655" port: "in[1]" }
	terminal	{ cell: "LUT__10735" port: "in[1]" }
	terminal	{ cell: "LUT__10737" port: "in[0]" }
	terminal	{ cell: "LUT__10820" port: "in[1]" }
	terminal	{ cell: "LUT__10821" port: "in[0]" }
	terminal	{ cell: "LUT__10870" port: "in[0]" }
	terminal	{ cell: "LUT__10883" port: "in[1]" }
	terminal	{ cell: "LUT__10886" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "D" }
	terminal	{ cell: "LUT__9508" port: "in[1]" }
	terminal	{ cell: "LUT__9627" port: "in[0]" }
	terminal	{ cell: "LUT__10105" port: "in[1]" }
	terminal	{ cell: "LUT__10144" port: "in[0]" }
	terminal	{ cell: "LUT__10205" port: "in[0]" }
	terminal	{ cell: "LUT__10406" port: "in[0]" }
	terminal	{ cell: "LUT__10574" port: "in[0]" }
	terminal	{ cell: "LUT__10575" port: "in[1]" }
	terminal	{ cell: "LUT__10661" port: "in[1]" }
	terminal	{ cell: "LUT__10750" port: "in[1]" }
	terminal	{ cell: "LUT__10885" port: "in[1]" }
	terminal	{ cell: "LUT__10888" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "D" }
	terminal	{ cell: "LUT__9528" port: "in[1]" }
	terminal	{ cell: "LUT__9633" port: "in[0]" }
	terminal	{ cell: "LUT__10110" port: "in[1]" }
	terminal	{ cell: "LUT__10150" port: "in[0]" }
	terminal	{ cell: "LUT__10219" port: "in[0]" }
	terminal	{ cell: "LUT__10412" port: "in[0]" }
	terminal	{ cell: "LUT__10586" port: "in[0]" }
	terminal	{ cell: "LUT__10590" port: "in[1]" }
	terminal	{ cell: "LUT__10677" port: "in[1]" }
	terminal	{ cell: "LUT__10758" port: "in[1]" }
	terminal	{ cell: "LUT__10872" port: "in[0]" }
	terminal	{ cell: "LUT__10887" port: "in[1]" }
	terminal	{ cell: "LUT__10890" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "D" }
	terminal	{ cell: "LUT__9508" port: "in[0]" }
	terminal	{ cell: "LUT__9627" port: "in[1]" }
	terminal	{ cell: "LUT__10113" port: "in[1]" }
	terminal	{ cell: "LUT__10155" port: "in[0]" }
	terminal	{ cell: "LUT__10224" port: "in[0]" }
	terminal	{ cell: "LUT__10428" port: "in[0]" }
	terminal	{ cell: "LUT__10601" port: "in[1]" }
	terminal	{ cell: "LUT__10682" port: "in[1]" }
	terminal	{ cell: "LUT__10685" port: "in[0]" }
	terminal	{ cell: "LUT__10765" port: "in[1]" }
	terminal	{ cell: "LUT__10874" port: "in[0]" }
	terminal	{ cell: "LUT__10889" port: "in[1]" }
	terminal	{ cell: "LUT__10892" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "D" }
	terminal	{ cell: "LUT__9528" port: "in[0]" }
	terminal	{ cell: "LUT__9633" port: "in[1]" }
	terminal	{ cell: "LUT__10118" port: "in[1]" }
	terminal	{ cell: "LUT__10160" port: "in[0]" }
	terminal	{ cell: "LUT__10238" port: "in[0]" }
	terminal	{ cell: "LUT__10438" port: "in[0]" }
	terminal	{ cell: "LUT__10612" port: "in[1]" }
	terminal	{ cell: "LUT__10696" port: "in[1]" }
	terminal	{ cell: "LUT__10698" port: "in[0]" }
	terminal	{ cell: "LUT__10776" port: "in[1]" }
	terminal	{ cell: "LUT__10876" port: "in[0]" }
	terminal	{ cell: "LUT__10891" port: "in[1]" }
	terminal	{ cell: "LUT__10894" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "D" }
	terminal	{ cell: "LUT__9725" port: "in[1]" }
	terminal	{ cell: "LUT__9840" port: "in[0]" }
	terminal	{ cell: "LUT__10124" port: "in[1]" }
	terminal	{ cell: "LUT__10165" port: "in[0]" }
	terminal	{ cell: "LUT__10250" port: "in[0]" }
	terminal	{ cell: "LUT__10536" port: "in[0]" }
	terminal	{ cell: "LUT__10622" port: "in[1]" }
	terminal	{ cell: "LUT__10704" port: "in[0]" }
	terminal	{ cell: "LUT__10707" port: "in[1]" }
	terminal	{ cell: "LUT__10787" port: "in[1]" }
	terminal	{ cell: "LUT__10878" port: "in[0]" }
	terminal	{ cell: "LUT__10893" port: "in[1]" }
	terminal	{ cell: "LUT__10896" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "D" }
	terminal	{ cell: "LUT__9741" port: "in[1]" }
	terminal	{ cell: "LUT__9850" port: "in[0]" }
	terminal	{ cell: "LUT__10131" port: "in[1]" }
	terminal	{ cell: "LUT__10170" port: "in[0]" }
	terminal	{ cell: "LUT__10261" port: "in[0]" }
	terminal	{ cell: "LUT__10546" port: "in[0]" }
	terminal	{ cell: "LUT__10630" port: "in[1]" }
	terminal	{ cell: "LUT__10713" port: "in[1]" }
	terminal	{ cell: "LUT__10719" port: "in[0]" }
	terminal	{ cell: "LUT__10801" port: "in[1]" }
	terminal	{ cell: "LUT__10898" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "D" }
	terminal	{ cell: "LUT__9725" port: "in[0]" }
	terminal	{ cell: "LUT__9840" port: "in[1]" }
	terminal	{ cell: "LUT__10134" port: "in[1]" }
	terminal	{ cell: "LUT__10175" port: "in[0]" }
	terminal	{ cell: "LUT__10374" port: "in[0]" }
	terminal	{ cell: "LUT__10553" port: "in[0]" }
	terminal	{ cell: "LUT__10640" port: "in[1]" }
	terminal	{ cell: "LUT__10723" port: "in[0]" }
	terminal	{ cell: "LUT__10728" port: "in[1]" }
	terminal	{ cell: "LUT__10809" port: "in[1]" }
	terminal	{ cell: "LUT__10895" port: "in[1]" }
	terminal	{ cell: "LUT__10900" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "D" }
	terminal	{ cell: "LUT__9741" port: "in[0]" }
	terminal	{ cell: "LUT__9850" port: "in[1]" }
	terminal	{ cell: "LUT__10141" port: "in[1]" }
	terminal	{ cell: "LUT__10180" port: "in[0]" }
	terminal	{ cell: "LUT__10392" port: "in[0]" }
	terminal	{ cell: "LUT__10569" port: "in[0]" }
	terminal	{ cell: "LUT__10654" port: "in[1]" }
	terminal	{ cell: "LUT__10735" port: "in[0]" }
	terminal	{ cell: "LUT__10739" port: "in[1]" }
	terminal	{ cell: "LUT__10817" port: "in[1]" }
	terminal	{ cell: "LUT__10880" port: "in[0]" }
	terminal	{ cell: "LUT__10897" port: "in[1]" }
	terminal	{ cell: "LUT__10902" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "D" }
	terminal	{ cell: "LUT__10063" port: "in[0]" }
	terminal	{ cell: "LUT__10144" port: "in[1]" }
	terminal	{ cell: "LUT__10400" port: "in[0]" }
	terminal	{ cell: "LUT__10580" port: "in[0]" }
	terminal	{ cell: "LUT__10667" port: "in[1]" }
	terminal	{ cell: "LUT__10748" port: "in[1]" }
	terminal	{ cell: "LUT__10882" port: "in[0]" }
	terminal	{ cell: "LUT__10899" port: "in[1]" }
	terminal	{ cell: "LUT__10904" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "D" }
	terminal	{ cell: "LUT__10068" port: "in[0]" }
	terminal	{ cell: "LUT__10150" port: "in[1]" }
	terminal	{ cell: "LUT__10410" port: "in[0]" }
	terminal	{ cell: "LUT__10589" port: "in[0]" }
	terminal	{ cell: "LUT__10674" port: "in[1]" }
	terminal	{ cell: "LUT__10760" port: "in[1]" }
	terminal	{ cell: "LUT__10884" port: "in[0]" }
	terminal	{ cell: "LUT__10901" port: "in[1]" }
	terminal	{ cell: "LUT__10906" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "D" }
	terminal	{ cell: "LUT__10075" port: "in[0]" }
	terminal	{ cell: "LUT__10155" port: "in[1]" }
	terminal	{ cell: "LUT__10427" port: "in[0]" }
	terminal	{ cell: "LUT__10682" port: "in[0]" }
	terminal	{ cell: "LUT__10688" port: "in[1]" }
	terminal	{ cell: "LUT__10769" port: "in[1]" }
	terminal	{ cell: "LUT__10886" port: "in[0]" }
	terminal	{ cell: "LUT__10903" port: "in[1]" }
	terminal	{ cell: "LUT__10908" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "D" }
	terminal	{ cell: "LUT__10080" port: "in[0]" }
	terminal	{ cell: "LUT__10160" port: "in[1]" }
	terminal	{ cell: "LUT__10435" port: "in[0]" }
	terminal	{ cell: "LUT__10691" port: "in[1]" }
	terminal	{ cell: "LUT__10696" port: "in[0]" }
	terminal	{ cell: "LUT__10775" port: "in[1]" }
	terminal	{ cell: "LUT__10905" port: "in[1]" }
	terminal	{ cell: "LUT__10910" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "D" }
	terminal	{ cell: "LUT__10124" port: "in[0]" }
	terminal	{ cell: "LUT__10165" port: "in[1]" }
	terminal	{ cell: "LUT__10538" port: "in[0]" }
	terminal	{ cell: "LUT__10703" port: "in[1]" }
	terminal	{ cell: "LUT__10707" port: "in[0]" }
	terminal	{ cell: "LUT__10786" port: "in[1]" }
	terminal	{ cell: "LUT__10888" port: "in[0]" }
	terminal	{ cell: "LUT__10907" port: "in[1]" }
	terminal	{ cell: "LUT__10912" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "D" }
	terminal	{ cell: "LUT__10131" port: "in[0]" }
	terminal	{ cell: "LUT__10170" port: "in[1]" }
	terminal	{ cell: "LUT__10541" port: "in[0]" }
	terminal	{ cell: "LUT__10713" port: "in[0]" }
	terminal	{ cell: "LUT__10717" port: "in[1]" }
	terminal	{ cell: "LUT__10802" port: "in[1]" }
	terminal	{ cell: "LUT__10890" port: "in[0]" }
	terminal	{ cell: "LUT__10909" port: "in[1]" }
	terminal	{ cell: "LUT__10914" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "D" }
	terminal	{ cell: "LUT__10134" port: "in[0]" }
	terminal	{ cell: "LUT__10175" port: "in[1]" }
	terminal	{ cell: "LUT__10559" port: "in[0]" }
	terminal	{ cell: "LUT__10727" port: "in[1]" }
	terminal	{ cell: "LUT__10728" port: "in[0]" }
	terminal	{ cell: "LUT__10812" port: "in[1]" }
	terminal	{ cell: "LUT__10892" port: "in[0]" }
	terminal	{ cell: "LUT__10911" port: "in[1]" }
	terminal	{ cell: "LUT__10916" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "D" }
	terminal	{ cell: "LUT__10141" port: "in[0]" }
	terminal	{ cell: "LUT__10180" port: "in[1]" }
	terminal	{ cell: "LUT__10562" port: "in[0]" }
	terminal	{ cell: "LUT__10733" port: "in[1]" }
	terminal	{ cell: "LUT__10739" port: "in[0]" }
	terminal	{ cell: "LUT__10822" port: "in[1]" }
	terminal	{ cell: "LUT__10894" port: "in[0]" }
	terminal	{ cell: "LUT__10913" port: "in[1]" }
	terminal	{ cell: "LUT__10918" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "D" }
	terminal	{ cell: "LUT__10575" port: "in[0]" }
	terminal	{ cell: "LUT__10747" port: "in[1]" }
	terminal	{ cell: "LUT__10915" port: "in[1]" }
	terminal	{ cell: "LUT__10920" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "D" }
	terminal	{ cell: "LUT__10590" port: "in[0]" }
	terminal	{ cell: "LUT__10759" port: "in[1]" }
	terminal	{ cell: "LUT__10896" port: "in[0]" }
	terminal	{ cell: "LUT__10917" port: "in[1]" }
	terminal	{ cell: "LUT__10921" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "D" }
	terminal	{ cell: "LUT__10688" port: "in[0]" }
	terminal	{ cell: "LUT__10764" port: "in[1]" }
	terminal	{ cell: "LUT__10898" port: "in[0]" }
	terminal	{ cell: "LUT__10919" port: "in[1]" }
	terminal	{ cell: "LUT__10922" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "D" }
	terminal	{ cell: "LUT__10691" port: "in[0]" }
	terminal	{ cell: "LUT__10779" port: "in[1]" }
	terminal	{ cell: "LUT__10900" port: "in[0]" }
	terminal	{ cell: "LUT__10920" port: "in[2]" }
	terminal	{ cell: "LUT__10923" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "D" }
	terminal	{ cell: "LUT__10703" port: "in[0]" }
	terminal	{ cell: "LUT__10791" port: "in[1]" }
	terminal	{ cell: "LUT__10902" port: "in[0]" }
	terminal	{ cell: "LUT__10921" port: "in[2]" }
	terminal	{ cell: "LUT__10924" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "D" }
	terminal	{ cell: "LUT__10717" port: "in[0]" }
	terminal	{ cell: "LUT__10803" port: "in[1]" }
	terminal	{ cell: "LUT__10925" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "D" }
	terminal	{ cell: "LUT__10727" port: "in[0]" }
	terminal	{ cell: "LUT__10813" port: "in[1]" }
	terminal	{ cell: "LUT__10922" port: "in[2]" }
	terminal	{ cell: "LUT__10926" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "D" }
	terminal	{ cell: "LUT__10733" port: "in[0]" }
	terminal	{ cell: "LUT__10821" port: "in[1]" }
	terminal	{ cell: "LUT__10904" port: "in[0]" }
	terminal	{ cell: "LUT__10923" port: "in[2]" }
	terminal	{ cell: "LUT__10927" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "D" }
	terminal	{ cell: "LUT__10065" port: "in[0]" }
	terminal	{ cell: "LUT__10906" port: "in[0]" }
	terminal	{ cell: "LUT__10924" port: "in[2]" }
	terminal	{ cell: "LUT__10928" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "D" }
	terminal	{ cell: "LUT__10070" port: "in[0]" }
	terminal	{ cell: "LUT__10908" port: "in[0]" }
	terminal	{ cell: "LUT__10925" port: "in[2]" }
	terminal	{ cell: "LUT__10929" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "D" }
	terminal	{ cell: "LUT__10073" port: "in[0]" }
	terminal	{ cell: "LUT__10680" port: "in[0]" }
	terminal	{ cell: "LUT__10910" port: "in[0]" }
	terminal	{ cell: "LUT__10926" port: "in[2]" }
	terminal	{ cell: "LUT__10930" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "D" }
	terminal	{ cell: "LUT__10078" port: "in[0]" }
	terminal	{ cell: "LUT__10694" port: "in[0]" }
	terminal	{ cell: "LUT__10927" port: "in[2]" }
	terminal	{ cell: "LUT__10931" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "D" }
	terminal	{ cell: "LUT__10125" port: "in[0]" }
	terminal	{ cell: "LUT__10702" port: "in[0]" }
	terminal	{ cell: "LUT__10912" port: "in[0]" }
	terminal	{ cell: "LUT__10928" port: "in[2]" }
	terminal	{ cell: "LUT__10932" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "D" }
	terminal	{ cell: "LUT__10130" port: "in[0]" }
	terminal	{ cell: "LUT__10716" port: "in[0]" }
	terminal	{ cell: "LUT__10914" port: "in[0]" }
	terminal	{ cell: "LUT__10929" port: "in[2]" }
	terminal	{ cell: "LUT__10933" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "D" }
	terminal	{ cell: "LUT__10135" port: "in[0]" }
	terminal	{ cell: "LUT__10726" port: "in[0]" }
	terminal	{ cell: "LUT__10916" port: "in[0]" }
	terminal	{ cell: "LUT__10930" port: "in[2]" }
	terminal	{ cell: "LUT__10934" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "D" }
	terminal	{ cell: "LUT__10140" port: "in[0]" }
	terminal	{ cell: "LUT__10732" port: "in[0]" }
	terminal	{ cell: "LUT__10918" port: "in[0]" }
	terminal	{ cell: "LUT__10931" port: "in[2]" }
	terminal	{ cell: "LUT__10935" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n706"
	terminal	{ cell: "LUT__9518" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n705"
	terminal	{ cell: "LUT__9519" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n701"
	terminal	{ cell: "LUT__9530" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n700"
	terminal	{ cell: "LUT__9541" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n699"
	terminal	{ cell: "LUT__9552" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n698"
	terminal	{ cell: "LUT__9563" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n697"
	terminal	{ cell: "LUT__9574" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n696"
	terminal	{ cell: "LUT__9585" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n695"
	terminal	{ cell: "LUT__9597" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n694"
	terminal	{ cell: "LUT__9608" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n693"
	terminal	{ cell: "LUT__9619" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n692"
	terminal	{ cell: "LUT__9630" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n691"
	terminal	{ cell: "LUT__9641" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n690"
	terminal	{ cell: "LUT__9652" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n689"
	terminal	{ cell: "LUT__9663" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n688"
	terminal	{ cell: "LUT__9674" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n687"
	terminal	{ cell: "LUT__9685" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n686"
	terminal	{ cell: "LUT__9696" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n685"
	terminal	{ cell: "LUT__9703" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n684"
	terminal	{ cell: "LUT__9714" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n683"
	terminal	{ cell: "LUT__9723" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n682"
	terminal	{ cell: "LUT__9734" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n681"
	terminal	{ cell: "LUT__9745" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n680"
	terminal	{ cell: "LUT__9756" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n679"
	terminal	{ cell: "LUT__9767" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n678"
	terminal	{ cell: "LUT__9778" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n677"
	terminal	{ cell: "LUT__9788" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n676"
	terminal	{ cell: "LUT__9799" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n675"
	terminal	{ cell: "LUT__9810" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n674"
	terminal	{ cell: "LUT__9821" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n673"
	terminal	{ cell: "LUT__9832" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n672"
	terminal	{ cell: "LUT__9843" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n671"
	terminal	{ cell: "LUT__9854" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n670"
	terminal	{ cell: "LUT__9864" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n669"
	terminal	{ cell: "LUT__9874" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n668"
	terminal	{ cell: "LUT__9883" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n667"
	terminal	{ cell: "LUT__9893" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n666"
	terminal	{ cell: "LUT__9903" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n665"
	terminal	{ cell: "LUT__9911" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n664"
	terminal	{ cell: "LUT__9922" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n663"
	terminal	{ cell: "LUT__9932" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n159"
	terminal	{ cell: "LUT__9937" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/select_51/Select_0/n8"
	terminal	{ cell: "LUT__9938" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n440"
	terminal	{ cell: "LUT__9946" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/select_51/Select_1/n8"
	terminal	{ cell: "LUT__9947" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n439"
	terminal	{ cell: "LUT__9952" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n438"
	terminal	{ cell: "LUT__9957" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n437"
	terminal	{ cell: "LUT__9962" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n436"
	terminal	{ cell: "LUT__9967" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n435"
	terminal	{ cell: "LUT__9972" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n434"
	terminal	{ cell: "LUT__9977" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n433"
	terminal	{ cell: "LUT__9982" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n432"
	terminal	{ cell: "LUT__9987" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n431"
	terminal	{ cell: "LUT__9992" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n430"
	terminal	{ cell: "LUT__9997" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n429"
	terminal	{ cell: "LUT__10002" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n428"
	terminal	{ cell: "LUT__10007" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n427"
	terminal	{ cell: "LUT__10012" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n426"
	terminal	{ cell: "LUT__10017" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n425"
	terminal	{ cell: "LUT__10022" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n424"
	terminal	{ cell: "LUT__10027" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n423"
	terminal	{ cell: "LUT__10032" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n422"
	terminal	{ cell: "LUT__10037" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n421"
	terminal	{ cell: "LUT__10042" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n420"
	terminal	{ cell: "LUT__10047" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n419"
	terminal	{ cell: "LUT__10052" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n418"
	terminal	{ cell: "LUT__10057" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n417"
	terminal	{ cell: "LUT__10062" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n416"
	terminal	{ cell: "LUT__10067" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n415"
	terminal	{ cell: "LUT__10072" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n414"
	terminal	{ cell: "LUT__10077" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n413"
	terminal	{ cell: "LUT__10082" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n412"
	terminal	{ cell: "LUT__10087" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n411"
	terminal	{ cell: "LUT__10092" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n410"
	terminal	{ cell: "LUT__10097" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n409"
	terminal	{ cell: "LUT__10102" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n408"
	terminal	{ cell: "LUT__10107" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n407"
	terminal	{ cell: "LUT__10112" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n406"
	terminal	{ cell: "LUT__10117" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n405"
	terminal	{ cell: "LUT__10122" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n404"
	terminal	{ cell: "LUT__10127" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n403"
	terminal	{ cell: "LUT__10132" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n402"
	terminal	{ cell: "LUT__10137" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n401"
	terminal	{ cell: "LUT__10142" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n400"
	terminal	{ cell: "LUT__10147" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n399"
	terminal	{ cell: "LUT__10152" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n398"
	terminal	{ cell: "LUT__10157" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n397"
	terminal	{ cell: "LUT__10162" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n396"
	terminal	{ cell: "LUT__10167" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n395"
	terminal	{ cell: "LUT__10172" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n394"
	terminal	{ cell: "LUT__10177" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n393"
	terminal	{ cell: "LUT__10182" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n157"
	terminal	{ cell: "LUT__10188" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n760"
	terminal	{ cell: "LUT__10207" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n765"
	terminal	{ cell: "LUT__10208" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n764"
	terminal	{ cell: "LUT__10210" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n763"
	terminal	{ cell: "LUT__10211" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n759"
	terminal	{ cell: "LUT__10222" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n758"
	terminal	{ cell: "LUT__10233" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n757"
	terminal	{ cell: "LUT__10245" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n756"
	terminal	{ cell: "LUT__10257" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n755"
	terminal	{ cell: "LUT__10268" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n754"
	terminal	{ cell: "LUT__10279" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n753"
	terminal	{ cell: "LUT__10293" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n752"
	terminal	{ cell: "LUT__10305" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n751"
	terminal	{ cell: "LUT__10321" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n750"
	terminal	{ cell: "LUT__10332" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n749"
	terminal	{ cell: "LUT__10346" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n748"
	terminal	{ cell: "LUT__10357" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n747"
	terminal	{ cell: "LUT__10373" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n746"
	terminal	{ cell: "LUT__10385" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n745"
	terminal	{ cell: "LUT__10397" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n744"
	terminal	{ cell: "LUT__10408" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n743"
	terminal	{ cell: "LUT__10419" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n742"
	terminal	{ cell: "LUT__10430" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n741"
	terminal	{ cell: "LUT__10440" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n740"
	terminal	{ cell: "LUT__10451" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n739"
	terminal	{ cell: "LUT__10461" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n738"
	terminal	{ cell: "LUT__10474" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n737"
	terminal	{ cell: "LUT__10485" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n736"
	terminal	{ cell: "LUT__10497" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n735"
	terminal	{ cell: "LUT__10507" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n734"
	terminal	{ cell: "LUT__10519" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n733"
	terminal	{ cell: "LUT__10530" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n732"
	terminal	{ cell: "LUT__10540" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n731"
	terminal	{ cell: "LUT__10550" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n730"
	terminal	{ cell: "LUT__10561" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n729"
	terminal	{ cell: "LUT__10571" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n728"
	terminal	{ cell: "LUT__10582" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n727"
	terminal	{ cell: "LUT__10593" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n726"
	terminal	{ cell: "LUT__10604" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n725"
	terminal	{ cell: "LUT__10615" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n724"
	terminal	{ cell: "LUT__10626" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n723"
	terminal	{ cell: "LUT__10637" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n722"
	terminal	{ cell: "LUT__10647" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n721"
	terminal	{ cell: "LUT__10658" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n720"
	terminal	{ cell: "LUT__10669" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n719"
	terminal	{ cell: "LUT__10679" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n718"
	terminal	{ cell: "LUT__10690" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n717"
	terminal	{ cell: "LUT__10700" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n716"
	terminal	{ cell: "LUT__10711" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n715"
	terminal	{ cell: "LUT__10721" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n714"
	terminal	{ cell: "LUT__10731" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n713"
	terminal	{ cell: "LUT__10742" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n712"
	terminal	{ cell: "LUT__10753" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n711"
	terminal	{ cell: "LUT__10763" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n710"
	terminal	{ cell: "LUT__10773" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n709"
	terminal	{ cell: "LUT__10783" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n708"
	terminal	{ cell: "LUT__10794" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n707"
	terminal	{ cell: "LUT__10805" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n706"
	terminal	{ cell: "LUT__10816" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n705"
	terminal	{ cell: "LUT__10826" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n133"
	terminal	{ cell: "LUT__10828" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/valid_depack_64bit"
	terminal	{ cell: "LUT__10830" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "CE" }
	terminal	{ cell: "LUT__10937" port: "in[2]" }
	terminal	{ cell: "LUT__11029" port: "in[3]" }
	terminal	{ cell: "LUT__11035" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n134"
	terminal	{ cell: "LUT__10832" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n135"
	terminal	{ cell: "LUT__10834" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n141"
	terminal	{ cell: "LUT__10835" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n136"
	terminal	{ cell: "LUT__10837" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n137"
	terminal	{ cell: "LUT__10838" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n138"
	terminal	{ cell: "LUT__10839" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n139"
	terminal	{ cell: "LUT__10840" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n140"
	terminal	{ cell: "LUT__10841" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n132"
	terminal	{ cell: "LUT__10843" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n131"
	terminal	{ cell: "LUT__10845" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n130"
	terminal	{ cell: "LUT__10847" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n129"
	terminal	{ cell: "LUT__10849" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n128"
	terminal	{ cell: "LUT__10851" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n127"
	terminal	{ cell: "LUT__10853" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n126"
	terminal	{ cell: "LUT__10855" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n125"
	terminal	{ cell: "LUT__10857" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n124"
	terminal	{ cell: "LUT__10859" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n123"
	terminal	{ cell: "LUT__10861" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n122"
	terminal	{ cell: "LUT__10863" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n121"
	terminal	{ cell: "LUT__10865" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n120"
	terminal	{ cell: "LUT__10867" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n119"
	terminal	{ cell: "LUT__10869" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n118"
	terminal	{ cell: "LUT__10871" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n117"
	terminal	{ cell: "LUT__10873" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n116"
	terminal	{ cell: "LUT__10875" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n115"
	terminal	{ cell: "LUT__10877" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n114"
	terminal	{ cell: "LUT__10879" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n113"
	terminal	{ cell: "LUT__10881" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n112"
	terminal	{ cell: "LUT__10883" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n111"
	terminal	{ cell: "LUT__10885" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n110"
	terminal	{ cell: "LUT__10887" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n109"
	terminal	{ cell: "LUT__10889" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n108"
	terminal	{ cell: "LUT__10891" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n107"
	terminal	{ cell: "LUT__10893" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n106"
	terminal	{ cell: "LUT__10895" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n105"
	terminal	{ cell: "LUT__10897" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n104"
	terminal	{ cell: "LUT__10899" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n103"
	terminal	{ cell: "LUT__10901" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n102"
	terminal	{ cell: "LUT__10903" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n101"
	terminal	{ cell: "LUT__10905" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n100"
	terminal	{ cell: "LUT__10907" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n99"
	terminal	{ cell: "LUT__10909" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n98"
	terminal	{ cell: "LUT__10911" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n97"
	terminal	{ cell: "LUT__10913" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n96"
	terminal	{ cell: "LUT__10915" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n95"
	terminal	{ cell: "LUT__10917" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n94"
	terminal	{ cell: "LUT__10919" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n93"
	terminal	{ cell: "LUT__10920" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n92"
	terminal	{ cell: "LUT__10921" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n91"
	terminal	{ cell: "LUT__10922" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n90"
	terminal	{ cell: "LUT__10923" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n89"
	terminal	{ cell: "LUT__10924" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n88"
	terminal	{ cell: "LUT__10925" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n87"
	terminal	{ cell: "LUT__10926" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n86"
	terminal	{ cell: "LUT__10927" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n85"
	terminal	{ cell: "LUT__10928" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n84"
	terminal	{ cell: "LUT__10929" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n83"
	terminal	{ cell: "LUT__10930" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n82"
	terminal	{ cell: "LUT__10931" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n81"
	terminal	{ cell: "LUT__10932" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n80"
	terminal	{ cell: "LUT__10933" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n79"
	terminal	{ cell: "LUT__10934" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n78"
	terminal	{ cell: "LUT__10935" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n33"
	terminal	{ cell: "LUT__10952" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/rd_en_int"
	terminal	{ cell: "LUT__10942" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RE" }
	terminal	{ cell: "LUT__10953" port: "in[0]" }
 }
net {
	name: "ceg_net364"
	terminal	{ cell: "LUT__10953" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[0]"
	terminal	{ cell: "LUT__10960" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[0]"
	terminal	{ cell: "LUT__10967" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[0]"
	terminal	{ cell: "LUT__10970" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[0]"
	terminal	{ cell: "LUT__10971" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/wr_en_int"
	terminal	{ cell: "LUT__10951" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WE[0]" }
 }
net {
	name: "n3133"
	terminal	{ cell: "LUT__10969" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I1" }
	terminal	{ cell: "LUT__10970" port: "in[1]" }
 }
net {
	name: "wMipiRxPixelData[0]"
	terminal	{ cell: "LUT__10978" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n17"
	terminal	{ cell: "LUT__10980" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[1]"
	terminal	{ cell: "LUT__10981" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[2]"
	terminal	{ cell: "LUT__10982" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[3]"
	terminal	{ cell: "LUT__10959" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "D" }
	terminal	{ cell: "LUT__10960" port: "in[0]" }
	terminal	{ cell: "LUT__10981" port: "in[0]" }
	terminal	{ cell: "LUT__10982" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[4]"
	terminal	{ cell: "LUT__10983" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[5]"
	terminal	{ cell: "LUT__10958" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "D" }
	terminal	{ cell: "LUT__10959" port: "in[0]" }
	terminal	{ cell: "LUT__10983" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[6]"
	terminal	{ cell: "LUT__10984" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[7]"
	terminal	{ cell: "LUT__10957" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "D" }
	terminal	{ cell: "LUT__10958" port: "in[0]" }
	terminal	{ cell: "LUT__10984" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[8]"
	terminal	{ cell: "LUT__10956" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "D" }
	terminal	{ cell: "LUT__10957" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[9]"
	terminal	{ cell: "LUT__10955" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "D" }
	terminal	{ cell: "LUT__10956" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[10]"
	terminal	{ cell: "LUT__10954" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "D" }
	terminal	{ cell: "LUT__10955" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "D" }
	terminal	{ cell: "LUT__10954" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[1]"
	terminal	{ cell: "LUT__10985" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[2]"
	terminal	{ cell: "LUT__10986" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[3]"
	terminal	{ cell: "LUT__10966" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "D" }
	terminal	{ cell: "LUT__10967" port: "in[0]" }
	terminal	{ cell: "LUT__10985" port: "in[0]" }
	terminal	{ cell: "LUT__10986" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[4]"
	terminal	{ cell: "LUT__10987" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[5]"
	terminal	{ cell: "LUT__10965" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "D" }
	terminal	{ cell: "LUT__10966" port: "in[0]" }
	terminal	{ cell: "LUT__10987" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[6]"
	terminal	{ cell: "LUT__10988" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[7]"
	terminal	{ cell: "LUT__10964" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "D" }
	terminal	{ cell: "LUT__10965" port: "in[0]" }
	terminal	{ cell: "LUT__10988" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[8]"
	terminal	{ cell: "LUT__10963" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "D" }
	terminal	{ cell: "LUT__10964" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[9]"
	terminal	{ cell: "LUT__10962" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "D" }
	terminal	{ cell: "LUT__10963" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[10]"
	terminal	{ cell: "LUT__10961" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "D" }
	terminal	{ cell: "LUT__10962" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "D" }
	terminal	{ cell: "LUT__10961" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[1]"
	terminal	{ cell: "LUT__10990" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[2]"
	terminal	{ cell: "LUT__10992" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[3]"
	terminal	{ cell: "LUT__10994" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[4]"
	terminal	{ cell: "LUT__10996" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[5]"
	terminal	{ cell: "LUT__10998" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[6]"
	terminal	{ cell: "LUT__11000" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[7]"
	terminal	{ cell: "LUT__11002" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[8]"
	terminal	{ cell: "LUT__11004" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[9]"
	terminal	{ cell: "LUT__11006" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[10]"
	terminal	{ cell: "LUT__11008" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[1]"
	terminal	{ cell: "LUT__11009" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[2]"
	terminal	{ cell: "LUT__11010" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[3]"
	terminal	{ cell: "LUT__11011" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[4]"
	terminal	{ cell: "LUT__11012" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[5]"
	terminal	{ cell: "LUT__11013" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[6]"
	terminal	{ cell: "LUT__11014" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[7]"
	terminal	{ cell: "LUT__11015" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[8]"
	terminal	{ cell: "LUT__11016" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[9]"
	terminal	{ cell: "LUT__11017" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[10]"
	terminal	{ cell: "LUT__11018" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVrange"
	terminal	{ cell: "LUT__11024" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n692"
	terminal	{ cell: "LUT__11031" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "D" }
 }
net {
	name: "ceg_net489"
	terminal	{ cell: "LUT__11036" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF_frt_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF_frt_0" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n691"
	terminal	{ cell: "LUT__11040" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "D" }
	terminal	{ cell: "LUT__11973" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n690"
	terminal	{ cell: "LUT__11044" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "D" }
	terminal	{ cell: "LUT__11973" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n689"
	terminal	{ cell: "LUT__11048" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "D" }
	terminal	{ cell: "LUT__9478" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n688"
	terminal	{ cell: "LUT__11052" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "D" }
	terminal	{ cell: "LUT__9478" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n687"
	terminal	{ cell: "LUT__11056" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "D" }
	terminal	{ cell: "LUT__9478" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n686"
	terminal	{ cell: "LUT__11060" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "D" }
	terminal	{ cell: "LUT__9479" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n685"
	terminal	{ cell: "LUT__11064" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "D" }
	terminal	{ cell: "LUT__9479" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n684"
	terminal	{ cell: "LUT__11068" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "D" }
	terminal	{ cell: "LUT__9479" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n683"
	terminal	{ cell: "LUT__11072" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n682"
	terminal	{ cell: "LUT__11076" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n681"
	terminal	{ cell: "LUT__11080" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n680"
	terminal	{ cell: "LUT__11084" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n679"
	terminal	{ cell: "LUT__11088" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n678"
	terminal	{ cell: "LUT__11092" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n677"
	terminal	{ cell: "LUT__11096" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/LessThan_10/n28"
	terminal	{ cell: "LUT__11099" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[10]" }
	terminal	{ cell: "LUT__11100" port: "in[0]" }
	terminal	{ cell: "LUT__11111" port: "in[1]" }
	terminal	{ cell: "LUT__11113" port: "in[2]" }
	terminal	{ cell: "LUT__11137" port: "in[2]" }
	terminal	{ cell: "LUT__11157" port: "in[1]" }
	terminal	{ cell: "LUT__11166" port: "in[1]" }
	terminal	{ cell: "LUT__11173" port: "in[0]" }
	terminal	{ cell: "LUT__11174" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRE"
	terminal	{ cell: "LUT__11139" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[12]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[13]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__11162" port: "out" }
	terminal	{ cell: "MCsiRxController/wDualFifoFull[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qEmp"
	terminal	{ cell: "LUT__11163" port: "out" }
	terminal	{ cell: "MCsiRxController/wDualFifoEmp[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRVd"
	terminal	{ cell: "LUT__11172" port: "out" }
	terminal	{ cell: "MCsiRxController/wDualFifoRvd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/qDualFifoWe"
	terminal	{ cell: "LUT__10979" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[13]~FF" port: "CE" }
	terminal	{ cell: "LUT__10980" port: "in[0]" }
	terminal	{ cell: "LUT__11186" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[11]" }
	terminal	{ cell: "LUT__11100" port: "in[1]" }
	terminal	{ cell: "LUT__11111" port: "in[2]" }
	terminal	{ cell: "LUT__11112" port: "in[0]" }
	terminal	{ cell: "LUT__11158" port: "in[1]" }
	terminal	{ cell: "LUT__11160" port: "in[1]" }
	terminal	{ cell: "LUT__11167" port: "in[1]" }
	terminal	{ cell: "LUT__11173" port: "in[1]" }
	terminal	{ cell: "LUT__11174" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[12]" }
	terminal	{ cell: "LUT__11100" port: "in[2]" }
	terminal	{ cell: "LUT__11110" port: "in[0]" }
	terminal	{ cell: "LUT__11141" port: "in[1]" }
	terminal	{ cell: "LUT__11160" port: "in[3]" }
	terminal	{ cell: "LUT__11170" port: "in[1]" }
	terminal	{ cell: "LUT__11174" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[8]" }
	terminal	{ cell: "LUT__11101" port: "in[1]" }
	terminal	{ cell: "LUT__11114" port: "in[1]" }
	terminal	{ cell: "LUT__11118" port: "in[3]" }
	terminal	{ cell: "LUT__11131" port: "in[0]" }
	terminal	{ cell: "LUT__11169" port: "in[1]" }
	terminal	{ cell: "LUT__11175" port: "in[1]" }
	terminal	{ cell: "LUT__11176" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[9]" }
	terminal	{ cell: "LUT__11101" port: "in[2]" }
	terminal	{ cell: "LUT__11114" port: "in[2]" }
	terminal	{ cell: "LUT__11117" port: "in[0]" }
	terminal	{ cell: "LUT__11143" port: "in[0]" }
	terminal	{ cell: "LUT__11171" port: "in[1]" }
	terminal	{ cell: "LUT__11176" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[0]" }
	terminal	{ cell: "LUT__11101" port: "in[3]" }
	terminal	{ cell: "LUT__11116" port: "in[3]" }
	terminal	{ cell: "LUT__11128" port: "in[0]" }
	terminal	{ cell: "LUT__11165" port: "in[1]" }
	terminal	{ cell: "LUT__11177" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[1]" }
	terminal	{ cell: "LUT__11104" port: "in[3]" }
	terminal	{ cell: "LUT__11108" port: "in[1]" }
	terminal	{ cell: "LUT__11115" port: "in[0]" }
	terminal	{ cell: "LUT__11148" port: "in[0]" }
	terminal	{ cell: "LUT__11164" port: "in[1]" }
	terminal	{ cell: "LUT__11178" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[2]" }
	terminal	{ cell: "LUT__11102" port: "in[0]" }
	terminal	{ cell: "LUT__11109" port: "in[3]" }
	terminal	{ cell: "LUT__11130" port: "in[0]" }
	terminal	{ cell: "LUT__11170" port: "in[3]" }
	terminal	{ cell: "LUT__11179" port: "in[1]" }
	terminal	{ cell: "LUT__11180" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[3]" }
	terminal	{ cell: "LUT__11102" port: "in[1]" }
	terminal	{ cell: "LUT__11107" port: "in[0]" }
	terminal	{ cell: "LUT__11165" port: "in[3]" }
	terminal	{ cell: "LUT__11180" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[4]" }
	terminal	{ cell: "LUT__11103" port: "in[0]" }
	terminal	{ cell: "LUT__11123" port: "in[0]" }
	terminal	{ cell: "LUT__11135" port: "in[1]" }
	terminal	{ cell: "LUT__11147" port: "in[0]" }
	terminal	{ cell: "LUT__11171" port: "in[3]" }
	terminal	{ cell: "LUT__11181" port: "in[1]" }
	terminal	{ cell: "LUT__11182" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[5]" }
	terminal	{ cell: "LUT__11103" port: "in[1]" }
	terminal	{ cell: "LUT__11122" port: "in[0]" }
	terminal	{ cell: "LUT__11166" port: "in[3]" }
	terminal	{ cell: "LUT__11182" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[6]" }
	terminal	{ cell: "LUT__11106" port: "in[3]" }
	terminal	{ cell: "LUT__11124" port: "in[1]" }
	terminal	{ cell: "LUT__11134" port: "in[0]" }
	terminal	{ cell: "LUT__11169" port: "in[3]" }
	terminal	{ cell: "LUT__11183" port: "in[1]" }
	terminal	{ cell: "LUT__11184" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RADDR[7]" }
	terminal	{ cell: "LUT__11105" port: "in[0]" }
	terminal	{ cell: "LUT__11124" port: "in[2]" }
	terminal	{ cell: "LUT__11152" port: "in[0]" }
	terminal	{ cell: "LUT__11164" port: "in[3]" }
	terminal	{ cell: "LUT__11184" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[13]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RE" }
	terminal	{ cell: "LUT__11125" port: "in[0]" }
	terminal	{ cell: "LUT__11167" port: "in[3]" }
	terminal	{ cell: "LUT__11185" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n422"
	terminal	{ cell: "LUT__11173" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n427"
	terminal	{ cell: "LUT__11174" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n432"
	terminal	{ cell: "LUT__11175" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n437"
	terminal	{ cell: "LUT__11176" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n442"
	terminal	{ cell: "LUT__11177" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n447"
	terminal	{ cell: "LUT__11178" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n452"
	terminal	{ cell: "LUT__11179" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n457"
	terminal	{ cell: "LUT__11180" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n462"
	terminal	{ cell: "LUT__11181" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n467"
	terminal	{ cell: "LUT__11182" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n472"
	terminal	{ cell: "LUT__11183" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n477"
	terminal	{ cell: "LUT__11184" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n482"
	terminal	{ cell: "LUT__11185" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[13]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n16"
	terminal	{ cell: "LUT__11186" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
 }
net {
	name: "wMipiRxPixelData[1]"
	terminal	{ cell: "LUT__11189" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n352"
	terminal	{ cell: "LUT__11190" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n357"
	terminal	{ cell: "LUT__11191" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n362"
	terminal	{ cell: "LUT__11192" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n367"
	terminal	{ cell: "LUT__11194" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n372"
	terminal	{ cell: "LUT__11196" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n377"
	terminal	{ cell: "LUT__11197" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n382"
	terminal	{ cell: "LUT__11199" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n387"
	terminal	{ cell: "LUT__11201" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n392"
	terminal	{ cell: "LUT__11202" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n397"
	terminal	{ cell: "LUT__11203" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n402"
	terminal	{ cell: "LUT__11205" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n407"
	terminal	{ cell: "LUT__11206" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n412"
	terminal	{ cell: "LUT__11207" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[13]~FF" port: "D" }
 }
net {
	name: "wMipiRxPixelData[2]"
	terminal	{ cell: "LUT__11210" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[3]"
	terminal	{ cell: "LUT__11213" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[4]"
	terminal	{ cell: "LUT__11216" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[5]"
	terminal	{ cell: "LUT__11219" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[6]"
	terminal	{ cell: "LUT__11222" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[7]"
	terminal	{ cell: "LUT__11225" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[8]"
	terminal	{ cell: "LUT__11228" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[9]"
	terminal	{ cell: "LUT__11231" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[10]"
	terminal	{ cell: "LUT__11234" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[11]"
	terminal	{ cell: "LUT__11237" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[12]"
	terminal	{ cell: "LUT__11240" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[13]"
	terminal	{ cell: "LUT__11243" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[14]"
	terminal	{ cell: "LUT__11246" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[15]"
	terminal	{ cell: "LUT__11249" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[16]"
	terminal	{ cell: "LUT__11252" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[17]"
	terminal	{ cell: "LUT__11255" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[18]"
	terminal	{ cell: "LUT__11258" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[19]"
	terminal	{ cell: "LUT__11261" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[20]"
	terminal	{ cell: "LUT__11264" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[21]"
	terminal	{ cell: "LUT__11267" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[22]"
	terminal	{ cell: "LUT__11270" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[23]"
	terminal	{ cell: "LUT__11273" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[24]"
	terminal	{ cell: "LUT__11276" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[25]"
	terminal	{ cell: "LUT__11279" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[26]"
	terminal	{ cell: "LUT__11282" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[27]"
	terminal	{ cell: "LUT__11285" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[28]"
	terminal	{ cell: "LUT__11288" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[29]"
	terminal	{ cell: "LUT__11291" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[30]"
	terminal	{ cell: "LUT__11294" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[31]"
	terminal	{ cell: "LUT__11297" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[32]"
	terminal	{ cell: "LUT__11300" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[33]"
	terminal	{ cell: "LUT__11303" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[34]"
	terminal	{ cell: "LUT__11306" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[35]"
	terminal	{ cell: "LUT__11309" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[36]"
	terminal	{ cell: "LUT__11312" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[37]"
	terminal	{ cell: "LUT__11315" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[38]"
	terminal	{ cell: "LUT__11318" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[39]"
	terminal	{ cell: "LUT__11321" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[40]"
	terminal	{ cell: "LUT__11324" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[41]"
	terminal	{ cell: "LUT__11327" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[42]"
	terminal	{ cell: "LUT__11330" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[43]"
	terminal	{ cell: "LUT__11333" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[44]"
	terminal	{ cell: "LUT__11336" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[45]"
	terminal	{ cell: "LUT__11339" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[46]"
	terminal	{ cell: "LUT__11342" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[47]"
	terminal	{ cell: "LUT__11345" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[48]"
	terminal	{ cell: "LUT__11347" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[49]"
	terminal	{ cell: "LUT__11349" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[50]"
	terminal	{ cell: "LUT__11351" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[51]"
	terminal	{ cell: "LUT__11353" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[52]"
	terminal	{ cell: "LUT__11355" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[53]"
	terminal	{ cell: "LUT__11357" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[54]"
	terminal	{ cell: "LUT__11359" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[55]"
	terminal	{ cell: "LUT__11361" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[56]"
	terminal	{ cell: "LUT__11362" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[57]"
	terminal	{ cell: "LUT__11363" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[58]"
	terminal	{ cell: "LUT__11364" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[59]"
	terminal	{ cell: "LUT__11365" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[60]"
	terminal	{ cell: "LUT__11366" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[61]"
	terminal	{ cell: "LUT__11367" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[62]"
	terminal	{ cell: "LUT__11368" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[63]"
	terminal	{ cell: "LUT__11369" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/equal_15/n3"
	terminal	{ cell: "LUT__11370" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n374"
	terminal	{ cell: "LUT__11371" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n192"
	terminal	{ cell: "LUT__11373" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "D" }
 }
net {
	name: "ceg_net737"
	terminal	{ cell: "LUT__11374" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n124"
	terminal	{ cell: "LUT__11375" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/reduce_nor_46/n1"
	terminal	{ cell: "LUT__11376" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n369"
	terminal	{ cell: "LUT__11377" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n191"
	terminal	{ cell: "LUT__11379" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n190"
	terminal	{ cell: "LUT__11381" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n189"
	terminal	{ cell: "LUT__11383" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n188"
	terminal	{ cell: "LUT__11385" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n187"
	terminal	{ cell: "LUT__11387" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n186"
	terminal	{ cell: "LUT__11389" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n185"
	terminal	{ cell: "LUT__11391" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n184"
	terminal	{ cell: "LUT__11393" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n183"
	terminal	{ cell: "LUT__11395" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n182"
	terminal	{ cell: "LUT__11397" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n181"
	terminal	{ cell: "LUT__11399" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n180"
	terminal	{ cell: "LUT__11401" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n179"
	terminal	{ cell: "LUT__11403" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n178"
	terminal	{ cell: "LUT__11405" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n177"
	terminal	{ cell: "LUT__11407" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n176"
	terminal	{ cell: "LUT__11409" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n175"
	terminal	{ cell: "LUT__11411" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n174"
	terminal	{ cell: "LUT__11413" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n173"
	terminal	{ cell: "LUT__11415" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n172"
	terminal	{ cell: "LUT__11417" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n171"
	terminal	{ cell: "LUT__11419" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n170"
	terminal	{ cell: "LUT__11421" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n169"
	terminal	{ cell: "LUT__11423" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n168"
	terminal	{ cell: "LUT__11425" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n167"
	terminal	{ cell: "LUT__11427" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n166"
	terminal	{ cell: "LUT__11429" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n165"
	terminal	{ cell: "LUT__11431" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n164"
	terminal	{ cell: "LUT__11433" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n163"
	terminal	{ cell: "LUT__11435" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n162"
	terminal	{ cell: "LUT__11437" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n161"
	terminal	{ cell: "LUT__11439" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n160"
	terminal	{ cell: "LUT__11441" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n159"
	terminal	{ cell: "LUT__11443" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n158"
	terminal	{ cell: "LUT__11445" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n157"
	terminal	{ cell: "LUT__11447" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n156"
	terminal	{ cell: "LUT__11449" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n155"
	terminal	{ cell: "LUT__11451" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n154"
	terminal	{ cell: "LUT__11453" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n153"
	terminal	{ cell: "LUT__11455" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n152"
	terminal	{ cell: "LUT__11457" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n151"
	terminal	{ cell: "LUT__11459" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n150"
	terminal	{ cell: "LUT__11461" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n149"
	terminal	{ cell: "LUT__11463" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n148"
	terminal	{ cell: "LUT__11465" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n147"
	terminal	{ cell: "LUT__11467" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n146"
	terminal	{ cell: "LUT__11469" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n145"
	terminal	{ cell: "LUT__11471" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n144"
	terminal	{ cell: "LUT__11473" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n143"
	terminal	{ cell: "LUT__11475" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n142"
	terminal	{ cell: "LUT__11477" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n141"
	terminal	{ cell: "LUT__11479" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n140"
	terminal	{ cell: "LUT__11481" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n139"
	terminal	{ cell: "LUT__11483" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n138"
	terminal	{ cell: "LUT__11485" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n137"
	terminal	{ cell: "LUT__11487" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n136"
	terminal	{ cell: "LUT__11489" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n135"
	terminal	{ cell: "LUT__11491" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n134"
	terminal	{ cell: "LUT__11493" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n133"
	terminal	{ cell: "LUT__11495" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n132"
	terminal	{ cell: "LUT__11497" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n131"
	terminal	{ cell: "LUT__11499" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n130"
	terminal	{ cell: "LUT__11501" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n129"
	terminal	{ cell: "LUT__11503" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n12"
	terminal	{ cell: "LUT__11504" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/qRE"
	terminal	{ cell: "LUT__11514" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[9]~FF" port: "CE" }
 }
net {
	name: "n9072"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/qFullAllmost"
	terminal	{ cell: "LUT__11531" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/equal_73/n19"
	terminal	{ cell: "LUT__11513" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__11514" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/qRVD"
	terminal	{ cell: "LUT__11538" port: "out" }
	terminal	{ cell: "wVideoVd~FF" port: "D" }
 }
net {
	name: "n9071"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "CI" }
 }
net {
	name: "n9070"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "CI" }
 }
net {
	name: "n9069"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "CI" }
 }
net {
	name: "n9068"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "CI" }
 }
net {
	name: "n9067"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "CI" }
 }
net {
	name: "n9066"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "CI" }
 }
net {
	name: "n9065"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "CI" }
 }
net {
	name: "n9080"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "CI" }
 }
net {
	name: "n9079"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "CI" }
 }
net {
	name: "n9078"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "CI" }
 }
net {
	name: "n9077"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "CI" }
 }
net {
	name: "n9076"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "CI" }
 }
net {
	name: "n9075"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "CI" }
 }
net {
	name: "n9074"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "CI" }
 }
net {
	name: "n9073"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n489"
	terminal	{ cell: "LUT__11539" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n494"
	terminal	{ cell: "LUT__11540" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n499"
	terminal	{ cell: "LUT__11541" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n504"
	terminal	{ cell: "LUT__11543" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n509"
	terminal	{ cell: "LUT__11544" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n514"
	terminal	{ cell: "LUT__11545" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n519"
	terminal	{ cell: "LUT__11546" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n524"
	terminal	{ cell: "LUT__11547" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n529"
	terminal	{ cell: "LUT__11548" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/qVtgRstCntCke"
	terminal	{ cell: "LUT__11549" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/rVtgRstSel"
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "D" }
	terminal	{ cell: "LUT__11549" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/equal_19/n21"
	terminal	{ cell: "LUT__11553" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CE" }
 }
net {
	name: "~n2880"
	terminal	{ cell: "LUT__11554" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1763"
	terminal	{ cell: "LUT__11561" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n816"
	terminal	{ cell: "LUT__11562" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n833"
	terminal	{ cell: "LUT__11567" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "D" }
	terminal	{ cell: "LUT__11569" port: "in[0]" }
 }
net {
	name: "~ceg_net1336"
	terminal	{ cell: "LUT__11566" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__11576" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n268"
	terminal	{ cell: "LUT__11568" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1819"
	terminal	{ cell: "LUT__11569" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1107"
	terminal	{ cell: "LUT__11570" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__11571" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1224"
	terminal	{ cell: "LUT__11571" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n277"
	terminal	{ cell: "LUT__11572" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1238"
	terminal	{ cell: "LUT__11573" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__11575" port: "in[0]" }
	terminal	{ cell: "LUT__11577" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n242"
	terminal	{ cell: "LUT__11574" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2151"
	terminal	{ cell: "LUT__11576" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "D" }
	terminal	{ cell: "LUT__11766" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1243"
	terminal	{ cell: "LUT__11577" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n846"
	terminal	{ cell: "LUT__11583" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n852"
	terminal	{ cell: "LUT__11585" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1911"
	terminal	{ cell: "LUT__11588" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n847"
	terminal	{ cell: "LUT__11606" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "D" }
 }
net {
	name: "ceg_net2159"
	terminal	{ cell: "LUT__11612" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n848"
	terminal	{ cell: "LUT__11615" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "D" }
 }
net {
	name: "ceg_net1390"
	terminal	{ cell: "LUT__11616" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CE" }
	terminal	{ cell: "LUT__11647" port: "in[0]" }
	terminal	{ cell: "LUT__11722" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n870"
	terminal	{ cell: "LUT__11617" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2224"
	terminal	{ cell: "LUT__11621" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n879"
	terminal	{ cell: "LUT__11631" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2287"
	terminal	{ cell: "LUT__11634" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n829"
	terminal	{ cell: "LUT__11646" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2185"
	terminal	{ cell: "LUT__11647" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n899"
	terminal	{ cell: "LUT__11648" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n898"
	terminal	{ cell: "LUT__11651" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "D" }
 }
net {
	name: "ceg_net1440"
	terminal	{ cell: "LUT__11652" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "D" }
	terminal	{ cell: "LUT__11578" port: "in[0]" }
	terminal	{ cell: "LUT__11612" port: "in[2]" }
	terminal	{ cell: "LUT__11615" port: "in[2]" }
	terminal	{ cell: "LUT__11648" port: "in[3]" }
	terminal	{ cell: "LUT__11663" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n845"
	terminal	{ cell: "LUT__11653" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n844"
	terminal	{ cell: "LUT__11654" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n843"
	terminal	{ cell: "LUT__11656" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n842"
	terminal	{ cell: "LUT__11658" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n841"
	terminal	{ cell: "LUT__11659" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n840"
	terminal	{ cell: "LUT__11661" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n839"
	terminal	{ cell: "LUT__11663" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n851"
	terminal	{ cell: "LUT__11676" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n850"
	terminal	{ cell: "LUT__11677" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "D" }
	terminal	{ cell: "LUT__11582" port: "in[2]" }
	terminal	{ cell: "LUT__11584" port: "in[1]" }
	terminal	{ cell: "LUT__11588" port: "in[2]" }
	terminal	{ cell: "LUT__11602" port: "in[1]" }
	terminal	{ cell: "LUT__11605" port: "in[3]" }
	terminal	{ cell: "LUT__11606" port: "in[1]" }
	terminal	{ cell: "LUT__11608" port: "in[0]" }
	terminal	{ cell: "LUT__11609" port: "in[0]" }
	terminal	{ cell: "LUT__11613" port: "in[2]" }
	terminal	{ cell: "LUT__11615" port: "in[3]" }
	terminal	{ cell: "LUT__11617" port: "in[0]" }
	terminal	{ cell: "LUT__11619" port: "in[3]" }
	terminal	{ cell: "LUT__11620" port: "in[1]" }
	terminal	{ cell: "LUT__11622" port: "in[2]" }
	terminal	{ cell: "LUT__11623" port: "in[0]" }
	terminal	{ cell: "LUT__11629" port: "in[1]" }
	terminal	{ cell: "LUT__11634" port: "in[3]" }
	terminal	{ cell: "LUT__11646" port: "in[3]" }
	terminal	{ cell: "LUT__11651" port: "in[2]" }
	terminal	{ cell: "LUT__11678" port: "in[0]" }
	terminal	{ cell: "LUT__11679" port: "in[0]" }
	terminal	{ cell: "LUT__11680" port: "in[0]" }
	terminal	{ cell: "LUT__11681" port: "in[0]" }
	terminal	{ cell: "LUT__11682" port: "in[0]" }
	terminal	{ cell: "LUT__11683" port: "in[0]" }
	terminal	{ cell: "LUT__11684" port: "in[0]" }
	terminal	{ cell: "LUT__11721" port: "in[3]" }
	terminal	{ cell: "LUT__11722" port: "in[0]" }
	terminal	{ cell: "LUT__11726" port: "in[2]" }
	terminal	{ cell: "LUT__11728" port: "in[3]" }
	terminal	{ cell: "LUT__11731" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n869"
	terminal	{ cell: "LUT__11678" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n868"
	terminal	{ cell: "LUT__11679" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n867"
	terminal	{ cell: "LUT__11680" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n866"
	terminal	{ cell: "LUT__11681" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n865"
	terminal	{ cell: "LUT__11682" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n864"
	terminal	{ cell: "LUT__11683" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n863"
	terminal	{ cell: "LUT__11684" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n878"
	terminal	{ cell: "LUT__11690" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n877"
	terminal	{ cell: "LUT__11693" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n876"
	terminal	{ cell: "LUT__11695" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n875"
	terminal	{ cell: "LUT__11700" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n874"
	terminal	{ cell: "LUT__11705" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n873"
	terminal	{ cell: "LUT__11710" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n872"
	terminal	{ cell: "LUT__11712" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n828"
	terminal	{ cell: "LUT__11721" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "D" }
 }
net {
	name: "ceg_net2295"
	terminal	{ cell: "LUT__11722" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n827"
	terminal	{ cell: "LUT__11726" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "D" }
 }
net {
	name: "ceg_net2304"
	terminal	{ cell: "LUT__11728" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n826"
	terminal	{ cell: "LUT__11731" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "D" }
 }
net {
	name: "ceg_net2312"
	terminal	{ cell: "LUT__11732" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CE" }
 }
net {
	name: "n9064"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "CI" }
 }
net {
	name: "n9063"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "CO" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "CI" }
 }
net {
	name: "n9062"
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CI" }
 }
net {
	name: "n9061"
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n9060"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "CI" }
 }
net {
	name: "n9059"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "CI" }
 }
net {
	name: "n9058"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CI" }
 }
net {
	name: "n9057"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n251"
	terminal	{ cell: "LUT__11733" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n250"
	terminal	{ cell: "LUT__11735" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n249"
	terminal	{ cell: "LUT__11737" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n248"
	terminal	{ cell: "LUT__11739" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n247"
	terminal	{ cell: "LUT__11740" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n246"
	terminal	{ cell: "LUT__11742" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n245"
	terminal	{ cell: "LUT__11744" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n244"
	terminal	{ cell: "LUT__11745" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n700"
	terminal	{ cell: "LUT__11746" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n705"
	terminal	{ cell: "LUT__11747" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n710"
	terminal	{ cell: "LUT__11748" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n715"
	terminal	{ cell: "LUT__11750" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n720"
	terminal	{ cell: "LUT__11751" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n725"
	terminal	{ cell: "LUT__11753" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n730"
	terminal	{ cell: "LUT__11754" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n735"
	terminal	{ cell: "LUT__11756" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n740"
	terminal	{ cell: "LUT__11758" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n745"
	terminal	{ cell: "LUT__11759" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n750"
	terminal	{ cell: "LUT__11761" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n755"
	terminal	{ cell: "LUT__11762" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n760"
	terminal	{ cell: "LUT__11764" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n765"
	terminal	{ cell: "LUT__11765" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n770"
	terminal	{ cell: "LUT__11766" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n780"
	terminal	{ cell: "LUT__11767" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n785"
	terminal	{ cell: "LUT__11768" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n790"
	terminal	{ cell: "LUT__11769" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n795"
	terminal	{ cell: "LUT__11770" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n800"
	terminal	{ cell: "LUT__11771" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n805"
	terminal	{ cell: "LUT__11772" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n810"
	terminal	{ cell: "LUT__11773" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n276"
	terminal	{ cell: "LUT__11774" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n275"
	terminal	{ cell: "LUT__11775" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n274"
	terminal	{ cell: "LUT__11776" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n273"
	terminal	{ cell: "LUT__11777" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n272"
	terminal	{ cell: "LUT__11778" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n271"
	terminal	{ cell: "LUT__11779" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n270"
	terminal	{ cell: "LUT__11780" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "D" }
 }
net {
	name: "n5554"
	terminal	{ cell: "LUT__11782" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].MSPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__12001" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n131"
	terminal	{ cell: "LUT__11784" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/equal_12/n23"
	terminal	{ cell: "LUT__11788" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__11794" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n17"
	terminal	{ cell: "LUT__11789" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WE[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVde"
	terminal	{ cell: "LUT__11793" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n267"
	terminal	{ cell: "LUT__11794" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "SR" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHSync[3]"
	terminal	{ cell: "LUT__11795" port: "out" }
	terminal	{ cell: "oTestPort[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n130"
	terminal	{ cell: "LUT__11796" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n129"
	terminal	{ cell: "LUT__11797" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n126"
	terminal	{ cell: "LUT__11798" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n125"
	terminal	{ cell: "LUT__11799" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n121"
	terminal	{ cell: "LUT__11800" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qHrange"
	terminal	{ cell: "LUT__11803" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVSync[3]"
	terminal	{ cell: "LUT__11804" port: "out" }
	terminal	{ cell: "oTestPort[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/wVgaGenFDe"
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "D" }
	terminal	{ cell: "LUT__11837" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__11838" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[13]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__11918" port: "out" }
	terminal	{ cell: "wVideofull~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n629"
	terminal	{ cell: "LUT__11919" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n634"
	terminal	{ cell: "LUT__11920" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n639"
	terminal	{ cell: "LUT__11921" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n644"
	terminal	{ cell: "LUT__11922" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n649"
	terminal	{ cell: "LUT__11923" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n654"
	terminal	{ cell: "LUT__11924" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n659"
	terminal	{ cell: "LUT__11925" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n664"
	terminal	{ cell: "LUT__11926" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n669"
	terminal	{ cell: "LUT__11927" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n674"
	terminal	{ cell: "LUT__11928" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n679"
	terminal	{ cell: "LUT__11929" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n684"
	terminal	{ cell: "LUT__11930" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n689"
	terminal	{ cell: "LUT__11931" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n16"
	terminal	{ cell: "LUT__11932" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WE[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n559"
	terminal	{ cell: "LUT__11933" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n564"
	terminal	{ cell: "LUT__11935" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n569"
	terminal	{ cell: "LUT__11936" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n574"
	terminal	{ cell: "LUT__11937" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n579"
	terminal	{ cell: "LUT__11938" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n584"
	terminal	{ cell: "LUT__11939" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n589"
	terminal	{ cell: "LUT__11941" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n594"
	terminal	{ cell: "LUT__11943" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n599"
	terminal	{ cell: "LUT__11945" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n604"
	terminal	{ cell: "LUT__11947" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n609"
	terminal	{ cell: "LUT__11948" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n614"
	terminal	{ cell: "LUT__11951" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n619"
	terminal	{ cell: "LUT__11952" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[13]~FF" port: "D" }
 }
net {
	name: "n5748"
	terminal	{ cell: "LUT__11787" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__11788" port: "in[1]" }
 }
net {
	name: "n6199"
	terminal	{ cell: "LUT__11007" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "I1" }
	terminal	{ cell: "LUT__11008" port: "in[1]" }
 }
net {
	name: "n6202"
	terminal	{ cell: "LUT__11005" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "I1" }
	terminal	{ cell: "LUT__11006" port: "in[1]" }
	terminal	{ cell: "LUT__11008" port: "in[0]" }
 }
net {
	name: "n6205"
	terminal	{ cell: "LUT__11003" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "I1" }
	terminal	{ cell: "LUT__11004" port: "in[1]" }
	terminal	{ cell: "LUT__11006" port: "in[0]" }
 }
net {
	name: "n6260"
	terminal	{ cell: "LUT__11001" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "I1" }
	terminal	{ cell: "LUT__11002" port: "in[1]" }
	terminal	{ cell: "LUT__11004" port: "in[0]" }
 }
net {
	name: "n6263"
	terminal	{ cell: "LUT__10999" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "I1" }
	terminal	{ cell: "LUT__11000" port: "in[1]" }
	terminal	{ cell: "LUT__11002" port: "in[0]" }
 }
net {
	name: "n6266"
	terminal	{ cell: "LUT__10997" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "I1" }
	terminal	{ cell: "LUT__10998" port: "in[1]" }
	terminal	{ cell: "LUT__11000" port: "in[0]" }
 }
net {
	name: "n6269"
	terminal	{ cell: "LUT__10995" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "I1" }
	terminal	{ cell: "LUT__10996" port: "in[1]" }
	terminal	{ cell: "LUT__10998" port: "in[0]" }
 }
net {
	name: "n6272"
	terminal	{ cell: "LUT__10993" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "I1" }
	terminal	{ cell: "LUT__10994" port: "in[1]" }
	terminal	{ cell: "LUT__10996" port: "in[0]" }
 }
net {
	name: "n6275"
	terminal	{ cell: "LUT__10991" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "I1" }
	terminal	{ cell: "LUT__10992" port: "in[1]" }
	terminal	{ cell: "LUT__10994" port: "in[0]" }
 }
net {
	name: "n6278"
	terminal	{ cell: "LUT__10989" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "I1" }
	terminal	{ cell: "LUT__10990" port: "in[1]" }
	terminal	{ cell: "LUT__10992" port: "in[0]" }
 }
net {
	name: "n6281"
	terminal	{ cell: "LUT__10968" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "I1" }
	terminal	{ cell: "LUT__10970" port: "in[0]" }
	terminal	{ cell: "LUT__10990" port: "in[0]" }
 }
net {
	name: "n6390"
	terminal	{ cell: "LUT__9482" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I0" }
	terminal	{ cell: "LUT__9484" port: "in[0]" }
	terminal	{ cell: "LUT__11029" port: "in[0]" }
	terminal	{ cell: "LUT__11961" port: "in[0]" }
	terminal	{ cell: "LUT__11972" port: "in[2]" }
	terminal	{ cell: "LUT__11983" port: "in[0]" }
 }
net {
	name: "n6392"
	terminal	{ cell: "LUT__11954" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I0" }
	terminal	{ cell: "LUT__11962" port: "in[0]" }
 }
net {
	name: "n6394"
	terminal	{ cell: "LUT__11953" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I0" }
	terminal	{ cell: "LUT__11954" port: "in[0]" }
	terminal	{ cell: "LUT__11963" port: "in[0]" }
	terminal	{ cell: "LUT__11984" port: "in[0]" }
 }
net {
	name: "n6396"
	terminal	{ cell: "LUT__11957" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I0" }
	terminal	{ cell: "LUT__11979" port: "in[2]" }
 }
net {
	name: "n6398"
	terminal	{ cell: "LUT__11956" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I0" }
	terminal	{ cell: "LUT__11957" port: "in[0]" }
	terminal	{ cell: "LUT__11986" port: "in[0]" }
 }
net {
	name: "n6400"
	terminal	{ cell: "LUT__11955" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I0" }
	terminal	{ cell: "LUT__11956" port: "in[0]" }
	terminal	{ cell: "LUT__11988" port: "in[0]" }
 }
net {
	name: "n6402"
	terminal	{ cell: "LUT__9480" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I0" }
	terminal	{ cell: "LUT__9482" port: "in[0]" }
	terminal	{ cell: "LUT__11953" port: "in[0]" }
	terminal	{ cell: "LUT__11955" port: "in[0]" }
	terminal	{ cell: "LUT__11964" port: "in[0]" }
	terminal	{ cell: "LUT__11989" port: "in[0]" }
 }
net {
	name: "n6404"
	terminal	{ cell: "LUT__11959" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I0" }
	terminal	{ cell: "LUT__11968" port: "in[0]" }
 }
net {
	name: "n6406"
	terminal	{ cell: "LUT__11958" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I0" }
	terminal	{ cell: "LUT__11959" port: "in[0]" }
	terminal	{ cell: "LUT__11990" port: "in[0]" }
 }
net {
	name: "n6408"
	terminal	{ cell: "LUT__9478" port: "out" }
	terminal	{ cell: "LUT__11973" port: "in[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF_frt_0" port: "D" }
 }
net {
	name: "n6410"
	terminal	{ cell: "LUT__11960" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I0" }
	terminal	{ cell: "LUT__11971" port: "in[0]" }
	terminal	{ cell: "LUT__11993" port: "in[1]" }
 }
net {
	name: "n6465"
	terminal	{ cell: "LUT__11961" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I0" }
 }
net {
	name: "n6466"
	terminal	{ cell: "LUT__11962" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I0" }
 }
net {
	name: "n6467"
	terminal	{ cell: "LUT__11963" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I0" }
 }
net {
	name: "n6468"
	terminal	{ cell: "LUT__11967" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I0" }
 }
net {
	name: "n6469"
	terminal	{ cell: "LUT__11966" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I0" }
	terminal	{ cell: "LUT__11967" port: "in[0]" }
 }
net {
	name: "n6470"
	terminal	{ cell: "LUT__11965" port: "out" }
	terminal	{ cell: "LUT__11966" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I0" }
 }
net {
	name: "n6471"
	terminal	{ cell: "LUT__11964" port: "out" }
	terminal	{ cell: "LUT__11965" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I0" }
 }
net {
	name: "n6472"
	terminal	{ cell: "LUT__11968" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I0" }
 }
net {
	name: "n6473"
	terminal	{ cell: "LUT__11970" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I0" }
 }
net {
	name: "n6474"
	terminal	{ cell: "LUT__11969" port: "out" }
	terminal	{ cell: "LUT__11970" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I0" }
 }
net {
	name: "n6475"
	terminal	{ cell: "LUT__11971" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I0" }
 }
net {
	name: "n6476"
	terminal	{ cell: "LUT__10185" port: "out" }
	terminal	{ cell: "LUT__10187" port: "in[0]" }
	terminal	{ cell: "LUT__11025" port: "in[1]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I0" }
 }
net {
	name: "n6482"
	terminal	{ cell: "LUT__11972" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I0" }
 }
net {
	name: "n6483"
	terminal	{ cell: "LUT__11978" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I0" }
 }
net {
	name: "n6484"
	terminal	{ cell: "LUT__11977" port: "out" }
	terminal	{ cell: "LUT__11978" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I0" }
 }
net {
	name: "n6485"
	terminal	{ cell: "LUT__11979" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I0" }
 }
net {
	name: "n6486"
	terminal	{ cell: "LUT__11981" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I0" }
 }
net {
	name: "n6487"
	terminal	{ cell: "LUT__11980" port: "out" }
	terminal	{ cell: "LUT__11981" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I0" }
 }
net {
	name: "n6592"
	terminal	{ cell: "LUT__11976" port: "out" }
	terminal	{ cell: "LUT__11977" port: "in[0]" }
	terminal	{ cell: "LUT__11980" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I0" }
 }
net {
	name: "n6593"
	terminal	{ cell: "LUT__11975" port: "out" }
	terminal	{ cell: "LUT__11976" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I0" }
 }
net {
	name: "n6594"
	terminal	{ cell: "LUT__11974" port: "out" }
	terminal	{ cell: "LUT__11975" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I0" }
 }
net {
	name: "n6595"
	terminal	{ cell: "LUT__11973" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF_frt_2" port: "D" }
 }
net {
	name: "n6596"
	terminal	{ cell: "LUT__11982" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I0" }
 }
net {
	name: "n6597"
	terminal	{ cell: "LUT__9933" port: "out" }
	terminal	{ cell: "LUT__9934" port: "in[0]" }
	terminal	{ cell: "LUT__11982" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I0" }
 }
net {
	name: "n6599"
	terminal	{ cell: "LUT__11983" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I0" }
 }
net {
	name: "n6600"
	terminal	{ cell: "LUT__11985" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I0" }
 }
net {
	name: "n6601"
	terminal	{ cell: "LUT__11984" port: "out" }
	terminal	{ cell: "LUT__11985" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I0" }
 }
net {
	name: "n6602"
	terminal	{ cell: "LUT__11987" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I0" }
 }
net {
	name: "n6603"
	terminal	{ cell: "LUT__11986" port: "out" }
	terminal	{ cell: "LUT__11987" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I0" }
 }
net {
	name: "n6604"
	terminal	{ cell: "LUT__11988" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I0" }
 }
net {
	name: "n6605"
	terminal	{ cell: "LUT__11989" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I0" }
 }
net {
	name: "n6606"
	terminal	{ cell: "LUT__11991" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I0" }
 }
net {
	name: "n6607"
	terminal	{ cell: "LUT__11990" port: "out" }
	terminal	{ cell: "LUT__11991" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I0" }
 }
net {
	name: "n6608"
	terminal	{ cell: "LUT__11992" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I0" }
 }
net {
	name: "n6609"
	terminal	{ cell: "LUT__11993" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I0" }
 }
net {
	name: "n6610"
	terminal	{ cell: "LUT__9490" port: "out" }
	terminal	{ cell: "LUT__9494" port: "in[0]" }
	terminal	{ cell: "LUT__11026" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I0" }
 }
net {
	name: "n6612"
	terminal	{ cell: "LUT__9483" port: "out" }
	terminal	{ cell: "LUT__9484" port: "in[1]" }
	terminal	{ cell: "LUT__9489" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__11994" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[12]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[13]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[14]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[15]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[16]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[17]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[18]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[19]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[20]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[21]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[22]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[23]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[24]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[0].MSPulseGenerator/equal_12/n49"
	terminal	{ cell: "LUT__12001" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[11]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[12]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[13]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[14]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[15]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[16]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[17]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[18]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[19]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[20]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[21]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[22]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[23]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[24]~FF" port: "SR" }
 }
net {
	name: "n9117"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CO" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n9116"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CO" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n9115"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "CI" }
 }
net {
	name: "n9114"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "CI" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__12002" port: "out" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[12]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[2].MSPulseGenerator/equal_12/n25"
	terminal	{ cell: "LUT__12006" port: "out" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[11]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[12]~FF" port: "SR" }
 }
net {
	name: "n9113"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "CI" }
 }
net {
	name: "n9112"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "CI" }
 }
net {
	name: "n9111"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "CI" }
 }
net {
	name: "n9110"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "CI" }
 }
net {
	name: "n9109"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "CI" }
 }
net {
	name: "n9108"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "CI" }
 }
net {
	name: "n9107"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "CI" }
 }
net {
	name: "n9106"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "CI" }
 }
net {
	name: "n9105"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "CI" }
 }
net {
	name: "n9104"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "CI" }
 }
net {
	name: "n9103"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "CI" }
 }
net {
	name: "n9102"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "CI" }
 }
net {
	name: "n9101"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "CI" }
 }
net {
	name: "n9100"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "CI" }
 }
net {
	name: "n9099"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "CI" }
 }
net {
	name: "n9098"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "CI" }
 }
net {
	name: "n9097"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "CI" }
 }
net {
	name: "genblk1.genblk1[3].MSPulseGenerator/n50"
	terminal	{ cell: "LUT__12007" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[3].MSPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__12008" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[0]~FF" port: "CE" }
 }
net {
	name: "n9096"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "CI" }
 }
net {
	name: "n9095"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "CI" }
 }
net {
	name: "n9094"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "CI" }
 }
net {
	name: "n9093"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "CI" }
 }
net {
	name: "n9092"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "CI" }
 }
net {
	name: "n9091"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "CI" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__12009" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[12]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[4].MSPulseGenerator/equal_12/n25"
	terminal	{ cell: "LUT__12013" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[11]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[12]~FF" port: "SR" }
 }
net {
	name: "n9090"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "CI" }
 }
net {
	name: "n9089"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "CI" }
 }
net {
	name: "n9088"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "CI" }
 }
net {
	name: "n9087"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "CI" }
 }
net {
	name: "n9086"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "CI" }
 }
net {
	name: "n9085"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "CI" }
 }
net {
	name: "n9084"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "CI" }
 }
net {
	name: "n9083"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "CI" }
 }
net {
	name: "n9082"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "CI" }
 }
net {
	name: "n9081"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1_q_pinv"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1_rtinv" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF_frt_2_q"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF_frt_2" port: "Q" }
	terminal	{ cell: "LUT__11974" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1_q"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1_rtinv" port: "out" }
	terminal	{ cell: "LUT__9480" port: "in[1]" }
	terminal	{ cell: "LUT__9493" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF_frt_0_q"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF_frt_0" port: "Q" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I0" }
	terminal	{ cell: "LUT__9480" port: "in[0]" }
	terminal	{ cell: "LUT__11958" port: "in[0]" }
	terminal	{ cell: "LUT__11969" port: "in[0]" }
	terminal	{ cell: "LUT__11992" port: "in[1]" }
 }
net {
	name: "n6877"
	terminal	{ cell: "LUT__8937" port: "out" }
	terminal	{ cell: "LUT__8944" port: "in[1]" }
	terminal	{ cell: "LUT__10829" port: "in[2]" }
 }
net {
	name: "n6878"
	terminal	{ cell: "LUT__8938" port: "out" }
	terminal	{ cell: "LUT__8939" port: "in[2]" }
	terminal	{ cell: "LUT__9936" port: "in[0]" }
	terminal	{ cell: "LUT__10975" port: "in[1]" }
	terminal	{ cell: "LUT__11032" port: "in[0]" }
	terminal	{ cell: "LUT__11324" port: "in[2]" }
	terminal	{ cell: "LUT__11327" port: "in[2]" }
	terminal	{ cell: "LUT__11330" port: "in[2]" }
	terminal	{ cell: "LUT__11333" port: "in[2]" }
	terminal	{ cell: "LUT__11336" port: "in[2]" }
	terminal	{ cell: "LUT__11339" port: "in[2]" }
	terminal	{ cell: "LUT__11342" port: "in[2]" }
	terminal	{ cell: "LUT__11345" port: "in[2]" }
	terminal	{ cell: "LUT__11347" port: "in[3]" }
	terminal	{ cell: "LUT__11349" port: "in[3]" }
	terminal	{ cell: "LUT__11351" port: "in[3]" }
	terminal	{ cell: "LUT__11353" port: "in[3]" }
	terminal	{ cell: "LUT__11355" port: "in[3]" }
	terminal	{ cell: "LUT__11357" port: "in[3]" }
	terminal	{ cell: "LUT__11359" port: "in[3]" }
	terminal	{ cell: "LUT__11361" port: "in[3]" }
 }
net {
	name: "n6879"
	terminal	{ cell: "LUT__8939" port: "out" }
	terminal	{ cell: "LUT__8942" port: "in[0]" }
	terminal	{ cell: "LUT__10978" port: "in[2]" }
	terminal	{ cell: "LUT__11189" port: "in[2]" }
	terminal	{ cell: "LUT__11210" port: "in[2]" }
	terminal	{ cell: "LUT__11213" port: "in[2]" }
	terminal	{ cell: "LUT__11216" port: "in[2]" }
	terminal	{ cell: "LUT__11219" port: "in[2]" }
	terminal	{ cell: "LUT__11222" port: "in[2]" }
	terminal	{ cell: "LUT__11225" port: "in[2]" }
	terminal	{ cell: "LUT__11228" port: "in[2]" }
	terminal	{ cell: "LUT__11231" port: "in[2]" }
	terminal	{ cell: "LUT__11234" port: "in[2]" }
	terminal	{ cell: "LUT__11237" port: "in[2]" }
	terminal	{ cell: "LUT__11240" port: "in[2]" }
	terminal	{ cell: "LUT__11243" port: "in[2]" }
	terminal	{ cell: "LUT__11246" port: "in[2]" }
	terminal	{ cell: "LUT__11249" port: "in[2]" }
	terminal	{ cell: "LUT__11252" port: "in[2]" }
	terminal	{ cell: "LUT__11255" port: "in[2]" }
	terminal	{ cell: "LUT__11258" port: "in[2]" }
	terminal	{ cell: "LUT__11261" port: "in[2]" }
	terminal	{ cell: "LUT__11264" port: "in[2]" }
	terminal	{ cell: "LUT__11267" port: "in[2]" }
	terminal	{ cell: "LUT__11270" port: "in[2]" }
	terminal	{ cell: "LUT__11273" port: "in[2]" }
	terminal	{ cell: "LUT__11276" port: "in[2]" }
	terminal	{ cell: "LUT__11279" port: "in[2]" }
	terminal	{ cell: "LUT__11282" port: "in[2]" }
	terminal	{ cell: "LUT__11285" port: "in[2]" }
	terminal	{ cell: "LUT__11288" port: "in[2]" }
	terminal	{ cell: "LUT__11291" port: "in[2]" }
	terminal	{ cell: "LUT__11294" port: "in[2]" }
	terminal	{ cell: "LUT__11297" port: "in[2]" }
	terminal	{ cell: "LUT__11300" port: "in[2]" }
	terminal	{ cell: "LUT__11303" port: "in[2]" }
	terminal	{ cell: "LUT__11306" port: "in[2]" }
	terminal	{ cell: "LUT__11309" port: "in[2]" }
	terminal	{ cell: "LUT__11312" port: "in[2]" }
	terminal	{ cell: "LUT__11315" port: "in[2]" }
	terminal	{ cell: "LUT__11318" port: "in[2]" }
	terminal	{ cell: "LUT__11321" port: "in[2]" }
	terminal	{ cell: "LUT__11362" port: "in[1]" }
	terminal	{ cell: "LUT__11363" port: "in[1]" }
	terminal	{ cell: "LUT__11364" port: "in[1]" }
	terminal	{ cell: "LUT__11365" port: "in[1]" }
	terminal	{ cell: "LUT__11366" port: "in[1]" }
	terminal	{ cell: "LUT__11367" port: "in[1]" }
	terminal	{ cell: "LUT__11368" port: "in[1]" }
	terminal	{ cell: "LUT__11369" port: "in[1]" }
 }
net {
	name: "n6880"
	terminal	{ cell: "LUT__8940" port: "out" }
	terminal	{ cell: "LUT__8942" port: "in[1]" }
	terminal	{ cell: "LUT__10829" port: "in[1]" }
 }
net {
	name: "n6881"
	terminal	{ cell: "LUT__8941" port: "out" }
	terminal	{ cell: "LUT__8942" port: "in[2]" }
	terminal	{ cell: "LUT__9488" port: "in[0]" }
	terminal	{ cell: "LUT__10977" port: "in[0]" }
	terminal	{ cell: "LUT__11030" port: "in[1]" }
	terminal	{ cell: "LUT__11036" port: "in[1]" }
	terminal	{ cell: "LUT__11037" port: "in[2]" }
	terminal	{ cell: "LUT__11041" port: "in[2]" }
	terminal	{ cell: "LUT__11045" port: "in[2]" }
	terminal	{ cell: "LUT__11049" port: "in[2]" }
	terminal	{ cell: "LUT__11053" port: "in[2]" }
	terminal	{ cell: "LUT__11057" port: "in[2]" }
	terminal	{ cell: "LUT__11061" port: "in[2]" }
	terminal	{ cell: "LUT__11065" port: "in[2]" }
	terminal	{ cell: "LUT__11069" port: "in[2]" }
	terminal	{ cell: "LUT__11073" port: "in[2]" }
	terminal	{ cell: "LUT__11077" port: "in[2]" }
	terminal	{ cell: "LUT__11081" port: "in[2]" }
	terminal	{ cell: "LUT__11085" port: "in[2]" }
	terminal	{ cell: "LUT__11089" port: "in[2]" }
	terminal	{ cell: "LUT__11093" port: "in[2]" }
	terminal	{ cell: "LUT__11188" port: "in[0]" }
	terminal	{ cell: "LUT__11209" port: "in[0]" }
	terminal	{ cell: "LUT__11212" port: "in[0]" }
	terminal	{ cell: "LUT__11215" port: "in[0]" }
	terminal	{ cell: "LUT__11218" port: "in[0]" }
	terminal	{ cell: "LUT__11221" port: "in[0]" }
	terminal	{ cell: "LUT__11224" port: "in[0]" }
	terminal	{ cell: "LUT__11227" port: "in[0]" }
	terminal	{ cell: "LUT__11230" port: "in[0]" }
	terminal	{ cell: "LUT__11233" port: "in[0]" }
	terminal	{ cell: "LUT__11236" port: "in[0]" }
	terminal	{ cell: "LUT__11239" port: "in[0]" }
	terminal	{ cell: "LUT__11242" port: "in[0]" }
	terminal	{ cell: "LUT__11245" port: "in[0]" }
	terminal	{ cell: "LUT__11248" port: "in[0]" }
	terminal	{ cell: "LUT__11251" port: "in[0]" }
	terminal	{ cell: "LUT__11254" port: "in[0]" }
	terminal	{ cell: "LUT__11257" port: "in[0]" }
	terminal	{ cell: "LUT__11260" port: "in[0]" }
	terminal	{ cell: "LUT__11263" port: "in[0]" }
	terminal	{ cell: "LUT__11266" port: "in[0]" }
	terminal	{ cell: "LUT__11269" port: "in[0]" }
	terminal	{ cell: "LUT__11272" port: "in[0]" }
	terminal	{ cell: "LUT__11275" port: "in[0]" }
	terminal	{ cell: "LUT__11278" port: "in[0]" }
	terminal	{ cell: "LUT__11281" port: "in[0]" }
	terminal	{ cell: "LUT__11284" port: "in[0]" }
	terminal	{ cell: "LUT__11287" port: "in[0]" }
	terminal	{ cell: "LUT__11290" port: "in[0]" }
	terminal	{ cell: "LUT__11293" port: "in[0]" }
	terminal	{ cell: "LUT__11296" port: "in[0]" }
	terminal	{ cell: "LUT__11299" port: "in[0]" }
	terminal	{ cell: "LUT__11302" port: "in[0]" }
	terminal	{ cell: "LUT__11305" port: "in[0]" }
	terminal	{ cell: "LUT__11308" port: "in[0]" }
	terminal	{ cell: "LUT__11311" port: "in[0]" }
	terminal	{ cell: "LUT__11314" port: "in[0]" }
	terminal	{ cell: "LUT__11316" port: "in[0]" }
	terminal	{ cell: "LUT__11319" port: "in[0]" }
 }
net {
	name: "n6882"
	terminal	{ cell: "LUT__8942" port: "out" }
	terminal	{ cell: "LUT__8944" port: "in[0]" }
 }
net {
	name: "n6883"
	terminal	{ cell: "LUT__8943" port: "out" }
	terminal	{ cell: "LUT__8944" port: "in[2]" }
 }
net {
	name: "n6884"
	terminal	{ cell: "LUT__8946" port: "out" }
	terminal	{ cell: "LUT__8947" port: "in[0]" }
 }
net {
	name: "n6885"
	terminal	{ cell: "LUT__8947" port: "out" }
	terminal	{ cell: "LUT__8948" port: "in[3]" }
 }
net {
	name: "n6886"
	terminal	{ cell: "LUT__8948" port: "out" }
	terminal	{ cell: "LUT__8950" port: "in[2]" }
 }
net {
	name: "n6887"
	terminal	{ cell: "LUT__8949" port: "out" }
	terminal	{ cell: "LUT__8950" port: "in[3]" }
 }
net {
	name: "n6888"
	terminal	{ cell: "LUT__8951" port: "out" }
	terminal	{ cell: "LUT__8952" port: "in[2]" }
 }
net {
	name: "n6889"
	terminal	{ cell: "LUT__8952" port: "out" }
	terminal	{ cell: "LUT__8968" port: "in[0]" }
	terminal	{ cell: "LUT__8969" port: "in[1]" }
 }
net {
	name: "n6890"
	terminal	{ cell: "LUT__8953" port: "out" }
	terminal	{ cell: "LUT__8959" port: "in[0]" }
 }
net {
	name: "n6891"
	terminal	{ cell: "LUT__8954" port: "out" }
	terminal	{ cell: "LUT__8957" port: "in[0]" }
	terminal	{ cell: "LUT__9086" port: "in[1]" }
 }
net {
	name: "n6892"
	terminal	{ cell: "LUT__8955" port: "out" }
	terminal	{ cell: "LUT__8957" port: "in[1]" }
 }
net {
	name: "n6893"
	terminal	{ cell: "LUT__8956" port: "out" }
	terminal	{ cell: "LUT__8957" port: "in[2]" }
 }
net {
	name: "n6894"
	terminal	{ cell: "LUT__8957" port: "out" }
	terminal	{ cell: "LUT__8958" port: "in[2]" }
	terminal	{ cell: "LUT__8993" port: "in[2]" }
	terminal	{ cell: "LUT__9060" port: "in[0]" }
 }
net {
	name: "n6895"
	terminal	{ cell: "LUT__8958" port: "out" }
	terminal	{ cell: "LUT__8959" port: "in[1]" }
	terminal	{ cell: "LUT__8996" port: "in[0]" }
 }
net {
	name: "n6896"
	terminal	{ cell: "LUT__8959" port: "out" }
	terminal	{ cell: "LUT__8967" port: "in[1]" }
	terminal	{ cell: "LUT__9001" port: "in[0]" }
	terminal	{ cell: "LUT__9018" port: "in[0]" }
	terminal	{ cell: "LUT__10951" port: "in[0]" }
 }
net {
	name: "n6897"
	terminal	{ cell: "LUT__8960" port: "out" }
	terminal	{ cell: "LUT__8967" port: "in[2]" }
	terminal	{ cell: "LUT__8991" port: "in[1]" }
	terminal	{ cell: "LUT__9013" port: "in[1]" }
	terminal	{ cell: "LUT__9021" port: "in[1]" }
 }
net {
	name: "n6898"
	terminal	{ cell: "LUT__8962" port: "out" }
	terminal	{ cell: "LUT__8963" port: "in[2]" }
	terminal	{ cell: "LUT__8988" port: "in[1]" }
	terminal	{ cell: "LUT__8999" port: "in[3]" }
	terminal	{ cell: "LUT__9021" port: "in[2]" }
	terminal	{ cell: "LUT__9061" port: "in[0]" }
	terminal	{ cell: "LUT__9065" port: "in[1]" }
	terminal	{ cell: "LUT__9067" port: "in[1]" }
	terminal	{ cell: "LUT__9069" port: "in[1]" }
	terminal	{ cell: "LUT__9072" port: "in[1]" }
	terminal	{ cell: "LUT__9074" port: "in[1]" }
	terminal	{ cell: "LUT__9077" port: "in[1]" }
	terminal	{ cell: "LUT__9080" port: "in[1]" }
	terminal	{ cell: "LUT__9082" port: "in[1]" }
	terminal	{ cell: "LUT__9085" port: "in[1]" }
	terminal	{ cell: "LUT__9088" port: "in[1]" }
	terminal	{ cell: "LUT__9090" port: "in[1]" }
	terminal	{ cell: "LUT__9093" port: "in[1]" }
	terminal	{ cell: "LUT__9095" port: "in[1]" }
	terminal	{ cell: "LUT__9098" port: "in[0]" }
	terminal	{ cell: "LUT__9102" port: "in[0]" }
	terminal	{ cell: "LUT__9105" port: "in[2]" }
	terminal	{ cell: "LUT__9108" port: "in[2]" }
	terminal	{ cell: "LUT__9111" port: "in[2]" }
	terminal	{ cell: "LUT__9114" port: "in[2]" }
	terminal	{ cell: "LUT__9117" port: "in[2]" }
	terminal	{ cell: "LUT__9120" port: "in[2]" }
	terminal	{ cell: "LUT__9123" port: "in[2]" }
	terminal	{ cell: "LUT__9126" port: "in[2]" }
	terminal	{ cell: "LUT__9129" port: "in[2]" }
	terminal	{ cell: "LUT__9132" port: "in[2]" }
	terminal	{ cell: "LUT__9135" port: "in[2]" }
	terminal	{ cell: "LUT__9138" port: "in[2]" }
	terminal	{ cell: "LUT__9141" port: "in[2]" }
	terminal	{ cell: "LUT__9144" port: "in[2]" }
	terminal	{ cell: "LUT__9147" port: "in[2]" }
	terminal	{ cell: "LUT__9150" port: "in[2]" }
	terminal	{ cell: "LUT__9154" port: "in[2]" }
	terminal	{ cell: "LUT__9157" port: "in[2]" }
	terminal	{ cell: "LUT__9160" port: "in[2]" }
	terminal	{ cell: "LUT__9163" port: "in[2]" }
	terminal	{ cell: "LUT__9166" port: "in[2]" }
	terminal	{ cell: "LUT__9169" port: "in[2]" }
	terminal	{ cell: "LUT__9172" port: "in[2]" }
	terminal	{ cell: "LUT__9175" port: "in[2]" }
	terminal	{ cell: "LUT__9178" port: "in[2]" }
	terminal	{ cell: "LUT__9181" port: "in[2]" }
	terminal	{ cell: "LUT__9184" port: "in[2]" }
	terminal	{ cell: "LUT__9187" port: "in[2]" }
	terminal	{ cell: "LUT__9190" port: "in[2]" }
	terminal	{ cell: "LUT__9193" port: "in[2]" }
	terminal	{ cell: "LUT__9196" port: "in[2]" }
	terminal	{ cell: "LUT__9199" port: "in[2]" }
	terminal	{ cell: "LUT__9203" port: "in[2]" }
	terminal	{ cell: "LUT__9206" port: "in[2]" }
	terminal	{ cell: "LUT__9209" port: "in[2]" }
	terminal	{ cell: "LUT__9212" port: "in[2]" }
	terminal	{ cell: "LUT__9215" port: "in[2]" }
	terminal	{ cell: "LUT__9218" port: "in[2]" }
	terminal	{ cell: "LUT__9221" port: "in[2]" }
	terminal	{ cell: "LUT__9224" port: "in[2]" }
	terminal	{ cell: "LUT__9227" port: "in[2]" }
	terminal	{ cell: "LUT__9230" port: "in[2]" }
	terminal	{ cell: "LUT__9233" port: "in[2]" }
	terminal	{ cell: "LUT__9236" port: "in[2]" }
	terminal	{ cell: "LUT__9239" port: "in[2]" }
	terminal	{ cell: "LUT__9242" port: "in[2]" }
	terminal	{ cell: "LUT__9245" port: "in[2]" }
	terminal	{ cell: "LUT__9248" port: "in[2]" }
	terminal	{ cell: "LUT__9251" port: "in[3]" }
 }
net {
	name: "n6899"
	terminal	{ cell: "LUT__8964" port: "out" }
	terminal	{ cell: "LUT__8966" port: "in[2]" }
	terminal	{ cell: "LUT__9002" port: "in[0]" }
 }
net {
	name: "n6900"
	terminal	{ cell: "LUT__8965" port: "out" }
	terminal	{ cell: "LUT__8966" port: "in[3]" }
	terminal	{ cell: "LUT__8994" port: "in[0]" }
	terminal	{ cell: "LUT__9019" port: "in[2]" }
	terminal	{ cell: "LUT__9025" port: "in[2]" }
 }
net {
	name: "n6901"
	terminal	{ cell: "LUT__8966" port: "out" }
	terminal	{ cell: "LUT__8967" port: "in[3]" }
 }
net {
	name: "n6902"
	terminal	{ cell: "LUT__8967" port: "out" }
	terminal	{ cell: "LUT__8968" port: "in[2]" }
	terminal	{ cell: "LUT__9456" port: "in[2]" }
 }
net {
	name: "n6903"
	terminal	{ cell: "LUT__8970" port: "out" }
	terminal	{ cell: "LUT__8977" port: "in[1]" }
 }
net {
	name: "n6904"
	terminal	{ cell: "LUT__8971" port: "out" }
	terminal	{ cell: "LUT__8977" port: "in[0]" }
 }
net {
	name: "n6905"
	terminal	{ cell: "LUT__8972" port: "out" }
	terminal	{ cell: "LUT__8975" port: "in[0]" }
 }
net {
	name: "n6906"
	terminal	{ cell: "LUT__8973" port: "out" }
	terminal	{ cell: "LUT__8975" port: "in[1]" }
 }
net {
	name: "n6907"
	terminal	{ cell: "LUT__8974" port: "out" }
	terminal	{ cell: "LUT__8975" port: "in[2]" }
 }
net {
	name: "n6908"
	terminal	{ cell: "LUT__8975" port: "out" }
	terminal	{ cell: "LUT__8977" port: "in[2]" }
 }
net {
	name: "n6909"
	terminal	{ cell: "LUT__8976" port: "out" }
	terminal	{ cell: "LUT__8977" port: "in[3]" }
 }
net {
	name: "n6910"
	terminal	{ cell: "LUT__8984" port: "out" }
	terminal	{ cell: "LUT__9040" port: "in[0]" }
	terminal	{ cell: "LUT__9041" port: "in[0]" }
	terminal	{ cell: "LUT__9042" port: "in[2]" }
	terminal	{ cell: "LUT__9043" port: "in[0]" }
	terminal	{ cell: "LUT__9044" port: "in[0]" }
 }
net {
	name: "n6911"
	terminal	{ cell: "LUT__8986" port: "out" }
	terminal	{ cell: "LUT__8987" port: "in[3]" }
 }
net {
	name: "n6912"
	terminal	{ cell: "LUT__8987" port: "out" }
	terminal	{ cell: "LUT__8988" port: "in[0]" }
	terminal	{ cell: "LUT__8989" port: "in[2]" }
	terminal	{ cell: "LUT__9009" port: "in[0]" }
	terminal	{ cell: "LUT__9062" port: "in[3]" }
	terminal	{ cell: "LUT__9065" port: "in[3]" }
	terminal	{ cell: "LUT__9067" port: "in[3]" }
	terminal	{ cell: "LUT__9069" port: "in[3]" }
	terminal	{ cell: "LUT__9072" port: "in[3]" }
	terminal	{ cell: "LUT__9074" port: "in[3]" }
	terminal	{ cell: "LUT__9077" port: "in[3]" }
	terminal	{ cell: "LUT__9080" port: "in[3]" }
	terminal	{ cell: "LUT__9082" port: "in[3]" }
	terminal	{ cell: "LUT__9085" port: "in[3]" }
	terminal	{ cell: "LUT__9088" port: "in[3]" }
	terminal	{ cell: "LUT__9090" port: "in[3]" }
	terminal	{ cell: "LUT__9093" port: "in[3]" }
	terminal	{ cell: "LUT__9095" port: "in[3]" }
	terminal	{ cell: "LUT__9099" port: "in[3]" }
 }
net {
	name: "n6913"
	terminal	{ cell: "LUT__8990" port: "out" }
	terminal	{ cell: "LUT__8993" port: "in[0]" }
 }
net {
	name: "n6914"
	terminal	{ cell: "LUT__8991" port: "out" }
	terminal	{ cell: "LUT__8993" port: "in[1]" }
	terminal	{ cell: "LUT__9020" port: "in[1]" }
	terminal	{ cell: "LUT__9060" port: "in[2]" }
	terminal	{ cell: "LUT__9097" port: "in[0]" }
	terminal	{ cell: "LUT__9101" port: "in[2]" }
	terminal	{ cell: "LUT__9102" port: "in[1]" }
	terminal	{ cell: "LUT__9104" port: "in[1]" }
	terminal	{ cell: "LUT__9105" port: "in[0]" }
	terminal	{ cell: "LUT__9108" port: "in[0]" }
	terminal	{ cell: "LUT__9111" port: "in[0]" }
	terminal	{ cell: "LUT__9114" port: "in[0]" }
	terminal	{ cell: "LUT__9117" port: "in[0]" }
	terminal	{ cell: "LUT__9120" port: "in[0]" }
	terminal	{ cell: "LUT__9123" port: "in[0]" }
	terminal	{ cell: "LUT__9126" port: "in[0]" }
	terminal	{ cell: "LUT__9129" port: "in[0]" }
	terminal	{ cell: "LUT__9132" port: "in[0]" }
	terminal	{ cell: "LUT__9135" port: "in[0]" }
	terminal	{ cell: "LUT__9138" port: "in[0]" }
	terminal	{ cell: "LUT__9141" port: "in[0]" }
	terminal	{ cell: "LUT__9144" port: "in[0]" }
	terminal	{ cell: "LUT__9147" port: "in[0]" }
	terminal	{ cell: "LUT__9150" port: "in[0]" }
	terminal	{ cell: "LUT__9154" port: "in[0]" }
	terminal	{ cell: "LUT__9157" port: "in[0]" }
	terminal	{ cell: "LUT__9160" port: "in[0]" }
	terminal	{ cell: "LUT__9163" port: "in[0]" }
	terminal	{ cell: "LUT__9166" port: "in[0]" }
	terminal	{ cell: "LUT__9169" port: "in[0]" }
	terminal	{ cell: "LUT__9172" port: "in[0]" }
	terminal	{ cell: "LUT__9175" port: "in[0]" }
	terminal	{ cell: "LUT__9178" port: "in[0]" }
	terminal	{ cell: "LUT__9181" port: "in[0]" }
	terminal	{ cell: "LUT__9184" port: "in[0]" }
	terminal	{ cell: "LUT__9187" port: "in[0]" }
	terminal	{ cell: "LUT__9190" port: "in[0]" }
	terminal	{ cell: "LUT__9193" port: "in[0]" }
	terminal	{ cell: "LUT__9196" port: "in[0]" }
	terminal	{ cell: "LUT__9199" port: "in[0]" }
	terminal	{ cell: "LUT__9203" port: "in[0]" }
	terminal	{ cell: "LUT__9206" port: "in[0]" }
	terminal	{ cell: "LUT__9209" port: "in[0]" }
	terminal	{ cell: "LUT__9212" port: "in[0]" }
	terminal	{ cell: "LUT__9215" port: "in[0]" }
	terminal	{ cell: "LUT__9218" port: "in[0]" }
	terminal	{ cell: "LUT__9221" port: "in[0]" }
	terminal	{ cell: "LUT__9224" port: "in[0]" }
	terminal	{ cell: "LUT__9227" port: "in[0]" }
	terminal	{ cell: "LUT__9230" port: "in[0]" }
	terminal	{ cell: "LUT__9233" port: "in[0]" }
	terminal	{ cell: "LUT__9236" port: "in[0]" }
	terminal	{ cell: "LUT__9239" port: "in[0]" }
	terminal	{ cell: "LUT__9242" port: "in[0]" }
	terminal	{ cell: "LUT__9245" port: "in[0]" }
	terminal	{ cell: "LUT__9248" port: "in[0]" }
	terminal	{ cell: "LUT__9251" port: "in[2]" }
	terminal	{ cell: "LUT__10950" port: "in[3]" }
 }
net {
	name: "n6915"
	terminal	{ cell: "LUT__8992" port: "out" }
	terminal	{ cell: "LUT__8993" port: "in[3]" }
	terminal	{ cell: "LUT__9104" port: "in[2]" }
	terminal	{ cell: "LUT__10951" port: "in[1]" }
 }
net {
	name: "n6916"
	terminal	{ cell: "LUT__8995" port: "out" }
	terminal	{ cell: "LUT__8999" port: "in[2]" }
	terminal	{ cell: "LUT__9009" port: "in[3]" }
	terminal	{ cell: "LUT__9251" port: "in[0]" }
 }
net {
	name: "n6917"
	terminal	{ cell: "LUT__8996" port: "out" }
	terminal	{ cell: "LUT__8998" port: "in[1]" }
 }
net {
	name: "n6918"
	terminal	{ cell: "LUT__8997" port: "out" }
	terminal	{ cell: "LUT__8998" port: "in[2]" }
 }
net {
	name: "n6919"
	terminal	{ cell: "LUT__8998" port: "out" }
	terminal	{ cell: "LUT__8999" port: "in[0]" }
 }
net {
	name: "n6920"
	terminal	{ cell: "LUT__8999" port: "out" }
	terminal	{ cell: "LUT__9000" port: "in[0]" }
	terminal	{ cell: "LUT__9058" port: "in[0]" }
	terminal	{ cell: "LUT__9059" port: "in[2]" }
 }
net {
	name: "n6921"
	terminal	{ cell: "LUT__9001" port: "out" }
	terminal	{ cell: "LUT__9013" port: "in[0]" }
	terminal	{ cell: "LUT__9021" port: "in[0]" }
 }
net {
	name: "n6922"
	terminal	{ cell: "LUT__9002" port: "out" }
	terminal	{ cell: "LUT__9013" port: "in[2]" }
	terminal	{ cell: "LUT__9020" port: "in[0]" }
 }
net {
	name: "n6923"
	terminal	{ cell: "LUT__9003" port: "out" }
	terminal	{ cell: "LUT__9005" port: "in[3]" }
 }
net {
	name: "n6924"
	terminal	{ cell: "LUT__9004" port: "out" }
	terminal	{ cell: "LUT__9005" port: "in[1]" }
	terminal	{ cell: "LUT__9029" port: "in[2]" }
	terminal	{ cell: "LUT__9038" port: "in[1]" }
	terminal	{ cell: "LUT__9040" port: "in[2]" }
	terminal	{ cell: "LUT__9042" port: "in[1]" }
	terminal	{ cell: "LUT__9048" port: "in[1]" }
 }
net {
	name: "n6925"
	terminal	{ cell: "LUT__9005" port: "out" }
	terminal	{ cell: "LUT__9010" port: "in[0]" }
 }
net {
	name: "n6926"
	terminal	{ cell: "LUT__9006" port: "out" }
	terminal	{ cell: "LUT__9008" port: "in[1]" }
 }
net {
	name: "n6927"
	terminal	{ cell: "LUT__9007" port: "out" }
	terminal	{ cell: "LUT__9008" port: "in[0]" }
	terminal	{ cell: "LUT__9030" port: "in[2]" }
	terminal	{ cell: "LUT__9033" port: "in[0]" }
	terminal	{ cell: "LUT__9041" port: "in[2]" }
	terminal	{ cell: "LUT__9047" port: "in[1]" }
 }
net {
	name: "n6928"
	terminal	{ cell: "LUT__9008" port: "out" }
	terminal	{ cell: "LUT__9009" port: "in[1]" }
 }
net {
	name: "n6929"
	terminal	{ cell: "LUT__9009" port: "out" }
	terminal	{ cell: "LUT__9010" port: "in[2]" }
 }
net {
	name: "n6930"
	terminal	{ cell: "LUT__9010" port: "out" }
	terminal	{ cell: "LUT__9012" port: "in[0]" }
	terminal	{ cell: "LUT__9019" port: "in[0]" }
	terminal	{ cell: "LUT__9021" port: "in[3]" }
 }
net {
	name: "n6931"
	terminal	{ cell: "LUT__9011" port: "out" }
	terminal	{ cell: "LUT__9012" port: "in[2]" }
 }
net {
	name: "n6932"
	terminal	{ cell: "LUT__9012" port: "out" }
	terminal	{ cell: "LUT__9013" port: "in[3]" }
 }
net {
	name: "n6933"
	terminal	{ cell: "LUT__9014" port: "out" }
	terminal	{ cell: "LUT__9015" port: "in[2]" }
 }
net {
	name: "n6934"
	terminal	{ cell: "LUT__9015" port: "out" }
	terminal	{ cell: "LUT__9016" port: "in[1]" }
	terminal	{ cell: "LUT__9017" port: "in[2]" }
 }
net {
	name: "n6935"
	terminal	{ cell: "LUT__9018" port: "out" }
	terminal	{ cell: "LUT__9020" port: "in[2]" }
 }
net {
	name: "n6936"
	terminal	{ cell: "LUT__9019" port: "out" }
	terminal	{ cell: "LUT__9020" port: "in[3]" }
 }
net {
	name: "n6937"
	terminal	{ cell: "LUT__9022" port: "out" }
	terminal	{ cell: "LUT__9026" port: "in[2]" }
	terminal	{ cell: "LUT__9031" port: "in[0]" }
	terminal	{ cell: "LUT__9036" port: "in[1]" }
	terminal	{ cell: "LUT__9039" port: "in[0]" }
	terminal	{ cell: "LUT__9043" port: "in[1]" }
 }
net {
	name: "n6938"
	terminal	{ cell: "LUT__9023" port: "out" }
	terminal	{ cell: "LUT__9024" port: "in[2]" }
	terminal	{ cell: "LUT__9034" port: "in[2]" }
	terminal	{ cell: "LUT__9045" port: "in[2]" }
 }
net {
	name: "n6939"
	terminal	{ cell: "LUT__9024" port: "out" }
	terminal	{ cell: "LUT__9026" port: "in[1]" }
	terminal	{ cell: "LUT__9028" port: "in[1]" }
	terminal	{ cell: "LUT__9029" port: "in[1]" }
	terminal	{ cell: "LUT__9030" port: "in[1]" }
	terminal	{ cell: "LUT__9031" port: "in[2]" }
	terminal	{ cell: "LUT__9032" port: "in[2]" }
	terminal	{ cell: "LUT__9033" port: "in[2]" }
 }
net {
	name: "n6940"
	terminal	{ cell: "LUT__9025" port: "out" }
	terminal	{ cell: "LUT__9026" port: "in[3]" }
	terminal	{ cell: "LUT__9028" port: "in[3]" }
	terminal	{ cell: "LUT__9029" port: "in[3]" }
	terminal	{ cell: "LUT__9030" port: "in[3]" }
	terminal	{ cell: "LUT__9031" port: "in[3]" }
	terminal	{ cell: "LUT__9032" port: "in[3]" }
	terminal	{ cell: "LUT__9033" port: "in[3]" }
	terminal	{ cell: "LUT__9036" port: "in[2]" }
	terminal	{ cell: "LUT__9037" port: "in[2]" }
	terminal	{ cell: "LUT__9038" port: "in[2]" }
	terminal	{ cell: "LUT__9039" port: "in[3]" }
	terminal	{ cell: "LUT__9040" port: "in[3]" }
	terminal	{ cell: "LUT__9041" port: "in[3]" }
	terminal	{ cell: "LUT__9042" port: "in[3]" }
	terminal	{ cell: "LUT__9043" port: "in[2]" }
	terminal	{ cell: "LUT__9044" port: "in[2]" }
	terminal	{ cell: "LUT__9045" port: "in[3]" }
	terminal	{ cell: "LUT__9047" port: "in[3]" }
	terminal	{ cell: "LUT__9048" port: "in[3]" }
 }
net {
	name: "n6941"
	terminal	{ cell: "LUT__9027" port: "out" }
	terminal	{ cell: "LUT__9028" port: "in[2]" }
	terminal	{ cell: "LUT__9032" port: "in[0]" }
	terminal	{ cell: "LUT__9037" port: "in[1]" }
	terminal	{ cell: "LUT__9044" port: "in[1]" }
 }
net {
	name: "n6942"
	terminal	{ cell: "LUT__9034" port: "out" }
	terminal	{ cell: "LUT__9035" port: "in[1]" }
	terminal	{ cell: "LUT__9039" port: "in[2]" }
 }
net {
	name: "n6943"
	terminal	{ cell: "LUT__9035" port: "out" }
	terminal	{ cell: "LUT__9036" port: "in[0]" }
	terminal	{ cell: "LUT__9037" port: "in[0]" }
	terminal	{ cell: "LUT__9038" port: "in[0]" }
 }
net {
	name: "n6944"
	terminal	{ cell: "LUT__9046" port: "out" }
	terminal	{ cell: "LUT__9047" port: "in[0]" }
	terminal	{ cell: "LUT__9048" port: "in[2]" }
 }
net {
	name: "n6947"
	terminal	{ cell: "LUT__9051" port: "out" }
	terminal	{ cell: "LUT__9060" port: "in[1]" }
	terminal	{ cell: "LUT__9068" port: "in[0]" }
	terminal	{ cell: "LUT__9070" port: "in[1]" }
 }
net {
	name: "n6951"
	terminal	{ cell: "LUT__9060" port: "out" }
	terminal	{ cell: "LUT__9062" port: "in[1]" }
	terminal	{ cell: "LUT__9063" port: "in[0]" }
	terminal	{ cell: "LUT__9064" port: "in[2]" }
	terminal	{ cell: "LUT__9066" port: "in[3]" }
	terminal	{ cell: "LUT__9068" port: "in[2]" }
	terminal	{ cell: "LUT__9071" port: "in[2]" }
	terminal	{ cell: "LUT__9073" port: "in[3]" }
	terminal	{ cell: "LUT__9076" port: "in[2]" }
	terminal	{ cell: "LUT__9079" port: "in[2]" }
	terminal	{ cell: "LUT__9081" port: "in[3]" }
	terminal	{ cell: "LUT__9084" port: "in[2]" }
	terminal	{ cell: "LUT__9087" port: "in[2]" }
	terminal	{ cell: "LUT__9089" port: "in[3]" }
	terminal	{ cell: "LUT__9092" port: "in[2]" }
	terminal	{ cell: "LUT__9094" port: "in[3]" }
 }
net {
	name: "n6952"
	terminal	{ cell: "LUT__9061" port: "out" }
	terminal	{ cell: "LUT__9062" port: "in[2]" }
 }
net {
	name: "n6953"
	terminal	{ cell: "LUT__9064" port: "out" }
	terminal	{ cell: "LUT__9065" port: "in[2]" }
 }
net {
	name: "n6954"
	terminal	{ cell: "LUT__9066" port: "out" }
	terminal	{ cell: "LUT__9067" port: "in[2]" }
 }
net {
	name: "n6955"
	terminal	{ cell: "LUT__9068" port: "out" }
	terminal	{ cell: "LUT__9069" port: "in[2]" }
 }
net {
	name: "n6956"
	terminal	{ cell: "LUT__9070" port: "out" }
	terminal	{ cell: "LUT__9071" port: "in[0]" }
	terminal	{ cell: "LUT__9073" port: "in[1]" }
	terminal	{ cell: "LUT__9075" port: "in[2]" }
 }
net {
	name: "n6957"
	terminal	{ cell: "LUT__9071" port: "out" }
	terminal	{ cell: "LUT__9072" port: "in[2]" }
 }
net {
	name: "n6958"
	terminal	{ cell: "LUT__9073" port: "out" }
	terminal	{ cell: "LUT__9074" port: "in[2]" }
 }
net {
	name: "n6959"
	terminal	{ cell: "LUT__9075" port: "out" }
	terminal	{ cell: "LUT__9076" port: "in[0]" }
	terminal	{ cell: "LUT__9078" port: "in[1]" }
	terminal	{ cell: "LUT__9086" port: "in[0]" }
 }
net {
	name: "n6960"
	terminal	{ cell: "LUT__9076" port: "out" }
	terminal	{ cell: "LUT__9077" port: "in[2]" }
 }
net {
	name: "n6961"
	terminal	{ cell: "LUT__9078" port: "out" }
	terminal	{ cell: "LUT__9079" port: "in[0]" }
	terminal	{ cell: "LUT__9081" port: "in[1]" }
	terminal	{ cell: "LUT__9083" port: "in[2]" }
 }
net {
	name: "n6962"
	terminal	{ cell: "LUT__9079" port: "out" }
	terminal	{ cell: "LUT__9080" port: "in[2]" }
 }
net {
	name: "n6963"
	terminal	{ cell: "LUT__9081" port: "out" }
	terminal	{ cell: "LUT__9082" port: "in[2]" }
 }
net {
	name: "n6964"
	terminal	{ cell: "LUT__9083" port: "out" }
	terminal	{ cell: "LUT__9084" port: "in[0]" }
 }
net {
	name: "n6965"
	terminal	{ cell: "LUT__9084" port: "out" }
	terminal	{ cell: "LUT__9085" port: "in[2]" }
 }
net {
	name: "n6966"
	terminal	{ cell: "LUT__9086" port: "out" }
	terminal	{ cell: "LUT__9087" port: "in[0]" }
	terminal	{ cell: "LUT__9089" port: "in[1]" }
	terminal	{ cell: "LUT__9091" port: "in[2]" }
 }
net {
	name: "n6967"
	terminal	{ cell: "LUT__9087" port: "out" }
	terminal	{ cell: "LUT__9088" port: "in[2]" }
 }
net {
	name: "n6968"
	terminal	{ cell: "LUT__9089" port: "out" }
	terminal	{ cell: "LUT__9090" port: "in[2]" }
 }
net {
	name: "n6969"
	terminal	{ cell: "LUT__9091" port: "out" }
	terminal	{ cell: "LUT__9092" port: "in[0]" }
	terminal	{ cell: "LUT__9094" port: "in[1]" }
	terminal	{ cell: "LUT__9096" port: "in[2]" }
 }
net {
	name: "n6970"
	terminal	{ cell: "LUT__9092" port: "out" }
	terminal	{ cell: "LUT__9093" port: "in[2]" }
 }
net {
	name: "n6971"
	terminal	{ cell: "LUT__9094" port: "out" }
	terminal	{ cell: "LUT__9095" port: "in[2]" }
 }
net {
	name: "n6972"
	terminal	{ cell: "LUT__9096" port: "out" }
	terminal	{ cell: "LUT__9099" port: "in[0]" }
 }
net {
	name: "n6973"
	terminal	{ cell: "LUT__9097" port: "out" }
	terminal	{ cell: "LUT__9099" port: "in[1]" }
 }
net {
	name: "n6974"
	terminal	{ cell: "LUT__9098" port: "out" }
	terminal	{ cell: "LUT__9099" port: "in[2]" }
 }
net {
	name: "n6975"
	terminal	{ cell: "LUT__9100" port: "out" }
	terminal	{ cell: "LUT__9101" port: "in[0]" }
	terminal	{ cell: "LUT__9104" port: "in[0]" }
	terminal	{ cell: "LUT__9105" port: "in[1]" }
	terminal	{ cell: "LUT__9108" port: "in[1]" }
	terminal	{ cell: "LUT__9111" port: "in[1]" }
	terminal	{ cell: "LUT__9114" port: "in[1]" }
	terminal	{ cell: "LUT__9117" port: "in[1]" }
	terminal	{ cell: "LUT__9120" port: "in[1]" }
	terminal	{ cell: "LUT__9123" port: "in[1]" }
	terminal	{ cell: "LUT__9126" port: "in[1]" }
	terminal	{ cell: "LUT__9129" port: "in[1]" }
	terminal	{ cell: "LUT__9132" port: "in[1]" }
	terminal	{ cell: "LUT__9135" port: "in[1]" }
	terminal	{ cell: "LUT__9138" port: "in[1]" }
	terminal	{ cell: "LUT__9141" port: "in[1]" }
	terminal	{ cell: "LUT__9144" port: "in[1]" }
	terminal	{ cell: "LUT__9147" port: "in[1]" }
	terminal	{ cell: "LUT__9150" port: "in[1]" }
	terminal	{ cell: "LUT__9154" port: "in[1]" }
	terminal	{ cell: "LUT__9157" port: "in[1]" }
	terminal	{ cell: "LUT__9160" port: "in[1]" }
	terminal	{ cell: "LUT__9163" port: "in[1]" }
	terminal	{ cell: "LUT__9166" port: "in[1]" }
	terminal	{ cell: "LUT__9169" port: "in[1]" }
	terminal	{ cell: "LUT__9172" port: "in[1]" }
	terminal	{ cell: "LUT__9175" port: "in[1]" }
	terminal	{ cell: "LUT__9178" port: "in[1]" }
	terminal	{ cell: "LUT__9181" port: "in[1]" }
	terminal	{ cell: "LUT__9184" port: "in[1]" }
	terminal	{ cell: "LUT__9187" port: "in[1]" }
	terminal	{ cell: "LUT__9190" port: "in[1]" }
	terminal	{ cell: "LUT__9193" port: "in[1]" }
	terminal	{ cell: "LUT__9196" port: "in[1]" }
	terminal	{ cell: "LUT__9199" port: "in[1]" }
	terminal	{ cell: "LUT__9203" port: "in[1]" }
	terminal	{ cell: "LUT__9206" port: "in[1]" }
	terminal	{ cell: "LUT__9209" port: "in[1]" }
	terminal	{ cell: "LUT__9212" port: "in[1]" }
	terminal	{ cell: "LUT__9215" port: "in[1]" }
	terminal	{ cell: "LUT__9218" port: "in[1]" }
	terminal	{ cell: "LUT__9221" port: "in[1]" }
	terminal	{ cell: "LUT__9224" port: "in[1]" }
	terminal	{ cell: "LUT__9227" port: "in[1]" }
	terminal	{ cell: "LUT__9230" port: "in[1]" }
	terminal	{ cell: "LUT__9233" port: "in[1]" }
	terminal	{ cell: "LUT__9236" port: "in[1]" }
	terminal	{ cell: "LUT__9239" port: "in[1]" }
	terminal	{ cell: "LUT__9242" port: "in[1]" }
	terminal	{ cell: "LUT__9245" port: "in[1]" }
	terminal	{ cell: "LUT__9248" port: "in[1]" }
	terminal	{ cell: "LUT__9251" port: "in[1]" }
 }
net {
	name: "n6976"
	terminal	{ cell: "LUT__9101" port: "out" }
	terminal	{ cell: "LUT__9103" port: "in[2]" }
	terminal	{ cell: "LUT__9153" port: "in[2]" }
	terminal	{ cell: "LUT__9155" port: "in[2]" }
	terminal	{ cell: "LUT__9158" port: "in[2]" }
	terminal	{ cell: "LUT__9161" port: "in[2]" }
	terminal	{ cell: "LUT__9164" port: "in[2]" }
	terminal	{ cell: "LUT__9167" port: "in[2]" }
	terminal	{ cell: "LUT__9170" port: "in[2]" }
	terminal	{ cell: "LUT__9173" port: "in[2]" }
	terminal	{ cell: "LUT__9176" port: "in[2]" }
	terminal	{ cell: "LUT__9179" port: "in[2]" }
	terminal	{ cell: "LUT__9182" port: "in[2]" }
	terminal	{ cell: "LUT__9185" port: "in[2]" }
	terminal	{ cell: "LUT__9188" port: "in[2]" }
	terminal	{ cell: "LUT__9191" port: "in[2]" }
	terminal	{ cell: "LUT__9194" port: "in[2]" }
	terminal	{ cell: "LUT__9197" port: "in[2]" }
	terminal	{ cell: "LUT__9200" port: "in[2]" }
	terminal	{ cell: "LUT__9202" port: "in[2]" }
	terminal	{ cell: "LUT__9204" port: "in[3]" }
	terminal	{ cell: "LUT__9207" port: "in[3]" }
	terminal	{ cell: "LUT__9210" port: "in[3]" }
	terminal	{ cell: "LUT__9213" port: "in[3]" }
	terminal	{ cell: "LUT__9216" port: "in[3]" }
	terminal	{ cell: "LUT__9219" port: "in[3]" }
	terminal	{ cell: "LUT__9222" port: "in[3]" }
	terminal	{ cell: "LUT__9225" port: "in[3]" }
	terminal	{ cell: "LUT__9228" port: "in[2]" }
	terminal	{ cell: "LUT__9231" port: "in[2]" }
	terminal	{ cell: "LUT__9234" port: "in[2]" }
	terminal	{ cell: "LUT__9237" port: "in[2]" }
	terminal	{ cell: "LUT__9240" port: "in[2]" }
	terminal	{ cell: "LUT__9243" port: "in[2]" }
	terminal	{ cell: "LUT__9246" port: "in[2]" }
	terminal	{ cell: "LUT__9249" port: "in[2]" }
	terminal	{ cell: "LUT__9252" port: "in[2]" }
 }
net {
	name: "n6977"
	terminal	{ cell: "LUT__9102" port: "out" }
	terminal	{ cell: "LUT__9103" port: "in[3]" }
	terminal	{ cell: "LUT__9153" port: "in[3]" }
	terminal	{ cell: "LUT__9202" port: "in[3]" }
	terminal	{ cell: "LUT__9252" port: "in[3]" }
 }
net {
	name: "n6978"
	terminal	{ cell: "LUT__9103" port: "out" }
	terminal	{ cell: "LUT__9107" port: "in[0]" }
	terminal	{ cell: "LUT__9110" port: "in[0]" }
	terminal	{ cell: "LUT__9113" port: "in[0]" }
	terminal	{ cell: "LUT__9116" port: "in[0]" }
	terminal	{ cell: "LUT__9119" port: "in[0]" }
	terminal	{ cell: "LUT__9122" port: "in[0]" }
	terminal	{ cell: "LUT__9125" port: "in[0]" }
	terminal	{ cell: "LUT__9128" port: "in[0]" }
	terminal	{ cell: "LUT__9131" port: "in[0]" }
	terminal	{ cell: "LUT__9134" port: "in[0]" }
	terminal	{ cell: "LUT__9137" port: "in[0]" }
	terminal	{ cell: "LUT__9140" port: "in[0]" }
	terminal	{ cell: "LUT__9143" port: "in[0]" }
	terminal	{ cell: "LUT__9146" port: "in[0]" }
	terminal	{ cell: "LUT__9149" port: "in[0]" }
	terminal	{ cell: "LUT__9152" port: "in[0]" }
 }
net {
	name: "n6979"
	terminal	{ cell: "LUT__9104" port: "out" }
	terminal	{ cell: "LUT__9106" port: "in[0]" }
	terminal	{ cell: "LUT__9109" port: "in[0]" }
	terminal	{ cell: "LUT__9112" port: "in[0]" }
	terminal	{ cell: "LUT__9115" port: "in[0]" }
	terminal	{ cell: "LUT__9118" port: "in[0]" }
	terminal	{ cell: "LUT__9121" port: "in[0]" }
	terminal	{ cell: "LUT__9124" port: "in[0]" }
	terminal	{ cell: "LUT__9127" port: "in[0]" }
	terminal	{ cell: "LUT__9130" port: "in[0]" }
	terminal	{ cell: "LUT__9133" port: "in[0]" }
	terminal	{ cell: "LUT__9136" port: "in[0]" }
	terminal	{ cell: "LUT__9139" port: "in[0]" }
	terminal	{ cell: "LUT__9142" port: "in[0]" }
	terminal	{ cell: "LUT__9145" port: "in[0]" }
	terminal	{ cell: "LUT__9148" port: "in[0]" }
	terminal	{ cell: "LUT__9151" port: "in[0]" }
 }
net {
	name: "n6980"
	terminal	{ cell: "LUT__9105" port: "out" }
	terminal	{ cell: "LUT__9106" port: "in[2]" }
 }
net {
	name: "n6981"
	terminal	{ cell: "LUT__9106" port: "out" }
	terminal	{ cell: "LUT__9107" port: "in[2]" }
 }
net {
	name: "n6982"
	terminal	{ cell: "LUT__9108" port: "out" }
	terminal	{ cell: "LUT__9109" port: "in[2]" }
 }
net {
	name: "n6983"
	terminal	{ cell: "LUT__9109" port: "out" }
	terminal	{ cell: "LUT__9110" port: "in[2]" }
 }
net {
	name: "n6984"
	terminal	{ cell: "LUT__9111" port: "out" }
	terminal	{ cell: "LUT__9112" port: "in[2]" }
 }
net {
	name: "n6985"
	terminal	{ cell: "LUT__9112" port: "out" }
	terminal	{ cell: "LUT__9113" port: "in[2]" }
 }
net {
	name: "n6986"
	terminal	{ cell: "LUT__9114" port: "out" }
	terminal	{ cell: "LUT__9115" port: "in[2]" }
 }
net {
	name: "n6987"
	terminal	{ cell: "LUT__9115" port: "out" }
	terminal	{ cell: "LUT__9116" port: "in[2]" }
 }
net {
	name: "n6988"
	terminal	{ cell: "LUT__9117" port: "out" }
	terminal	{ cell: "LUT__9118" port: "in[2]" }
 }
net {
	name: "n6989"
	terminal	{ cell: "LUT__9118" port: "out" }
	terminal	{ cell: "LUT__9119" port: "in[2]" }
 }
net {
	name: "n6990"
	terminal	{ cell: "LUT__9120" port: "out" }
	terminal	{ cell: "LUT__9121" port: "in[2]" }
 }
net {
	name: "n6991"
	terminal	{ cell: "LUT__9121" port: "out" }
	terminal	{ cell: "LUT__9122" port: "in[2]" }
 }
net {
	name: "n6992"
	terminal	{ cell: "LUT__9123" port: "out" }
	terminal	{ cell: "LUT__9124" port: "in[2]" }
 }
net {
	name: "n6993"
	terminal	{ cell: "LUT__9124" port: "out" }
	terminal	{ cell: "LUT__9125" port: "in[2]" }
 }
net {
	name: "n6994"
	terminal	{ cell: "LUT__9126" port: "out" }
	terminal	{ cell: "LUT__9127" port: "in[2]" }
 }
net {
	name: "n6995"
	terminal	{ cell: "LUT__9127" port: "out" }
	terminal	{ cell: "LUT__9128" port: "in[2]" }
 }
net {
	name: "n6996"
	terminal	{ cell: "LUT__9129" port: "out" }
	terminal	{ cell: "LUT__9130" port: "in[2]" }
 }
net {
	name: "n6997"
	terminal	{ cell: "LUT__9130" port: "out" }
	terminal	{ cell: "LUT__9131" port: "in[2]" }
 }
net {
	name: "n6998"
	terminal	{ cell: "LUT__9132" port: "out" }
	terminal	{ cell: "LUT__9133" port: "in[2]" }
 }
net {
	name: "n6999"
	terminal	{ cell: "LUT__9133" port: "out" }
	terminal	{ cell: "LUT__9134" port: "in[2]" }
 }
net {
	name: "n7000"
	terminal	{ cell: "LUT__9135" port: "out" }
	terminal	{ cell: "LUT__9136" port: "in[2]" }
 }
net {
	name: "n7001"
	terminal	{ cell: "LUT__9136" port: "out" }
	terminal	{ cell: "LUT__9137" port: "in[2]" }
 }
net {
	name: "n7002"
	terminal	{ cell: "LUT__9138" port: "out" }
	terminal	{ cell: "LUT__9139" port: "in[2]" }
 }
net {
	name: "n7003"
	terminal	{ cell: "LUT__9139" port: "out" }
	terminal	{ cell: "LUT__9140" port: "in[2]" }
 }
net {
	name: "n7004"
	terminal	{ cell: "LUT__9141" port: "out" }
	terminal	{ cell: "LUT__9142" port: "in[2]" }
 }
net {
	name: "n7005"
	terminal	{ cell: "LUT__9142" port: "out" }
	terminal	{ cell: "LUT__9143" port: "in[2]" }
 }
net {
	name: "n7006"
	terminal	{ cell: "LUT__9144" port: "out" }
	terminal	{ cell: "LUT__9145" port: "in[2]" }
 }
net {
	name: "n7007"
	terminal	{ cell: "LUT__9145" port: "out" }
	terminal	{ cell: "LUT__9146" port: "in[2]" }
 }
net {
	name: "n7008"
	terminal	{ cell: "LUT__9147" port: "out" }
	terminal	{ cell: "LUT__9148" port: "in[2]" }
 }
net {
	name: "n7009"
	terminal	{ cell: "LUT__9148" port: "out" }
	terminal	{ cell: "LUT__9149" port: "in[2]" }
 }
net {
	name: "n7010"
	terminal	{ cell: "LUT__9150" port: "out" }
	terminal	{ cell: "LUT__9151" port: "in[2]" }
 }
net {
	name: "n7011"
	terminal	{ cell: "LUT__9151" port: "out" }
	terminal	{ cell: "LUT__9152" port: "in[2]" }
 }
net {
	name: "n7012"
	terminal	{ cell: "LUT__9153" port: "out" }
	terminal	{ cell: "LUT__9156" port: "in[0]" }
	terminal	{ cell: "LUT__9159" port: "in[0]" }
	terminal	{ cell: "LUT__9162" port: "in[0]" }
	terminal	{ cell: "LUT__9165" port: "in[0]" }
	terminal	{ cell: "LUT__9168" port: "in[0]" }
	terminal	{ cell: "LUT__9171" port: "in[0]" }
	terminal	{ cell: "LUT__9174" port: "in[0]" }
	terminal	{ cell: "LUT__9177" port: "in[0]" }
	terminal	{ cell: "LUT__9180" port: "in[0]" }
	terminal	{ cell: "LUT__9183" port: "in[0]" }
	terminal	{ cell: "LUT__9186" port: "in[0]" }
	terminal	{ cell: "LUT__9189" port: "in[0]" }
	terminal	{ cell: "LUT__9192" port: "in[0]" }
	terminal	{ cell: "LUT__9195" port: "in[0]" }
	terminal	{ cell: "LUT__9198" port: "in[0]" }
	terminal	{ cell: "LUT__9201" port: "in[0]" }
 }
net {
	name: "n7013"
	terminal	{ cell: "LUT__9154" port: "out" }
	terminal	{ cell: "LUT__9156" port: "in[2]" }
 }
net {
	name: "n7014"
	terminal	{ cell: "LUT__9155" port: "out" }
	terminal	{ cell: "LUT__9156" port: "in[3]" }
 }
net {
	name: "n7015"
	terminal	{ cell: "LUT__9157" port: "out" }
	terminal	{ cell: "LUT__9159" port: "in[2]" }
 }
net {
	name: "n7016"
	terminal	{ cell: "LUT__9158" port: "out" }
	terminal	{ cell: "LUT__9159" port: "in[3]" }
 }
net {
	name: "n7017"
	terminal	{ cell: "LUT__9160" port: "out" }
	terminal	{ cell: "LUT__9162" port: "in[2]" }
 }
net {
	name: "n7018"
	terminal	{ cell: "LUT__9161" port: "out" }
	terminal	{ cell: "LUT__9162" port: "in[3]" }
 }
net {
	name: "n7019"
	terminal	{ cell: "LUT__9163" port: "out" }
	terminal	{ cell: "LUT__9165" port: "in[2]" }
 }
net {
	name: "n7020"
	terminal	{ cell: "LUT__9164" port: "out" }
	terminal	{ cell: "LUT__9165" port: "in[3]" }
 }
net {
	name: "n7021"
	terminal	{ cell: "LUT__9166" port: "out" }
	terminal	{ cell: "LUT__9168" port: "in[2]" }
 }
net {
	name: "n7022"
	terminal	{ cell: "LUT__9167" port: "out" }
	terminal	{ cell: "LUT__9168" port: "in[3]" }
 }
net {
	name: "n7023"
	terminal	{ cell: "LUT__9169" port: "out" }
	terminal	{ cell: "LUT__9171" port: "in[2]" }
 }
net {
	name: "n7024"
	terminal	{ cell: "LUT__9170" port: "out" }
	terminal	{ cell: "LUT__9171" port: "in[3]" }
 }
net {
	name: "n7025"
	terminal	{ cell: "LUT__9172" port: "out" }
	terminal	{ cell: "LUT__9174" port: "in[2]" }
 }
net {
	name: "n7026"
	terminal	{ cell: "LUT__9173" port: "out" }
	terminal	{ cell: "LUT__9174" port: "in[3]" }
 }
net {
	name: "n7027"
	terminal	{ cell: "LUT__9175" port: "out" }
	terminal	{ cell: "LUT__9177" port: "in[2]" }
 }
net {
	name: "n7028"
	terminal	{ cell: "LUT__9176" port: "out" }
	terminal	{ cell: "LUT__9177" port: "in[3]" }
 }
net {
	name: "n7029"
	terminal	{ cell: "LUT__9178" port: "out" }
	terminal	{ cell: "LUT__9180" port: "in[2]" }
 }
net {
	name: "n7030"
	terminal	{ cell: "LUT__9179" port: "out" }
	terminal	{ cell: "LUT__9180" port: "in[3]" }
 }
net {
	name: "n7031"
	terminal	{ cell: "LUT__9181" port: "out" }
	terminal	{ cell: "LUT__9183" port: "in[2]" }
 }
net {
	name: "n7032"
	terminal	{ cell: "LUT__9182" port: "out" }
	terminal	{ cell: "LUT__9183" port: "in[3]" }
 }
net {
	name: "n7033"
	terminal	{ cell: "LUT__9184" port: "out" }
	terminal	{ cell: "LUT__9186" port: "in[2]" }
 }
net {
	name: "n7034"
	terminal	{ cell: "LUT__9185" port: "out" }
	terminal	{ cell: "LUT__9186" port: "in[3]" }
 }
net {
	name: "n7035"
	terminal	{ cell: "LUT__9187" port: "out" }
	terminal	{ cell: "LUT__9189" port: "in[2]" }
 }
net {
	name: "n7036"
	terminal	{ cell: "LUT__9188" port: "out" }
	terminal	{ cell: "LUT__9189" port: "in[3]" }
 }
net {
	name: "n7037"
	terminal	{ cell: "LUT__9190" port: "out" }
	terminal	{ cell: "LUT__9192" port: "in[2]" }
 }
net {
	name: "n7038"
	terminal	{ cell: "LUT__9191" port: "out" }
	terminal	{ cell: "LUT__9192" port: "in[3]" }
 }
net {
	name: "n7039"
	terminal	{ cell: "LUT__9193" port: "out" }
	terminal	{ cell: "LUT__9195" port: "in[2]" }
 }
net {
	name: "n7040"
	terminal	{ cell: "LUT__9194" port: "out" }
	terminal	{ cell: "LUT__9195" port: "in[3]" }
 }
net {
	name: "n7041"
	terminal	{ cell: "LUT__9196" port: "out" }
	terminal	{ cell: "LUT__9198" port: "in[2]" }
 }
net {
	name: "n7042"
	terminal	{ cell: "LUT__9197" port: "out" }
	terminal	{ cell: "LUT__9198" port: "in[3]" }
 }
net {
	name: "n7043"
	terminal	{ cell: "LUT__9199" port: "out" }
	terminal	{ cell: "LUT__9201" port: "in[2]" }
 }
net {
	name: "n7044"
	terminal	{ cell: "LUT__9200" port: "out" }
	terminal	{ cell: "LUT__9201" port: "in[3]" }
 }
net {
	name: "n7045"
	terminal	{ cell: "LUT__9202" port: "out" }
	terminal	{ cell: "LUT__9205" port: "in[0]" }
	terminal	{ cell: "LUT__9208" port: "in[0]" }
	terminal	{ cell: "LUT__9211" port: "in[0]" }
	terminal	{ cell: "LUT__9214" port: "in[0]" }
	terminal	{ cell: "LUT__9217" port: "in[0]" }
	terminal	{ cell: "LUT__9220" port: "in[0]" }
	terminal	{ cell: "LUT__9223" port: "in[0]" }
	terminal	{ cell: "LUT__9226" port: "in[0]" }
	terminal	{ cell: "LUT__9229" port: "in[0]" }
	terminal	{ cell: "LUT__9232" port: "in[0]" }
	terminal	{ cell: "LUT__9235" port: "in[0]" }
	terminal	{ cell: "LUT__9238" port: "in[0]" }
	terminal	{ cell: "LUT__9241" port: "in[0]" }
	terminal	{ cell: "LUT__9244" port: "in[0]" }
	terminal	{ cell: "LUT__9247" port: "in[0]" }
	terminal	{ cell: "LUT__9250" port: "in[0]" }
 }
net {
	name: "n7046"
	terminal	{ cell: "LUT__9203" port: "out" }
	terminal	{ cell: "LUT__9205" port: "in[2]" }
 }
net {
	name: "n7047"
	terminal	{ cell: "LUT__9204" port: "out" }
	terminal	{ cell: "LUT__9205" port: "in[3]" }
 }
net {
	name: "n7048"
	terminal	{ cell: "LUT__9206" port: "out" }
	terminal	{ cell: "LUT__9208" port: "in[2]" }
 }
net {
	name: "n7049"
	terminal	{ cell: "LUT__9207" port: "out" }
	terminal	{ cell: "LUT__9208" port: "in[3]" }
 }
net {
	name: "n7050"
	terminal	{ cell: "LUT__9209" port: "out" }
	terminal	{ cell: "LUT__9211" port: "in[2]" }
 }
net {
	name: "n7051"
	terminal	{ cell: "LUT__9210" port: "out" }
	terminal	{ cell: "LUT__9211" port: "in[3]" }
 }
net {
	name: "n7052"
	terminal	{ cell: "LUT__9212" port: "out" }
	terminal	{ cell: "LUT__9214" port: "in[2]" }
 }
net {
	name: "n7053"
	terminal	{ cell: "LUT__9213" port: "out" }
	terminal	{ cell: "LUT__9214" port: "in[3]" }
 }
net {
	name: "n7054"
	terminal	{ cell: "LUT__9215" port: "out" }
	terminal	{ cell: "LUT__9217" port: "in[2]" }
 }
net {
	name: "n7055"
	terminal	{ cell: "LUT__9216" port: "out" }
	terminal	{ cell: "LUT__9217" port: "in[3]" }
 }
net {
	name: "n7056"
	terminal	{ cell: "LUT__9218" port: "out" }
	terminal	{ cell: "LUT__9220" port: "in[2]" }
 }
net {
	name: "n7057"
	terminal	{ cell: "LUT__9219" port: "out" }
	terminal	{ cell: "LUT__9220" port: "in[3]" }
 }
net {
	name: "n7058"
	terminal	{ cell: "LUT__9221" port: "out" }
	terminal	{ cell: "LUT__9223" port: "in[2]" }
 }
net {
	name: "n7059"
	terminal	{ cell: "LUT__9222" port: "out" }
	terminal	{ cell: "LUT__9223" port: "in[3]" }
 }
net {
	name: "n7060"
	terminal	{ cell: "LUT__9224" port: "out" }
	terminal	{ cell: "LUT__9226" port: "in[2]" }
 }
net {
	name: "n7061"
	terminal	{ cell: "LUT__9225" port: "out" }
	terminal	{ cell: "LUT__9226" port: "in[3]" }
 }
net {
	name: "n7062"
	terminal	{ cell: "LUT__9227" port: "out" }
	terminal	{ cell: "LUT__9229" port: "in[2]" }
 }
net {
	name: "n7063"
	terminal	{ cell: "LUT__9228" port: "out" }
	terminal	{ cell: "LUT__9229" port: "in[3]" }
 }
net {
	name: "n7064"
	terminal	{ cell: "LUT__9230" port: "out" }
	terminal	{ cell: "LUT__9232" port: "in[2]" }
 }
net {
	name: "n7065"
	terminal	{ cell: "LUT__9231" port: "out" }
	terminal	{ cell: "LUT__9232" port: "in[3]" }
 }
net {
	name: "n7066"
	terminal	{ cell: "LUT__9233" port: "out" }
	terminal	{ cell: "LUT__9235" port: "in[2]" }
 }
net {
	name: "n7067"
	terminal	{ cell: "LUT__9234" port: "out" }
	terminal	{ cell: "LUT__9235" port: "in[3]" }
 }
net {
	name: "n7068"
	terminal	{ cell: "LUT__9236" port: "out" }
	terminal	{ cell: "LUT__9238" port: "in[2]" }
 }
net {
	name: "n7069"
	terminal	{ cell: "LUT__9237" port: "out" }
	terminal	{ cell: "LUT__9238" port: "in[3]" }
 }
net {
	name: "n7070"
	terminal	{ cell: "LUT__9239" port: "out" }
	terminal	{ cell: "LUT__9241" port: "in[2]" }
 }
net {
	name: "n7071"
	terminal	{ cell: "LUT__9240" port: "out" }
	terminal	{ cell: "LUT__9241" port: "in[3]" }
 }
net {
	name: "n7072"
	terminal	{ cell: "LUT__9242" port: "out" }
	terminal	{ cell: "LUT__9244" port: "in[2]" }
 }
net {
	name: "n7073"
	terminal	{ cell: "LUT__9243" port: "out" }
	terminal	{ cell: "LUT__9244" port: "in[3]" }
 }
net {
	name: "n7074"
	terminal	{ cell: "LUT__9245" port: "out" }
	terminal	{ cell: "LUT__9247" port: "in[2]" }
 }
net {
	name: "n7075"
	terminal	{ cell: "LUT__9246" port: "out" }
	terminal	{ cell: "LUT__9247" port: "in[3]" }
 }
net {
	name: "n7076"
	terminal	{ cell: "LUT__9248" port: "out" }
	terminal	{ cell: "LUT__9250" port: "in[2]" }
 }
net {
	name: "n7077"
	terminal	{ cell: "LUT__9249" port: "out" }
	terminal	{ cell: "LUT__9250" port: "in[3]" }
 }
net {
	name: "n7078"
	terminal	{ cell: "LUT__9251" port: "out" }
	terminal	{ cell: "LUT__9253" port: "in[2]" }
	terminal	{ cell: "LUT__9254" port: "in[2]" }
	terminal	{ cell: "LUT__9255" port: "in[2]" }
	terminal	{ cell: "LUT__9256" port: "in[2]" }
	terminal	{ cell: "LUT__9257" port: "in[2]" }
	terminal	{ cell: "LUT__9258" port: "in[2]" }
	terminal	{ cell: "LUT__9259" port: "in[2]" }
	terminal	{ cell: "LUT__9260" port: "in[2]" }
	terminal	{ cell: "LUT__9261" port: "in[2]" }
	terminal	{ cell: "LUT__9262" port: "in[2]" }
	terminal	{ cell: "LUT__9263" port: "in[2]" }
	terminal	{ cell: "LUT__9264" port: "in[2]" }
	terminal	{ cell: "LUT__9265" port: "in[2]" }
	terminal	{ cell: "LUT__9266" port: "in[2]" }
	terminal	{ cell: "LUT__9267" port: "in[2]" }
	terminal	{ cell: "LUT__9268" port: "in[2]" }
 }
net {
	name: "n7079"
	terminal	{ cell: "LUT__9252" port: "out" }
	terminal	{ cell: "LUT__9253" port: "in[0]" }
	terminal	{ cell: "LUT__9254" port: "in[0]" }
	terminal	{ cell: "LUT__9255" port: "in[0]" }
	terminal	{ cell: "LUT__9256" port: "in[0]" }
	terminal	{ cell: "LUT__9257" port: "in[0]" }
	terminal	{ cell: "LUT__9258" port: "in[0]" }
	terminal	{ cell: "LUT__9259" port: "in[0]" }
	terminal	{ cell: "LUT__9260" port: "in[0]" }
	terminal	{ cell: "LUT__9261" port: "in[0]" }
	terminal	{ cell: "LUT__9262" port: "in[0]" }
	terminal	{ cell: "LUT__9263" port: "in[0]" }
	terminal	{ cell: "LUT__9264" port: "in[0]" }
	terminal	{ cell: "LUT__9265" port: "in[0]" }
	terminal	{ cell: "LUT__9266" port: "in[0]" }
	terminal	{ cell: "LUT__9267" port: "in[0]" }
	terminal	{ cell: "LUT__9268" port: "in[0]" }
 }
net {
	name: "n7118"
	terminal	{ cell: "LUT__9322" port: "out" }
	terminal	{ cell: "LUT__9323" port: "in[0]" }
 }
net {
	name: "n7119"
	terminal	{ cell: "LUT__9323" port: "out" }
	terminal	{ cell: "LUT__9326" port: "in[0]" }
 }
net {
	name: "n7120"
	terminal	{ cell: "LUT__9324" port: "out" }
	terminal	{ cell: "LUT__9326" port: "in[1]" }
	terminal	{ cell: "LUT__9330" port: "in[2]" }
 }
net {
	name: "n7121"
	terminal	{ cell: "LUT__9325" port: "out" }
	terminal	{ cell: "LUT__9326" port: "in[2]" }
	terminal	{ cell: "LUT__9334" port: "in[2]" }
 }
net {
	name: "n7122"
	terminal	{ cell: "LUT__9326" port: "out" }
	terminal	{ cell: "LUT__9346" port: "in[2]" }
	terminal	{ cell: "LUT__9350" port: "in[2]" }
	terminal	{ cell: "LUT__9354" port: "in[1]" }
	terminal	{ cell: "LUT__9358" port: "in[1]" }
	terminal	{ cell: "LUT__9367" port: "in[2]" }
	terminal	{ cell: "LUT__9371" port: "in[1]" }
	terminal	{ cell: "LUT__9375" port: "in[1]" }
	terminal	{ cell: "LUT__9379" port: "in[0]" }
 }
net {
	name: "n7123"
	terminal	{ cell: "LUT__9327" port: "out" }
	terminal	{ cell: "LUT__9328" port: "in[0]" }
 }
net {
	name: "n7124"
	terminal	{ cell: "LUT__9328" port: "out" }
	terminal	{ cell: "LUT__9330" port: "in[0]" }
 }
net {
	name: "n7125"
	terminal	{ cell: "LUT__9329" port: "out" }
	terminal	{ cell: "LUT__9330" port: "in[1]" }
	terminal	{ cell: "LUT__9338" port: "in[2]" }
 }
net {
	name: "n7126"
	terminal	{ cell: "LUT__9330" port: "out" }
	terminal	{ cell: "LUT__9346" port: "in[0]" }
	terminal	{ cell: "LUT__9350" port: "in[0]" }
	terminal	{ cell: "LUT__9354" port: "in[0]" }
	terminal	{ cell: "LUT__9358" port: "in[2]" }
	terminal	{ cell: "LUT__9367" port: "in[0]" }
	terminal	{ cell: "LUT__9371" port: "in[2]" }
	terminal	{ cell: "LUT__9375" port: "in[0]" }
	terminal	{ cell: "LUT__9379" port: "in[2]" }
 }
net {
	name: "n7127"
	terminal	{ cell: "LUT__9331" port: "out" }
	terminal	{ cell: "LUT__9332" port: "in[0]" }
 }
net {
	name: "n7128"
	terminal	{ cell: "LUT__9332" port: "out" }
	terminal	{ cell: "LUT__9334" port: "in[0]" }
 }
net {
	name: "n7129"
	terminal	{ cell: "LUT__9333" port: "out" }
	terminal	{ cell: "LUT__9334" port: "in[1]" }
	terminal	{ cell: "LUT__9344" port: "in[1]" }
 }
net {
	name: "n7130"
	terminal	{ cell: "LUT__9334" port: "out" }
	terminal	{ cell: "LUT__9346" port: "in[1]" }
	terminal	{ cell: "LUT__9350" port: "in[1]" }
	terminal	{ cell: "LUT__9354" port: "in[2]" }
	terminal	{ cell: "LUT__9358" port: "in[0]" }
	terminal	{ cell: "LUT__9367" port: "in[1]" }
	terminal	{ cell: "LUT__9371" port: "in[0]" }
	terminal	{ cell: "LUT__9375" port: "in[2]" }
	terminal	{ cell: "LUT__9379" port: "in[1]" }
 }
net {
	name: "n7131"
	terminal	{ cell: "LUT__9335" port: "out" }
	terminal	{ cell: "LUT__9336" port: "in[0]" }
	terminal	{ cell: "LUT__9340" port: "in[0]" }
 }
net {
	name: "n7132"
	terminal	{ cell: "LUT__9336" port: "out" }
	terminal	{ cell: "LUT__9338" port: "in[0]" }
 }
net {
	name: "n7133"
	terminal	{ cell: "LUT__9337" port: "out" }
	terminal	{ cell: "LUT__9338" port: "in[1]" }
 }
net {
	name: "n7134"
	terminal	{ cell: "LUT__9338" port: "out" }
	terminal	{ cell: "LUT__9345" port: "in[3]" }
	terminal	{ cell: "LUT__9349" port: "in[0]" }
	terminal	{ cell: "LUT__9353" port: "in[0]" }
	terminal	{ cell: "LUT__9356" port: "in[0]" }
	terminal	{ cell: "LUT__9359" port: "in[0]" }
	terminal	{ cell: "LUT__9361" port: "in[1]" }
 }
net {
	name: "n7135"
	terminal	{ cell: "LUT__9339" port: "out" }
	terminal	{ cell: "LUT__9340" port: "in[1]" }
 }
net {
	name: "n7136"
	terminal	{ cell: "LUT__9340" port: "out" }
	terminal	{ cell: "LUT__9345" port: "in[0]" }
	terminal	{ cell: "LUT__9351" port: "in[0]" }
	terminal	{ cell: "LUT__9359" port: "in[3]" }
 }
net {
	name: "n7137"
	terminal	{ cell: "LUT__9341" port: "out" }
	terminal	{ cell: "LUT__9342" port: "in[0]" }
 }
net {
	name: "n7138"
	terminal	{ cell: "LUT__9342" port: "out" }
	terminal	{ cell: "LUT__9345" port: "in[1]" }
	terminal	{ cell: "LUT__9348" port: "in[0]" }
	terminal	{ cell: "LUT__9359" port: "in[1]" }
 }
net {
	name: "n7139"
	terminal	{ cell: "LUT__9343" port: "out" }
	terminal	{ cell: "LUT__9344" port: "in[0]" }
 }
net {
	name: "n7140"
	terminal	{ cell: "LUT__9344" port: "out" }
	terminal	{ cell: "LUT__9345" port: "in[2]" }
	terminal	{ cell: "LUT__9348" port: "in[1]" }
	terminal	{ cell: "LUT__9351" port: "in[1]" }
	terminal	{ cell: "LUT__9359" port: "in[2]" }
 }
net {
	name: "n7141"
	terminal	{ cell: "LUT__9345" port: "out" }
	terminal	{ cell: "LUT__9346" port: "in[3]" }
	terminal	{ cell: "LUT__9381" port: "in[0]" }
	terminal	{ cell: "LUT__9382" port: "in[0]" }
	terminal	{ cell: "LUT__9383" port: "in[0]" }
 }
net {
	name: "n7142"
	terminal	{ cell: "LUT__9346" port: "out" }
	terminal	{ cell: "LUT__9347" port: "in[0]" }
 }
net {
	name: "n7143"
	terminal	{ cell: "LUT__9348" port: "out" }
	terminal	{ cell: "LUT__9349" port: "in[1]" }
	terminal	{ cell: "LUT__9353" port: "in[1]" }
	terminal	{ cell: "LUT__9356" port: "in[1]" }
	terminal	{ cell: "LUT__9361" port: "in[0]" }
 }
net {
	name: "n7144"
	terminal	{ cell: "LUT__9349" port: "out" }
	terminal	{ cell: "LUT__9352" port: "in[1]" }
	terminal	{ cell: "LUT__9373" port: "in[1]" }
	terminal	{ cell: "LUT__9377" port: "in[1]" }
	terminal	{ cell: "LUT__9380" port: "in[1]" }
 }
net {
	name: "n7145"
	terminal	{ cell: "LUT__9350" port: "out" }
	terminal	{ cell: "LUT__9352" port: "in[2]" }
	terminal	{ cell: "LUT__9357" port: "in[1]" }
	terminal	{ cell: "LUT__9366" port: "in[1]" }
	terminal	{ cell: "LUT__9381" port: "in[1]" }
 }
net {
	name: "n7146"
	terminal	{ cell: "LUT__9351" port: "out" }
	terminal	{ cell: "LUT__9352" port: "in[0]" }
	terminal	{ cell: "LUT__9355" port: "in[0]" }
	terminal	{ cell: "LUT__9357" port: "in[0]" }
	terminal	{ cell: "LUT__9362" port: "in[0]" }
	terminal	{ cell: "LUT__9363" port: "in[0]" }
	terminal	{ cell: "LUT__9365" port: "in[0]" }
	terminal	{ cell: "LUT__9366" port: "in[0]" }
	terminal	{ cell: "LUT__9369" port: "in[0]" }
	terminal	{ cell: "LUT__9370" port: "in[0]" }
	terminal	{ cell: "LUT__9372" port: "in[0]" }
	terminal	{ cell: "LUT__9373" port: "in[0]" }
	terminal	{ cell: "LUT__9374" port: "in[0]" }
	terminal	{ cell: "LUT__9376" port: "in[0]" }
	terminal	{ cell: "LUT__9377" port: "in[0]" }
	terminal	{ cell: "LUT__9378" port: "in[0]" }
	terminal	{ cell: "LUT__9380" port: "in[0]" }
 }
net {
	name: "n7147"
	terminal	{ cell: "LUT__9353" port: "out" }
	terminal	{ cell: "LUT__9355" port: "in[1]" }
	terminal	{ cell: "LUT__9363" port: "in[1]" }
	terminal	{ cell: "LUT__9366" port: "in[2]" }
	terminal	{ cell: "LUT__9370" port: "in[1]" }
	terminal	{ cell: "LUT__9374" port: "in[1]" }
	terminal	{ cell: "LUT__9378" port: "in[1]" }
 }
net {
	name: "n7148"
	terminal	{ cell: "LUT__9354" port: "out" }
	terminal	{ cell: "LUT__9355" port: "in[2]" }
	terminal	{ cell: "LUT__9364" port: "in[0]" }
	terminal	{ cell: "LUT__9365" port: "in[1]" }
 }
net {
	name: "n7149"
	terminal	{ cell: "LUT__9356" port: "out" }
	terminal	{ cell: "LUT__9357" port: "in[2]" }
	terminal	{ cell: "LUT__9372" port: "in[1]" }
	terminal	{ cell: "LUT__9376" port: "in[1]" }
 }
net {
	name: "n7150"
	terminal	{ cell: "LUT__9358" port: "out" }
	terminal	{ cell: "LUT__9360" port: "in[0]" }
	terminal	{ cell: "LUT__9362" port: "in[1]" }
	terminal	{ cell: "LUT__9363" port: "in[2]" }
 }
net {
	name: "n7151"
	terminal	{ cell: "LUT__9359" port: "out" }
	terminal	{ cell: "LUT__9360" port: "in[1]" }
	terminal	{ cell: "LUT__9364" port: "in[1]" }
	terminal	{ cell: "LUT__9368" port: "in[0]" }
	terminal	{ cell: "LUT__9384" port: "in[0]" }
 }
net {
	name: "n7152"
	terminal	{ cell: "LUT__9361" port: "out" }
	terminal	{ cell: "LUT__9362" port: "in[2]" }
	terminal	{ cell: "LUT__9365" port: "in[2]" }
	terminal	{ cell: "LUT__9369" port: "in[1]" }
 }
net {
	name: "n7153"
	terminal	{ cell: "LUT__9367" port: "out" }
	terminal	{ cell: "LUT__9368" port: "in[1]" }
	terminal	{ cell: "LUT__9369" port: "in[2]" }
	terminal	{ cell: "LUT__9370" port: "in[2]" }
 }
net {
	name: "n7154"
	terminal	{ cell: "LUT__9371" port: "out" }
	terminal	{ cell: "LUT__9372" port: "in[2]" }
	terminal	{ cell: "LUT__9373" port: "in[2]" }
	terminal	{ cell: "LUT__9374" port: "in[2]" }
	terminal	{ cell: "LUT__9382" port: "in[1]" }
 }
net {
	name: "n7155"
	terminal	{ cell: "LUT__9375" port: "out" }
	terminal	{ cell: "LUT__9376" port: "in[2]" }
	terminal	{ cell: "LUT__9377" port: "in[2]" }
	terminal	{ cell: "LUT__9378" port: "in[2]" }
	terminal	{ cell: "LUT__9383" port: "in[1]" }
 }
net {
	name: "n7156"
	terminal	{ cell: "LUT__9379" port: "out" }
	terminal	{ cell: "LUT__9380" port: "in[2]" }
	terminal	{ cell: "LUT__9384" port: "in[1]" }
 }
net {
	name: "n7208"
	terminal	{ cell: "LUT__9454" port: "out" }
	terminal	{ cell: "LUT__9455" port: "in[2]" }
 }
net {
	name: "n7209"
	terminal	{ cell: "LUT__9455" port: "out" }
	terminal	{ cell: "LUT__9456" port: "in[0]" }
	terminal	{ cell: "LUT__9457" port: "in[1]" }
 }
net {
	name: "n7210"
	terminal	{ cell: "LUT__9458" port: "out" }
	terminal	{ cell: "LUT__9465" port: "in[1]" }
 }
net {
	name: "n7211"
	terminal	{ cell: "LUT__9459" port: "out" }
	terminal	{ cell: "LUT__9465" port: "in[0]" }
 }
net {
	name: "n7212"
	terminal	{ cell: "LUT__9460" port: "out" }
	terminal	{ cell: "LUT__9463" port: "in[0]" }
 }
net {
	name: "n7213"
	terminal	{ cell: "LUT__9461" port: "out" }
	terminal	{ cell: "LUT__9463" port: "in[1]" }
 }
net {
	name: "n7214"
	terminal	{ cell: "LUT__9462" port: "out" }
	terminal	{ cell: "LUT__9463" port: "in[2]" }
 }
net {
	name: "n7215"
	terminal	{ cell: "LUT__9463" port: "out" }
	terminal	{ cell: "LUT__9465" port: "in[2]" }
 }
net {
	name: "n7216"
	terminal	{ cell: "LUT__9464" port: "out" }
	terminal	{ cell: "LUT__9465" port: "in[3]" }
 }
net {
	name: "n7217"
	terminal	{ cell: "LUT__9472" port: "out" }
	terminal	{ cell: "LUT__9474" port: "in[2]" }
 }
net {
	name: "n7218"
	terminal	{ cell: "LUT__9473" port: "out" }
	terminal	{ cell: "LUT__9474" port: "in[3]" }
 }
net {
	name: "n7219"
	terminal	{ cell: "LUT__9474" port: "out" }
	terminal	{ cell: "LUT__9476" port: "in[0]" }
 }
net {
	name: "n7220"
	terminal	{ cell: "LUT__9475" port: "out" }
	terminal	{ cell: "LUT__9476" port: "in[1]" }
 }
net {
	name: "n7221"
	terminal	{ cell: "LUT__9479" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1" port: "D" }
 }
net {
	name: "n7222"
	terminal	{ cell: "LUT__9481" port: "out" }
	terminal	{ cell: "LUT__9482" port: "in[3]" }
	terminal	{ cell: "LUT__9493" port: "in[1]" }
	terminal	{ cell: "LUT__11953" port: "in[1]" }
	terminal	{ cell: "LUT__11977" port: "in[1]" }
 }
net {
	name: "n7223"
	terminal	{ cell: "LUT__9484" port: "out" }
	terminal	{ cell: "LUT__9485" port: "in[1]" }
	terminal	{ cell: "LUT__9487" port: "in[0]" }
	terminal	{ cell: "LUT__9495" port: "in[2]" }
	terminal	{ cell: "LUT__9498" port: "in[0]" }
	terminal	{ cell: "LUT__9518" port: "in[0]" }
	terminal	{ cell: "LUT__9519" port: "in[0]" }
	terminal	{ cell: "LUT__9937" port: "in[3]" }
	terminal	{ cell: "LUT__9938" port: "in[0]" }
	terminal	{ cell: "LUT__9947" port: "in[0]" }
	terminal	{ cell: "LUT__10188" port: "in[2]" }
	terminal	{ cell: "LUT__10208" port: "in[0]" }
	terminal	{ cell: "LUT__10210" port: "in[0]" }
	terminal	{ cell: "LUT__10211" port: "in[0]" }
 }
net {
	name: "n7224"
	terminal	{ cell: "LUT__9488" port: "out" }
	terminal	{ cell: "LUT__9495" port: "in[1]" }
	terminal	{ cell: "LUT__9498" port: "in[2]" }
	terminal	{ cell: "LUT__9517" port: "in[2]" }
	terminal	{ cell: "LUT__9518" port: "in[1]" }
	terminal	{ cell: "LUT__9519" port: "in[1]" }
	terminal	{ cell: "LUT__10936" port: "in[0]" }
	terminal	{ cell: "LUT__11026" port: "in[2]" }
	terminal	{ cell: "LUT__11034" port: "in[0]" }
 }
net {
	name: "n7225"
	terminal	{ cell: "LUT__9489" port: "out" }
	terminal	{ cell: "LUT__9490" port: "in[0]" }
	terminal	{ cell: "LUT__11983" port: "in[1]" }
	terminal	{ cell: "LUT__11984" port: "in[1]" }
	terminal	{ cell: "LUT__11986" port: "in[1]" }
	terminal	{ cell: "LUT__11988" port: "in[1]" }
	terminal	{ cell: "LUT__11989" port: "in[1]" }
	terminal	{ cell: "LUT__11990" port: "in[1]" }
	terminal	{ cell: "LUT__11992" port: "in[0]" }
	terminal	{ cell: "LUT__11993" port: "in[0]" }
 }
net {
	name: "n7226"
	terminal	{ cell: "LUT__9491" port: "out" }
	terminal	{ cell: "LUT__9494" port: "in[1]" }
	terminal	{ cell: "LUT__10936" port: "in[1]" }
 }
net {
	name: "n7227"
	terminal	{ cell: "LUT__9492" port: "out" }
	terminal	{ cell: "LUT__9493" port: "in[2]" }
 }
net {
	name: "n7228"
	terminal	{ cell: "LUT__9493" port: "out" }
	terminal	{ cell: "LUT__9494" port: "in[2]" }
	terminal	{ cell: "LUT__9934" port: "in[1]" }
	terminal	{ cell: "LUT__10187" port: "in[1]" }
	terminal	{ cell: "LUT__11025" port: "in[0]" }
	terminal	{ cell: "LUT__11026" port: "in[1]" }
 }
net {
	name: "n7229"
	terminal	{ cell: "LUT__9494" port: "out" }
	terminal	{ cell: "LUT__9495" port: "in[0]" }
	terminal	{ cell: "LUT__11036" port: "in[0]" }
 }
net {
	name: "n7230"
	terminal	{ cell: "LUT__9496" port: "out" }
	terminal	{ cell: "LUT__9497" port: "in[0]" }
	terminal	{ cell: "LUT__9499" port: "in[1]" }
	terminal	{ cell: "LUT__9519" port: "in[2]" }
	terminal	{ cell: "LUT__9679" port: "in[3]" }
	terminal	{ cell: "LUT__9708" port: "in[3]" }
	terminal	{ cell: "LUT__9728" port: "in[3]" }
	terminal	{ cell: "LUT__9908" port: "in[3]" }
 }
net {
	name: "n7231"
	terminal	{ cell: "LUT__9497" port: "out" }
	terminal	{ cell: "LUT__9498" port: "in[1]" }
	terminal	{ cell: "LUT__9501" port: "in[3]" }
	terminal	{ cell: "LUT__9520" port: "in[3]" }
	terminal	{ cell: "LUT__9536" port: "in[3]" }
	terminal	{ cell: "LUT__9542" port: "in[3]" }
	terminal	{ cell: "LUT__9553" port: "in[3]" }
	terminal	{ cell: "LUT__9573" port: "in[0]" }
	terminal	{ cell: "LUT__9576" port: "in[3]" }
	terminal	{ cell: "LUT__9592" port: "in[3]" }
	terminal	{ cell: "LUT__9598" port: "in[3]" }
	terminal	{ cell: "LUT__9611" port: "in[3]" }
	terminal	{ cell: "LUT__9620" port: "in[3]" }
	terminal	{ cell: "LUT__9631" port: "in[3]" }
	terminal	{ cell: "LUT__9647" port: "in[3]" }
	terminal	{ cell: "LUT__9658" port: "in[3]" }
	terminal	{ cell: "LUT__9669" port: "in[3]" }
	terminal	{ cell: "LUT__9691" port: "in[3]" }
	terminal	{ cell: "LUT__9698" port: "in[3]" }
	terminal	{ cell: "LUT__9719" port: "in[3]" }
	terminal	{ cell: "LUT__9735" port: "in[3]" }
	terminal	{ cell: "LUT__9747" port: "in[3]" }
	terminal	{ cell: "LUT__9757" port: "in[3]" }
	terminal	{ cell: "LUT__9768" port: "in[3]" }
	terminal	{ cell: "LUT__9783" port: "in[3]" }
	terminal	{ cell: "LUT__9794" port: "in[3]" }
	terminal	{ cell: "LUT__9803" port: "in[3]" }
	terminal	{ cell: "LUT__9812" port: "in[3]" }
	terminal	{ cell: "LUT__9827" port: "in[3]" }
	terminal	{ cell: "LUT__9833" port: "in[3]" }
	terminal	{ cell: "LUT__9844" port: "in[3]" }
	terminal	{ cell: "LUT__9855" port: "in[3]" }
	terminal	{ cell: "LUT__9867" port: "in[3]" }
	terminal	{ cell: "LUT__9878" port: "in[3]" }
	terminal	{ cell: "LUT__9886" port: "in[3]" }
	terminal	{ cell: "LUT__9902" port: "in[0]" }
	terminal	{ cell: "LUT__9917" port: "in[3]" }
	terminal	{ cell: "LUT__9926" port: "in[0]" }
 }
net {
	name: "n7232"
	terminal	{ cell: "LUT__9499" port: "out" }
	terminal	{ cell: "LUT__9500" port: "in[3]" }
	terminal	{ cell: "LUT__9525" port: "in[3]" }
	terminal	{ cell: "LUT__9531" port: "in[3]" }
	terminal	{ cell: "LUT__9547" port: "in[3]" }
	terminal	{ cell: "LUT__9558" port: "in[3]" }
	terminal	{ cell: "LUT__9564" port: "in[3]" }
	terminal	{ cell: "LUT__9575" port: "in[3]" }
	terminal	{ cell: "LUT__9586" port: "in[0]" }
	terminal	{ cell: "LUT__9589" port: "in[0]" }
	terminal	{ cell: "LUT__9599" port: "in[3]" }
	terminal	{ cell: "LUT__9616" port: "in[0]" }
	terminal	{ cell: "LUT__9617" port: "in[0]" }
	terminal	{ cell: "LUT__9621" port: "in[3]" }
	terminal	{ cell: "LUT__9636" port: "in[3]" }
	terminal	{ cell: "LUT__9642" port: "in[3]" }
	terminal	{ cell: "LUT__9653" port: "in[3]" }
	terminal	{ cell: "LUT__9664" port: "in[3]" }
	terminal	{ cell: "LUT__9686" port: "in[3]" }
	terminal	{ cell: "LUT__9736" port: "in[3]" }
	terminal	{ cell: "LUT__9746" port: "in[3]" }
	terminal	{ cell: "LUT__9759" port: "in[3]" }
	terminal	{ cell: "LUT__9769" port: "in[3]" }
	terminal	{ cell: "LUT__9781" port: "in[3]" }
	terminal	{ cell: "LUT__9789" port: "in[3]" }
	terminal	{ cell: "LUT__9804" port: "in[3]" }
	terminal	{ cell: "LUT__9811" port: "in[3]" }
	terminal	{ cell: "LUT__9822" port: "in[3]" }
	terminal	{ cell: "LUT__9834" port: "in[3]" }
	terminal	{ cell: "LUT__9845" port: "in[3]" }
	terminal	{ cell: "LUT__9863" port: "in[0]" }
	terminal	{ cell: "LUT__9868" port: "in[0]" }
	terminal	{ cell: "LUT__9875" port: "in[3]" }
	terminal	{ cell: "LUT__9888" port: "in[3]" }
	terminal	{ cell: "LUT__9896" port: "in[3]" }
	terminal	{ cell: "LUT__9912" port: "in[3]" }
	terminal	{ cell: "LUT__9925" port: "in[3]" }
 }
net {
	name: "n7233"
	terminal	{ cell: "LUT__9500" port: "out" }
	terminal	{ cell: "LUT__9506" port: "in[0]" }
 }
net {
	name: "n7234"
	terminal	{ cell: "LUT__9501" port: "out" }
	terminal	{ cell: "LUT__9506" port: "in[1]" }
 }
net {
	name: "n7235"
	terminal	{ cell: "LUT__9502" port: "out" }
	terminal	{ cell: "LUT__9503" port: "in[3]" }
	terminal	{ cell: "LUT__9523" port: "in[3]" }
	terminal	{ cell: "LUT__9538" port: "in[3]" }
	terminal	{ cell: "LUT__9550" port: "in[3]" }
	terminal	{ cell: "LUT__9555" port: "in[3]" }
	terminal	{ cell: "LUT__9565" port: "in[3]" }
	terminal	{ cell: "LUT__9577" port: "in[3]" }
	terminal	{ cell: "LUT__9586" port: "in[3]" }
	terminal	{ cell: "LUT__9590" port: "in[0]" }
	terminal	{ cell: "LUT__9601" port: "in[3]" }
	terminal	{ cell: "LUT__9614" port: "in[3]" }
	terminal	{ cell: "LUT__9628" port: "in[3]" }
	terminal	{ cell: "LUT__9634" port: "in[3]" }
	terminal	{ cell: "LUT__9650" port: "in[3]" }
	terminal	{ cell: "LUT__9655" port: "in[3]" }
	terminal	{ cell: "LUT__9670" port: "in[3]" }
	terminal	{ cell: "LUT__9675" port: "in[3]" }
	terminal	{ cell: "LUT__9692" port: "in[3]" }
	terminal	{ cell: "LUT__9704" port: "in[3]" }
	terminal	{ cell: "LUT__9715" port: "in[3]" }
	terminal	{ cell: "LUT__9731" port: "in[3]" }
	terminal	{ cell: "LUT__9737" port: "in[3]" }
	terminal	{ cell: "LUT__9752" port: "in[3]" }
	terminal	{ cell: "LUT__9761" port: "in[3]" }
	terminal	{ cell: "LUT__9771" port: "in[3]" }
	terminal	{ cell: "LUT__9782" port: "in[0]" }
	terminal	{ cell: "LUT__9792" port: "in[3]" }
	terminal	{ cell: "LUT__9806" port: "in[3]" }
	terminal	{ cell: "LUT__9814" port: "in[3]" }
	terminal	{ cell: "LUT__9825" port: "in[3]" }
	terminal	{ cell: "LUT__9838" port: "in[3]" }
	terminal	{ cell: "LUT__9849" port: "in[3]" }
	terminal	{ cell: "LUT__9858" port: "in[3]" }
	terminal	{ cell: "LUT__9866" port: "in[3]" }
	terminal	{ cell: "LUT__9880" port: "in[3]" }
	terminal	{ cell: "LUT__9887" port: "in[0]" }
	terminal	{ cell: "LUT__9900" port: "in[3]" }
	terminal	{ cell: "LUT__9905" port: "in[3]" }
	terminal	{ cell: "LUT__9920" port: "in[1]" }
	terminal	{ cell: "LUT__9930" port: "in[3]" }
 }
net {
	name: "n7236"
	terminal	{ cell: "LUT__9503" port: "out" }
	terminal	{ cell: "LUT__9506" port: "in[2]" }
 }
net {
	name: "n7237"
	terminal	{ cell: "LUT__9504" port: "out" }
	terminal	{ cell: "LUT__9505" port: "in[3]" }
	terminal	{ cell: "LUT__9522" port: "in[3]" }
	terminal	{ cell: "LUT__9533" port: "in[3]" }
	terminal	{ cell: "LUT__9545" port: "in[3]" }
	terminal	{ cell: "LUT__9559" port: "in[3]" }
	terminal	{ cell: "LUT__9568" port: "in[3]" }
	terminal	{ cell: "LUT__9578" port: "in[3]" }
	terminal	{ cell: "LUT__9587" port: "in[0]" }
	terminal	{ cell: "LUT__9590" port: "in[2]" }
	terminal	{ cell: "LUT__9600" port: "in[3]" }
	terminal	{ cell: "LUT__9616" port: "in[3]" }
	terminal	{ cell: "LUT__9617" port: "in[3]" }
	terminal	{ cell: "LUT__9622" port: "in[3]" }
	terminal	{ cell: "LUT__9632" port: "in[3]" }
	terminal	{ cell: "LUT__9645" port: "in[3]" }
	terminal	{ cell: "LUT__9656" port: "in[3]" }
	terminal	{ cell: "LUT__9671" port: "in[3]" }
	terminal	{ cell: "LUT__9682" port: "in[3]" }
	terminal	{ cell: "LUT__9687" port: "in[3]" }
	terminal	{ cell: "LUT__9711" port: "in[3]" }
	terminal	{ cell: "LUT__9730" port: "in[3]" }
	terminal	{ cell: "LUT__9743" port: "in[3]" }
	terminal	{ cell: "LUT__9753" port: "in[3]" }
	terminal	{ cell: "LUT__9765" port: "in[3]" }
	terminal	{ cell: "LUT__9772" port: "in[3]" }
	terminal	{ cell: "LUT__9784" port: "in[3]" }
	terminal	{ cell: "LUT__9796" port: "in[3]" }
	terminal	{ cell: "LUT__9807" port: "in[3]" }
	terminal	{ cell: "LUT__9817" port: "in[3]" }
	terminal	{ cell: "LUT__9823" port: "in[3]" }
	terminal	{ cell: "LUT__9839" port: "in[3]" }
	terminal	{ cell: "LUT__9846" port: "in[3]" }
	terminal	{ cell: "LUT__9860" port: "in[3]" }
	terminal	{ cell: "LUT__9871" port: "in[3]" }
	terminal	{ cell: "LUT__9881" port: "in[3]" }
	terminal	{ cell: "LUT__9890" port: "in[3]" }
	terminal	{ cell: "LUT__9894" port: "in[3]" }
	terminal	{ cell: "LUT__9906" port: "in[3]" }
	terminal	{ cell: "LUT__9918" port: "in[3]" }
	terminal	{ cell: "LUT__9924" port: "in[3]" }
 }
net {
	name: "n7238"
	terminal	{ cell: "LUT__9505" port: "out" }
	terminal	{ cell: "LUT__9506" port: "in[3]" }
 }
net {
	name: "n7239"
	terminal	{ cell: "LUT__9506" port: "out" }
	terminal	{ cell: "LUT__9516" port: "in[0]" }
 }
net {
	name: "n7240"
	terminal	{ cell: "LUT__9507" port: "out" }
	terminal	{ cell: "LUT__9508" port: "in[3]" }
	terminal	{ cell: "LUT__9528" port: "in[3]" }
	terminal	{ cell: "LUT__9534" port: "in[3]" }
	terminal	{ cell: "LUT__9548" port: "in[3]" }
	terminal	{ cell: "LUT__9561" port: "in[3]" }
	terminal	{ cell: "LUT__9572" port: "in[3]" }
	terminal	{ cell: "LUT__9580" port: "in[3]" }
	terminal	{ cell: "LUT__9593" port: "in[3]" }
	terminal	{ cell: "LUT__9605" port: "in[3]" }
	terminal	{ cell: "LUT__9610" port: "in[3]" }
	terminal	{ cell: "LUT__9627" port: "in[3]" }
	terminal	{ cell: "LUT__9633" port: "in[3]" }
	terminal	{ cell: "LUT__9644" port: "in[3]" }
	terminal	{ cell: "LUT__9661" port: "in[3]" }
	terminal	{ cell: "LUT__9666" port: "in[3]" }
	terminal	{ cell: "LUT__9681" port: "in[3]" }
	terminal	{ cell: "LUT__9689" port: "in[3]" }
	terminal	{ cell: "LUT__9701" port: "in[3]" }
	terminal	{ cell: "LUT__9710" port: "in[3]" }
	terminal	{ cell: "LUT__9720" port: "in[3]" }
	terminal	{ cell: "LUT__9725" port: "in[3]" }
	terminal	{ cell: "LUT__9741" port: "in[3]" }
	terminal	{ cell: "LUT__9750" port: "in[0]" }
	terminal	{ cell: "LUT__9766" port: "in[0]" }
	terminal	{ cell: "LUT__9773" port: "in[3]" }
	terminal	{ cell: "LUT__9786" port: "in[3]" }
	terminal	{ cell: "LUT__9797" port: "in[3]" }
	terminal	{ cell: "LUT__9809" port: "in[0]" }
	terminal	{ cell: "LUT__9813" port: "in[3]" }
	terminal	{ cell: "LUT__9828" port: "in[3]" }
	terminal	{ cell: "LUT__9840" port: "in[3]" }
	terminal	{ cell: "LUT__9850" port: "in[3]" }
	terminal	{ cell: "LUT__9856" port: "in[3]" }
	terminal	{ cell: "LUT__9869" port: "in[3]" }
	terminal	{ cell: "LUT__9879" port: "in[3]" }
	terminal	{ cell: "LUT__9884" port: "in[3]" }
	terminal	{ cell: "LUT__9897" port: "in[3]" }
	terminal	{ cell: "LUT__9907" port: "in[3]" }
	terminal	{ cell: "LUT__9915" port: "in[3]" }
	terminal	{ cell: "LUT__9928" port: "in[3]" }
 }
net {
	name: "n7241"
	terminal	{ cell: "LUT__9508" port: "out" }
	terminal	{ cell: "LUT__9515" port: "in[0]" }
 }
net {
	name: "n7242"
	terminal	{ cell: "LUT__9509" port: "out" }
	terminal	{ cell: "LUT__9510" port: "in[3]" }
	terminal	{ cell: "LUT__9527" port: "in[3]" }
	terminal	{ cell: "LUT__9539" port: "in[3]" }
	terminal	{ cell: "LUT__9549" port: "in[3]" }
	terminal	{ cell: "LUT__9556" port: "in[3]" }
	terminal	{ cell: "LUT__9566" port: "in[3]" }
	terminal	{ cell: "LUT__9582" port: "in[3]" }
	terminal	{ cell: "LUT__9595" port: "in[3]" }
	terminal	{ cell: "LUT__9604" port: "in[3]" }
	terminal	{ cell: "LUT__9609" port: "in[3]" }
	terminal	{ cell: "LUT__9623" port: "in[3]" }
	terminal	{ cell: "LUT__9637" port: "in[3]" }
	terminal	{ cell: "LUT__9649" port: "in[3]" }
	terminal	{ cell: "LUT__9660" port: "in[3]" }
	terminal	{ cell: "LUT__9672" port: "in[3]" }
	terminal	{ cell: "LUT__9680" port: "in[3]" }
	terminal	{ cell: "LUT__9694" port: "in[3]" }
	terminal	{ cell: "LUT__9700" port: "in[3]" }
	terminal	{ cell: "LUT__9712" port: "in[3]" }
	terminal	{ cell: "LUT__9722" port: "in[3]" }
	terminal	{ cell: "LUT__9724" port: "in[3]" }
	terminal	{ cell: "LUT__9742" port: "in[3]" }
	terminal	{ cell: "LUT__9751" port: "in[3]" }
	terminal	{ cell: "LUT__9762" port: "in[3]" }
	terminal	{ cell: "LUT__9775" port: "in[3]" }
	terminal	{ cell: "LUT__9776" port: "in[3]" }
	terminal	{ cell: "LUT__9780" port: "in[3]" }
	terminal	{ cell: "LUT__9791" port: "in[3]" }
	terminal	{ cell: "LUT__9800" port: "in[3]" }
	terminal	{ cell: "LUT__9801" port: "in[3]" }
	terminal	{ cell: "LUT__9816" port: "in[3]" }
	terminal	{ cell: "LUT__9824" port: "in[3]" }
	terminal	{ cell: "LUT__9841" port: "in[3]" }
	terminal	{ cell: "LUT__9851" port: "in[3]" }
	terminal	{ cell: "LUT__9862" port: "in[3]" }
	terminal	{ cell: "LUT__9865" port: "in[3]" }
	terminal	{ cell: "LUT__9889" port: "in[3]" }
	terminal	{ cell: "LUT__9899" port: "in[3]" }
	terminal	{ cell: "LUT__9913" port: "in[3]" }
	terminal	{ cell: "LUT__9927" port: "in[3]" }
 }
net {
	name: "n7243"
	terminal	{ cell: "LUT__9510" port: "out" }
	terminal	{ cell: "LUT__9515" port: "in[1]" }
 }
net {
	name: "n7244"
	terminal	{ cell: "LUT__9511" port: "out" }
	terminal	{ cell: "LUT__9512" port: "in[3]" }
	terminal	{ cell: "LUT__9521" port: "in[3]" }
	terminal	{ cell: "LUT__9532" port: "in[3]" }
	terminal	{ cell: "LUT__9543" port: "in[3]" }
	terminal	{ cell: "LUT__9554" port: "in[3]" }
	terminal	{ cell: "LUT__9567" port: "in[3]" }
	terminal	{ cell: "LUT__9581" port: "in[3]" }
	terminal	{ cell: "LUT__9587" port: "in[3]" }
	terminal	{ cell: "LUT__9589" port: "in[3]" }
	terminal	{ cell: "LUT__9606" port: "in[3]" }
	terminal	{ cell: "LUT__9613" port: "in[3]" }
	terminal	{ cell: "LUT__9626" port: "in[3]" }
	terminal	{ cell: "LUT__9639" port: "in[3]" }
	terminal	{ cell: "LUT__9643" port: "in[3]" }
	terminal	{ cell: "LUT__9654" port: "in[3]" }
	terminal	{ cell: "LUT__9667" port: "in[3]" }
	terminal	{ cell: "LUT__9676" port: "in[3]" }
	terminal	{ cell: "LUT__9693" port: "in[3]" }
	terminal	{ cell: "LUT__9705" port: "in[3]" }
	terminal	{ cell: "LUT__9716" port: "in[3]" }
	terminal	{ cell: "LUT__9729" port: "in[3]" }
	terminal	{ cell: "LUT__9740" port: "in[3]" }
	terminal	{ cell: "LUT__9754" port: "in[3]" }
	terminal	{ cell: "LUT__9758" port: "in[3]" }
	terminal	{ cell: "LUT__9770" port: "in[3]" }
	terminal	{ cell: "LUT__9785" port: "in[3]" }
	terminal	{ cell: "LUT__9795" port: "in[3]" }
	terminal	{ cell: "LUT__9805" port: "in[3]" }
	terminal	{ cell: "LUT__9819" port: "in[3]" }
	terminal	{ cell: "LUT__9830" port: "in[3]" }
	terminal	{ cell: "LUT__9836" port: "in[3]" }
	terminal	{ cell: "LUT__9847" port: "in[3]" }
	terminal	{ cell: "LUT__9859" port: "in[3]" }
	terminal	{ cell: "LUT__9872" port: "in[3]" }
	terminal	{ cell: "LUT__9876" port: "in[3]" }
	terminal	{ cell: "LUT__9885" port: "in[3]" }
	terminal	{ cell: "LUT__9898" port: "in[3]" }
	terminal	{ cell: "LUT__9904" port: "in[3]" }
	terminal	{ cell: "LUT__9919" port: "in[3]" }
	terminal	{ cell: "LUT__9929" port: "in[3]" }
 }
net {
	name: "n7245"
	terminal	{ cell: "LUT__9512" port: "out" }
	terminal	{ cell: "LUT__9515" port: "in[2]" }
 }
net {
	name: "n7246"
	terminal	{ cell: "LUT__9513" port: "out" }
	terminal	{ cell: "LUT__9514" port: "in[3]" }
	terminal	{ cell: "LUT__9526" port: "in[3]" }
	terminal	{ cell: "LUT__9537" port: "in[3]" }
	terminal	{ cell: "LUT__9544" port: "in[3]" }
	terminal	{ cell: "LUT__9560" port: "in[3]" }
	terminal	{ cell: "LUT__9569" port: "in[3]" }
	terminal	{ cell: "LUT__9583" port: "in[3]" }
	terminal	{ cell: "LUT__9594" port: "in[3]" }
	terminal	{ cell: "LUT__9603" port: "in[3]" }
	terminal	{ cell: "LUT__9612" port: "in[3]" }
	terminal	{ cell: "LUT__9625" port: "in[3]" }
	terminal	{ cell: "LUT__9638" port: "in[3]" }
	terminal	{ cell: "LUT__9648" port: "in[3]" }
	terminal	{ cell: "LUT__9659" port: "in[3]" }
	terminal	{ cell: "LUT__9665" port: "in[3]" }
	terminal	{ cell: "LUT__9683" port: "in[3]" }
	terminal	{ cell: "LUT__9690" port: "in[0]" }
	terminal	{ cell: "LUT__9702" port: "in[0]" }
	terminal	{ cell: "LUT__9709" port: "in[3]" }
	terminal	{ cell: "LUT__9721" port: "in[0]" }
	terminal	{ cell: "LUT__9732" port: "in[3]" }
	terminal	{ cell: "LUT__9738" port: "in[3]" }
	terminal	{ cell: "LUT__9749" port: "in[3]" }
	terminal	{ cell: "LUT__9760" port: "in[3]" }
	terminal	{ cell: "LUT__9775" port: "in[0]" }
	terminal	{ cell: "LUT__9776" port: "in[0]" }
	terminal	{ cell: "LUT__9779" port: "in[3]" }
	terminal	{ cell: "LUT__9790" port: "in[3]" }
	terminal	{ cell: "LUT__9800" port: "in[0]" }
	terminal	{ cell: "LUT__9801" port: "in[0]" }
	terminal	{ cell: "LUT__9818" port: "in[3]" }
	terminal	{ cell: "LUT__9829" port: "in[3]" }
	terminal	{ cell: "LUT__9835" port: "in[3]" }
	terminal	{ cell: "LUT__9852" port: "in[3]" }
	terminal	{ cell: "LUT__9857" port: "in[3]" }
	terminal	{ cell: "LUT__9870" port: "in[3]" }
	terminal	{ cell: "LUT__9891" port: "in[3]" }
	terminal	{ cell: "LUT__9895" port: "in[3]" }
	terminal	{ cell: "LUT__9914" port: "in[3]" }
	terminal	{ cell: "LUT__9923" port: "in[3]" }
 }
net {
	name: "n7247"
	terminal	{ cell: "LUT__9514" port: "out" }
	terminal	{ cell: "LUT__9515" port: "in[3]" }
 }
net {
	name: "n7248"
	terminal	{ cell: "LUT__9515" port: "out" }
	terminal	{ cell: "LUT__9516" port: "in[1]" }
 }
net {
	name: "n7249"
	terminal	{ cell: "LUT__9517" port: "out" }
	terminal	{ cell: "LUT__9518" port: "in[2]" }
 }
net {
	name: "n7250"
	terminal	{ cell: "LUT__9520" port: "out" }
	terminal	{ cell: "LUT__9524" port: "in[0]" }
 }
net {
	name: "n7251"
	terminal	{ cell: "LUT__9521" port: "out" }
	terminal	{ cell: "LUT__9524" port: "in[1]" }
 }
net {
	name: "n7252"
	terminal	{ cell: "LUT__9522" port: "out" }
	terminal	{ cell: "LUT__9524" port: "in[2]" }
 }
net {
	name: "n7253"
	terminal	{ cell: "LUT__9523" port: "out" }
	terminal	{ cell: "LUT__9524" port: "in[3]" }
 }
net {
	name: "n7254"
	terminal	{ cell: "LUT__9524" port: "out" }
	terminal	{ cell: "LUT__9530" port: "in[0]" }
 }
net {
	name: "n7255"
	terminal	{ cell: "LUT__9525" port: "out" }
	terminal	{ cell: "LUT__9529" port: "in[0]" }
 }
net {
	name: "n7256"
	terminal	{ cell: "LUT__9526" port: "out" }
	terminal	{ cell: "LUT__9529" port: "in[1]" }
 }
net {
	name: "n7257"
	terminal	{ cell: "LUT__9527" port: "out" }
	terminal	{ cell: "LUT__9529" port: "in[2]" }
 }
net {
	name: "n7258"
	terminal	{ cell: "LUT__9528" port: "out" }
	terminal	{ cell: "LUT__9529" port: "in[3]" }
 }
net {
	name: "n7259"
	terminal	{ cell: "LUT__9529" port: "out" }
	terminal	{ cell: "LUT__9530" port: "in[1]" }
 }
net {
	name: "n7260"
	terminal	{ cell: "LUT__9531" port: "out" }
	terminal	{ cell: "LUT__9535" port: "in[0]" }
 }
net {
	name: "n7261"
	terminal	{ cell: "LUT__9532" port: "out" }
	terminal	{ cell: "LUT__9535" port: "in[1]" }
 }
net {
	name: "n7262"
	terminal	{ cell: "LUT__9533" port: "out" }
	terminal	{ cell: "LUT__9535" port: "in[2]" }
 }
net {
	name: "n7263"
	terminal	{ cell: "LUT__9534" port: "out" }
	terminal	{ cell: "LUT__9535" port: "in[3]" }
 }
net {
	name: "n7264"
	terminal	{ cell: "LUT__9535" port: "out" }
	terminal	{ cell: "LUT__9541" port: "in[0]" }
 }
net {
	name: "n7265"
	terminal	{ cell: "LUT__9536" port: "out" }
	terminal	{ cell: "LUT__9540" port: "in[0]" }
 }
net {
	name: "n7266"
	terminal	{ cell: "LUT__9537" port: "out" }
	terminal	{ cell: "LUT__9540" port: "in[1]" }
 }
net {
	name: "n7267"
	terminal	{ cell: "LUT__9538" port: "out" }
	terminal	{ cell: "LUT__9540" port: "in[2]" }
 }
net {
	name: "n7268"
	terminal	{ cell: "LUT__9539" port: "out" }
	terminal	{ cell: "LUT__9540" port: "in[3]" }
 }
net {
	name: "n7269"
	terminal	{ cell: "LUT__9540" port: "out" }
	terminal	{ cell: "LUT__9541" port: "in[1]" }
 }
net {
	name: "n7270"
	terminal	{ cell: "LUT__9542" port: "out" }
	terminal	{ cell: "LUT__9546" port: "in[0]" }
 }
net {
	name: "n7271"
	terminal	{ cell: "LUT__9543" port: "out" }
	terminal	{ cell: "LUT__9546" port: "in[1]" }
 }
net {
	name: "n7272"
	terminal	{ cell: "LUT__9544" port: "out" }
	terminal	{ cell: "LUT__9546" port: "in[2]" }
 }
net {
	name: "n7273"
	terminal	{ cell: "LUT__9545" port: "out" }
	terminal	{ cell: "LUT__9546" port: "in[3]" }
 }
net {
	name: "n7274"
	terminal	{ cell: "LUT__9546" port: "out" }
	terminal	{ cell: "LUT__9552" port: "in[0]" }
 }
net {
	name: "n7275"
	terminal	{ cell: "LUT__9547" port: "out" }
	terminal	{ cell: "LUT__9551" port: "in[0]" }
 }
net {
	name: "n7276"
	terminal	{ cell: "LUT__9548" port: "out" }
	terminal	{ cell: "LUT__9551" port: "in[1]" }
 }
net {
	name: "n7277"
	terminal	{ cell: "LUT__9549" port: "out" }
	terminal	{ cell: "LUT__9551" port: "in[2]" }
 }
net {
	name: "n7278"
	terminal	{ cell: "LUT__9550" port: "out" }
	terminal	{ cell: "LUT__9551" port: "in[3]" }
 }
net {
	name: "n7279"
	terminal	{ cell: "LUT__9551" port: "out" }
	terminal	{ cell: "LUT__9552" port: "in[1]" }
 }
net {
	name: "n7280"
	terminal	{ cell: "LUT__9553" port: "out" }
	terminal	{ cell: "LUT__9557" port: "in[0]" }
 }
net {
	name: "n7281"
	terminal	{ cell: "LUT__9554" port: "out" }
	terminal	{ cell: "LUT__9557" port: "in[1]" }
 }
net {
	name: "n7282"
	terminal	{ cell: "LUT__9555" port: "out" }
	terminal	{ cell: "LUT__9557" port: "in[2]" }
 }
net {
	name: "n7283"
	terminal	{ cell: "LUT__9556" port: "out" }
	terminal	{ cell: "LUT__9557" port: "in[3]" }
 }
net {
	name: "n7284"
	terminal	{ cell: "LUT__9557" port: "out" }
	terminal	{ cell: "LUT__9563" port: "in[0]" }
 }
net {
	name: "n7285"
	terminal	{ cell: "LUT__9558" port: "out" }
	terminal	{ cell: "LUT__9562" port: "in[0]" }
 }
net {
	name: "n7286"
	terminal	{ cell: "LUT__9559" port: "out" }
	terminal	{ cell: "LUT__9562" port: "in[1]" }
 }
net {
	name: "n7287"
	terminal	{ cell: "LUT__9560" port: "out" }
	terminal	{ cell: "LUT__9562" port: "in[2]" }
 }
net {
	name: "n7288"
	terminal	{ cell: "LUT__9561" port: "out" }
	terminal	{ cell: "LUT__9562" port: "in[3]" }
 }
net {
	name: "n7289"
	terminal	{ cell: "LUT__9562" port: "out" }
	terminal	{ cell: "LUT__9563" port: "in[1]" }
 }
net {
	name: "n7290"
	terminal	{ cell: "LUT__9564" port: "out" }
	terminal	{ cell: "LUT__9574" port: "in[0]" }
 }
net {
	name: "n7291"
	terminal	{ cell: "LUT__9565" port: "out" }
	terminal	{ cell: "LUT__9574" port: "in[1]" }
 }
net {
	name: "n7292"
	terminal	{ cell: "LUT__9566" port: "out" }
	terminal	{ cell: "LUT__9570" port: "in[0]" }
 }
net {
	name: "n7293"
	terminal	{ cell: "LUT__9567" port: "out" }
	terminal	{ cell: "LUT__9570" port: "in[1]" }
 }
net {
	name: "n7294"
	terminal	{ cell: "LUT__9568" port: "out" }
	terminal	{ cell: "LUT__9570" port: "in[2]" }
 }
net {
	name: "n7295"
	terminal	{ cell: "LUT__9569" port: "out" }
	terminal	{ cell: "LUT__9570" port: "in[3]" }
 }
net {
	name: "n7296"
	terminal	{ cell: "LUT__9570" port: "out" }
	terminal	{ cell: "LUT__9574" port: "in[2]" }
 }
net {
	name: "n7297"
	terminal	{ cell: "LUT__9571" port: "out" }
	terminal	{ cell: "LUT__9573" port: "in[1]" }
	terminal	{ cell: "LUT__9782" port: "in[1]" }
 }
net {
	name: "n7298"
	terminal	{ cell: "LUT__9572" port: "out" }
	terminal	{ cell: "LUT__9573" port: "in[2]" }
 }
net {
	name: "n7299"
	terminal	{ cell: "LUT__9573" port: "out" }
	terminal	{ cell: "LUT__9574" port: "in[3]" }
 }
net {
	name: "n7300"
	terminal	{ cell: "LUT__9575" port: "out" }
	terminal	{ cell: "LUT__9579" port: "in[0]" }
 }
net {
	name: "n7301"
	terminal	{ cell: "LUT__9576" port: "out" }
	terminal	{ cell: "LUT__9579" port: "in[1]" }
 }
net {
	name: "n7302"
	terminal	{ cell: "LUT__9577" port: "out" }
	terminal	{ cell: "LUT__9579" port: "in[2]" }
 }
net {
	name: "n7303"
	terminal	{ cell: "LUT__9578" port: "out" }
	terminal	{ cell: "LUT__9579" port: "in[3]" }
 }
net {
	name: "n7304"
	terminal	{ cell: "LUT__9579" port: "out" }
	terminal	{ cell: "LUT__9585" port: "in[0]" }
 }
net {
	name: "n7305"
	terminal	{ cell: "LUT__9580" port: "out" }
	terminal	{ cell: "LUT__9584" port: "in[0]" }
 }
net {
	name: "n7306"
	terminal	{ cell: "LUT__9581" port: "out" }
	terminal	{ cell: "LUT__9584" port: "in[1]" }
 }
net {
	name: "n7307"
	terminal	{ cell: "LUT__9582" port: "out" }
	terminal	{ cell: "LUT__9584" port: "in[2]" }
 }
net {
	name: "n7308"
	terminal	{ cell: "LUT__9583" port: "out" }
	terminal	{ cell: "LUT__9584" port: "in[3]" }
 }
net {
	name: "n7309"
	terminal	{ cell: "LUT__9584" port: "out" }
	terminal	{ cell: "LUT__9585" port: "in[1]" }
 }
net {
	name: "n7310"
	terminal	{ cell: "LUT__9586" port: "out" }
	terminal	{ cell: "LUT__9588" port: "in[0]" }
 }
net {
	name: "n7311"
	terminal	{ cell: "LUT__9587" port: "out" }
	terminal	{ cell: "LUT__9588" port: "in[1]" }
 }
net {
	name: "n7312"
	terminal	{ cell: "LUT__9588" port: "out" }
	terminal	{ cell: "LUT__9597" port: "in[1]" }
	terminal	{ cell: "LUT__9697" port: "in[1]" }
 }
net {
	name: "n7313"
	terminal	{ cell: "LUT__9589" port: "out" }
	terminal	{ cell: "LUT__9591" port: "in[0]" }
 }
net {
	name: "n7314"
	terminal	{ cell: "LUT__9590" port: "out" }
	terminal	{ cell: "LUT__9591" port: "in[1]" }
 }
net {
	name: "n7315"
	terminal	{ cell: "LUT__9591" port: "out" }
	terminal	{ cell: "LUT__9597" port: "in[0]" }
	terminal	{ cell: "LUT__9697" port: "in[0]" }
 }
net {
	name: "n7316"
	terminal	{ cell: "LUT__9592" port: "out" }
	terminal	{ cell: "LUT__9596" port: "in[0]" }
 }
net {
	name: "n7317"
	terminal	{ cell: "LUT__9593" port: "out" }
	terminal	{ cell: "LUT__9596" port: "in[1]" }
 }
net {
	name: "n7318"
	terminal	{ cell: "LUT__9594" port: "out" }
	terminal	{ cell: "LUT__9596" port: "in[2]" }
 }
net {
	name: "n7319"
	terminal	{ cell: "LUT__9595" port: "out" }
	terminal	{ cell: "LUT__9596" port: "in[3]" }
 }
net {
	name: "n7320"
	terminal	{ cell: "LUT__9596" port: "out" }
	terminal	{ cell: "LUT__9597" port: "in[3]" }
 }
net {
	name: "n7321"
	terminal	{ cell: "LUT__9598" port: "out" }
	terminal	{ cell: "LUT__9602" port: "in[0]" }
 }
net {
	name: "n7322"
	terminal	{ cell: "LUT__9599" port: "out" }
	terminal	{ cell: "LUT__9602" port: "in[1]" }
 }
net {
	name: "n7323"
	terminal	{ cell: "LUT__9600" port: "out" }
	terminal	{ cell: "LUT__9602" port: "in[2]" }
 }
net {
	name: "n7324"
	terminal	{ cell: "LUT__9601" port: "out" }
	terminal	{ cell: "LUT__9602" port: "in[3]" }
 }
net {
	name: "n7325"
	terminal	{ cell: "LUT__9602" port: "out" }
	terminal	{ cell: "LUT__9608" port: "in[0]" }
 }
net {
	name: "n7326"
	terminal	{ cell: "LUT__9603" port: "out" }
	terminal	{ cell: "LUT__9607" port: "in[0]" }
 }
net {
	name: "n7327"
	terminal	{ cell: "LUT__9604" port: "out" }
	terminal	{ cell: "LUT__9607" port: "in[1]" }
 }
net {
	name: "n7328"
	terminal	{ cell: "LUT__9605" port: "out" }
	terminal	{ cell: "LUT__9607" port: "in[2]" }
 }
net {
	name: "n7329"
	terminal	{ cell: "LUT__9606" port: "out" }
	terminal	{ cell: "LUT__9607" port: "in[3]" }
 }
net {
	name: "n7330"
	terminal	{ cell: "LUT__9607" port: "out" }
	terminal	{ cell: "LUT__9608" port: "in[1]" }
 }
net {
	name: "n7331"
	terminal	{ cell: "LUT__9609" port: "out" }
	terminal	{ cell: "LUT__9619" port: "in[0]" }
 }
net {
	name: "n7332"
	terminal	{ cell: "LUT__9610" port: "out" }
	terminal	{ cell: "LUT__9619" port: "in[1]" }
 }
net {
	name: "n7333"
	terminal	{ cell: "LUT__9611" port: "out" }
	terminal	{ cell: "LUT__9615" port: "in[0]" }
 }
net {
	name: "n7334"
	terminal	{ cell: "LUT__9612" port: "out" }
	terminal	{ cell: "LUT__9615" port: "in[1]" }
 }
net {
	name: "n7335"
	terminal	{ cell: "LUT__9613" port: "out" }
	terminal	{ cell: "LUT__9615" port: "in[2]" }
 }
net {
	name: "n7336"
	terminal	{ cell: "LUT__9614" port: "out" }
	terminal	{ cell: "LUT__9615" port: "in[3]" }
 }
net {
	name: "n7337"
	terminal	{ cell: "LUT__9615" port: "out" }
	terminal	{ cell: "LUT__9619" port: "in[3]" }
 }
net {
	name: "n7338"
	terminal	{ cell: "LUT__9616" port: "out" }
	terminal	{ cell: "LUT__9618" port: "in[1]" }
	terminal	{ cell: "LUT__9715" port: "in[2]" }
 }
net {
	name: "n7339"
	terminal	{ cell: "LUT__9617" port: "out" }
	terminal	{ cell: "LUT__9618" port: "in[0]" }
	terminal	{ cell: "LUT__9716" port: "in[2]" }
 }
net {
	name: "n7340"
	terminal	{ cell: "LUT__9618" port: "out" }
	terminal	{ cell: "LUT__9619" port: "in[2]" }
 }
net {
	name: "n7341"
	terminal	{ cell: "LUT__9620" port: "out" }
	terminal	{ cell: "LUT__9624" port: "in[0]" }
 }
net {
	name: "n7342"
	terminal	{ cell: "LUT__9621" port: "out" }
	terminal	{ cell: "LUT__9624" port: "in[1]" }
 }
net {
	name: "n7343"
	terminal	{ cell: "LUT__9622" port: "out" }
	terminal	{ cell: "LUT__9624" port: "in[2]" }
 }
net {
	name: "n7344"
	terminal	{ cell: "LUT__9623" port: "out" }
	terminal	{ cell: "LUT__9624" port: "in[3]" }
 }
net {
	name: "n7345"
	terminal	{ cell: "LUT__9624" port: "out" }
	terminal	{ cell: "LUT__9630" port: "in[0]" }
 }
net {
	name: "n7346"
	terminal	{ cell: "LUT__9625" port: "out" }
	terminal	{ cell: "LUT__9629" port: "in[0]" }
 }
net {
	name: "n7347"
	terminal	{ cell: "LUT__9626" port: "out" }
	terminal	{ cell: "LUT__9629" port: "in[1]" }
 }
net {
	name: "n7348"
	terminal	{ cell: "LUT__9627" port: "out" }
	terminal	{ cell: "LUT__9629" port: "in[2]" }
 }
net {
	name: "n7349"
	terminal	{ cell: "LUT__9628" port: "out" }
	terminal	{ cell: "LUT__9629" port: "in[3]" }
 }
net {
	name: "n7350"
	terminal	{ cell: "LUT__9629" port: "out" }
	terminal	{ cell: "LUT__9630" port: "in[1]" }
 }
net {
	name: "n7351"
	terminal	{ cell: "LUT__9631" port: "out" }
	terminal	{ cell: "LUT__9635" port: "in[0]" }
 }
net {
	name: "n7352"
	terminal	{ cell: "LUT__9632" port: "out" }
	terminal	{ cell: "LUT__9635" port: "in[1]" }
 }
net {
	name: "n7353"
	terminal	{ cell: "LUT__9633" port: "out" }
	terminal	{ cell: "LUT__9635" port: "in[2]" }
 }
net {
	name: "n7354"
	terminal	{ cell: "LUT__9634" port: "out" }
	terminal	{ cell: "LUT__9635" port: "in[3]" }
 }
net {
	name: "n7355"
	terminal	{ cell: "LUT__9635" port: "out" }
	terminal	{ cell: "LUT__9641" port: "in[0]" }
 }
net {
	name: "n7356"
	terminal	{ cell: "LUT__9636" port: "out" }
	terminal	{ cell: "LUT__9640" port: "in[0]" }
 }
net {
	name: "n7357"
	terminal	{ cell: "LUT__9637" port: "out" }
	terminal	{ cell: "LUT__9640" port: "in[1]" }
 }
net {
	name: "n7358"
	terminal	{ cell: "LUT__9638" port: "out" }
	terminal	{ cell: "LUT__9640" port: "in[2]" }
 }
net {
	name: "n7359"
	terminal	{ cell: "LUT__9639" port: "out" }
	terminal	{ cell: "LUT__9640" port: "in[3]" }
 }
net {
	name: "n7360"
	terminal	{ cell: "LUT__9640" port: "out" }
	terminal	{ cell: "LUT__9641" port: "in[1]" }
 }
net {
	name: "n7361"
	terminal	{ cell: "LUT__9642" port: "out" }
	terminal	{ cell: "LUT__9646" port: "in[0]" }
 }
net {
	name: "n7362"
	terminal	{ cell: "LUT__9643" port: "out" }
	terminal	{ cell: "LUT__9646" port: "in[1]" }
 }
net {
	name: "n7363"
	terminal	{ cell: "LUT__9644" port: "out" }
	terminal	{ cell: "LUT__9646" port: "in[2]" }
 }
net {
	name: "n7364"
	terminal	{ cell: "LUT__9645" port: "out" }
	terminal	{ cell: "LUT__9646" port: "in[3]" }
 }
net {
	name: "n7365"
	terminal	{ cell: "LUT__9646" port: "out" }
	terminal	{ cell: "LUT__9652" port: "in[0]" }
 }
net {
	name: "n7366"
	terminal	{ cell: "LUT__9647" port: "out" }
	terminal	{ cell: "LUT__9651" port: "in[0]" }
 }
net {
	name: "n7367"
	terminal	{ cell: "LUT__9648" port: "out" }
	terminal	{ cell: "LUT__9651" port: "in[1]" }
 }
net {
	name: "n7368"
	terminal	{ cell: "LUT__9649" port: "out" }
	terminal	{ cell: "LUT__9651" port: "in[2]" }
 }
net {
	name: "n7369"
	terminal	{ cell: "LUT__9650" port: "out" }
	terminal	{ cell: "LUT__9651" port: "in[3]" }
 }
net {
	name: "n7370"
	terminal	{ cell: "LUT__9651" port: "out" }
	terminal	{ cell: "LUT__9652" port: "in[1]" }
 }
net {
	name: "n7371"
	terminal	{ cell: "LUT__9653" port: "out" }
	terminal	{ cell: "LUT__9657" port: "in[0]" }
 }
net {
	name: "n7372"
	terminal	{ cell: "LUT__9654" port: "out" }
	terminal	{ cell: "LUT__9657" port: "in[1]" }
 }
net {
	name: "n7373"
	terminal	{ cell: "LUT__9655" port: "out" }
	terminal	{ cell: "LUT__9657" port: "in[2]" }
 }
net {
	name: "n7374"
	terminal	{ cell: "LUT__9656" port: "out" }
	terminal	{ cell: "LUT__9657" port: "in[3]" }
 }
net {
	name: "n7375"
	terminal	{ cell: "LUT__9657" port: "out" }
	terminal	{ cell: "LUT__9663" port: "in[0]" }
 }
net {
	name: "n7376"
	terminal	{ cell: "LUT__9658" port: "out" }
	terminal	{ cell: "LUT__9662" port: "in[0]" }
 }
net {
	name: "n7377"
	terminal	{ cell: "LUT__9659" port: "out" }
	terminal	{ cell: "LUT__9662" port: "in[1]" }
 }
net {
	name: "n7378"
	terminal	{ cell: "LUT__9660" port: "out" }
	terminal	{ cell: "LUT__9662" port: "in[2]" }
 }
net {
	name: "n7379"
	terminal	{ cell: "LUT__9661" port: "out" }
	terminal	{ cell: "LUT__9662" port: "in[3]" }
 }
net {
	name: "n7380"
	terminal	{ cell: "LUT__9662" port: "out" }
	terminal	{ cell: "LUT__9663" port: "in[1]" }
 }
net {
	name: "n7381"
	terminal	{ cell: "LUT__9664" port: "out" }
	terminal	{ cell: "LUT__9668" port: "in[0]" }
 }
net {
	name: "n7382"
	terminal	{ cell: "LUT__9665" port: "out" }
	terminal	{ cell: "LUT__9668" port: "in[1]" }
 }
net {
	name: "n7383"
	terminal	{ cell: "LUT__9666" port: "out" }
	terminal	{ cell: "LUT__9668" port: "in[2]" }
 }
net {
	name: "n7384"
	terminal	{ cell: "LUT__9667" port: "out" }
	terminal	{ cell: "LUT__9668" port: "in[3]" }
 }
net {
	name: "n7385"
	terminal	{ cell: "LUT__9668" port: "out" }
	terminal	{ cell: "LUT__9674" port: "in[0]" }
 }
net {
	name: "n7386"
	terminal	{ cell: "LUT__9669" port: "out" }
	terminal	{ cell: "LUT__9673" port: "in[0]" }
 }
net {
	name: "n7387"
	terminal	{ cell: "LUT__9670" port: "out" }
	terminal	{ cell: "LUT__9673" port: "in[1]" }
 }
net {
	name: "n7388"
	terminal	{ cell: "LUT__9671" port: "out" }
	terminal	{ cell: "LUT__9673" port: "in[2]" }
 }
net {
	name: "n7389"
	terminal	{ cell: "LUT__9672" port: "out" }
	terminal	{ cell: "LUT__9673" port: "in[3]" }
 }
net {
	name: "n7390"
	terminal	{ cell: "LUT__9673" port: "out" }
	terminal	{ cell: "LUT__9674" port: "in[1]" }
 }
net {
	name: "n7391"
	terminal	{ cell: "LUT__9675" port: "out" }
	terminal	{ cell: "LUT__9685" port: "in[0]" }
 }
net {
	name: "n7392"
	terminal	{ cell: "LUT__9676" port: "out" }
	terminal	{ cell: "LUT__9685" port: "in[1]" }
 }
net {
	name: "n7393"
	terminal	{ cell: "LUT__9677" port: "out" }
	terminal	{ cell: "LUT__9679" port: "in[1]" }
 }
net {
	name: "n7394"
	terminal	{ cell: "LUT__9678" port: "out" }
	terminal	{ cell: "LUT__9679" port: "in[0]" }
	terminal	{ cell: "LUT__9887" port: "in[1]" }
 }
net {
	name: "n7395"
	terminal	{ cell: "LUT__9679" port: "out" }
	terminal	{ cell: "LUT__9685" port: "in[2]" }
 }
net {
	name: "n7396"
	terminal	{ cell: "LUT__9680" port: "out" }
	terminal	{ cell: "LUT__9684" port: "in[0]" }
 }
net {
	name: "n7397"
	terminal	{ cell: "LUT__9681" port: "out" }
	terminal	{ cell: "LUT__9684" port: "in[1]" }
 }
net {
	name: "n7398"
	terminal	{ cell: "LUT__9682" port: "out" }
	terminal	{ cell: "LUT__9684" port: "in[2]" }
 }
net {
	name: "n7399"
	terminal	{ cell: "LUT__9683" port: "out" }
	terminal	{ cell: "LUT__9684" port: "in[3]" }
 }
net {
	name: "n7400"
	terminal	{ cell: "LUT__9684" port: "out" }
	terminal	{ cell: "LUT__9685" port: "in[3]" }
 }
net {
	name: "n7401"
	terminal	{ cell: "LUT__9686" port: "out" }
	terminal	{ cell: "LUT__9696" port: "in[0]" }
 }
net {
	name: "n7402"
	terminal	{ cell: "LUT__9687" port: "out" }
	terminal	{ cell: "LUT__9696" port: "in[1]" }
 }
net {
	name: "n7403"
	terminal	{ cell: "LUT__9688" port: "out" }
	terminal	{ cell: "LUT__9690" port: "in[1]" }
	terminal	{ cell: "LUT__9902" port: "in[1]" }
 }
net {
	name: "n7404"
	terminal	{ cell: "LUT__9689" port: "out" }
	terminal	{ cell: "LUT__9690" port: "in[2]" }
 }
net {
	name: "n7405"
	terminal	{ cell: "LUT__9690" port: "out" }
	terminal	{ cell: "LUT__9696" port: "in[2]" }
 }
net {
	name: "n7406"
	terminal	{ cell: "LUT__9691" port: "out" }
	terminal	{ cell: "LUT__9695" port: "in[0]" }
 }
net {
	name: "n7407"
	terminal	{ cell: "LUT__9692" port: "out" }
	terminal	{ cell: "LUT__9695" port: "in[1]" }
 }
net {
	name: "n7408"
	terminal	{ cell: "LUT__9693" port: "out" }
	terminal	{ cell: "LUT__9695" port: "in[2]" }
 }
net {
	name: "n7409"
	terminal	{ cell: "LUT__9694" port: "out" }
	terminal	{ cell: "LUT__9695" port: "in[3]" }
 }
net {
	name: "n7410"
	terminal	{ cell: "LUT__9695" port: "out" }
	terminal	{ cell: "LUT__9696" port: "in[3]" }
 }
net {
	name: "n7411"
	terminal	{ cell: "LUT__9697" port: "out" }
	terminal	{ cell: "LUT__9703" port: "in[1]" }
 }
net {
	name: "n7412"
	terminal	{ cell: "LUT__9698" port: "out" }
	terminal	{ cell: "LUT__9703" port: "in[0]" }
 }
net {
	name: "n7413"
	terminal	{ cell: "LUT__9699" port: "out" }
	terminal	{ cell: "LUT__9702" port: "in[1]" }
	terminal	{ cell: "LUT__9908" port: "in[0]" }
 }
net {
	name: "n7414"
	terminal	{ cell: "LUT__9700" port: "out" }
	terminal	{ cell: "LUT__9702" port: "in[2]" }
 }
net {
	name: "n7415"
	terminal	{ cell: "LUT__9701" port: "out" }
	terminal	{ cell: "LUT__9702" port: "in[3]" }
 }
net {
	name: "n7416"
	terminal	{ cell: "LUT__9702" port: "out" }
	terminal	{ cell: "LUT__9703" port: "in[2]" }
 }
net {
	name: "n7417"
	terminal	{ cell: "LUT__9704" port: "out" }
	terminal	{ cell: "LUT__9714" port: "in[0]" }
 }
net {
	name: "n7418"
	terminal	{ cell: "LUT__9705" port: "out" }
	terminal	{ cell: "LUT__9714" port: "in[1]" }
 }
net {
	name: "n7419"
	terminal	{ cell: "LUT__9706" port: "out" }
	terminal	{ cell: "LUT__9708" port: "in[1]" }
 }
net {
	name: "n7420"
	terminal	{ cell: "LUT__9707" port: "out" }
	terminal	{ cell: "LUT__9708" port: "in[0]" }
	terminal	{ cell: "LUT__9920" port: "in[0]" }
 }
net {
	name: "n7421"
	terminal	{ cell: "LUT__9708" port: "out" }
	terminal	{ cell: "LUT__9714" port: "in[2]" }
 }
net {
	name: "n7422"
	terminal	{ cell: "LUT__9709" port: "out" }
	terminal	{ cell: "LUT__9713" port: "in[0]" }
 }
net {
	name: "n7423"
	terminal	{ cell: "LUT__9710" port: "out" }
	terminal	{ cell: "LUT__9713" port: "in[1]" }
 }
net {
	name: "n7424"
	terminal	{ cell: "LUT__9711" port: "out" }
	terminal	{ cell: "LUT__9713" port: "in[2]" }
 }
net {
	name: "n7425"
	terminal	{ cell: "LUT__9712" port: "out" }
	terminal	{ cell: "LUT__9713" port: "in[3]" }
 }
net {
	name: "n7426"
	terminal	{ cell: "LUT__9713" port: "out" }
	terminal	{ cell: "LUT__9714" port: "in[3]" }
 }
net {
	name: "n7427"
	terminal	{ cell: "LUT__9715" port: "out" }
	terminal	{ cell: "LUT__9717" port: "in[2]" }
 }
net {
	name: "n7428"
	terminal	{ cell: "LUT__9716" port: "out" }
	terminal	{ cell: "LUT__9717" port: "in[3]" }
 }
net {
	name: "n7429"
	terminal	{ cell: "LUT__9717" port: "out" }
	terminal	{ cell: "LUT__9723" port: "in[2]" }
 }
net {
	name: "n7430"
	terminal	{ cell: "LUT__9718" port: "out" }
	terminal	{ cell: "LUT__9721" port: "in[1]" }
	terminal	{ cell: "LUT__9926" port: "in[1]" }
 }
net {
	name: "n7431"
	terminal	{ cell: "LUT__9719" port: "out" }
	terminal	{ cell: "LUT__9721" port: "in[2]" }
 }
net {
	name: "n7432"
	terminal	{ cell: "LUT__9720" port: "out" }
	terminal	{ cell: "LUT__9721" port: "in[3]" }
 }
net {
	name: "n7433"
	terminal	{ cell: "LUT__9721" port: "out" }
	terminal	{ cell: "LUT__9723" port: "in[1]" }
 }
net {
	name: "n7434"
	terminal	{ cell: "LUT__9722" port: "out" }
	terminal	{ cell: "LUT__9723" port: "in[0]" }
 }
net {
	name: "n7435"
	terminal	{ cell: "LUT__9724" port: "out" }
	terminal	{ cell: "LUT__9734" port: "in[0]" }
 }
net {
	name: "n7436"
	terminal	{ cell: "LUT__9725" port: "out" }
	terminal	{ cell: "LUT__9734" port: "in[1]" }
 }
net {
	name: "n7437"
	terminal	{ cell: "LUT__9726" port: "out" }
	terminal	{ cell: "LUT__9728" port: "in[1]" }
 }
net {
	name: "n7438"
	terminal	{ cell: "LUT__9727" port: "out" }
	terminal	{ cell: "LUT__9728" port: "in[0]" }
 }
net {
	name: "n7439"
	terminal	{ cell: "LUT__9728" port: "out" }
	terminal	{ cell: "LUT__9734" port: "in[2]" }
 }
net {
	name: "n7440"
	terminal	{ cell: "LUT__9729" port: "out" }
	terminal	{ cell: "LUT__9733" port: "in[0]" }
 }
net {
	name: "n7441"
	terminal	{ cell: "LUT__9730" port: "out" }
	terminal	{ cell: "LUT__9733" port: "in[1]" }
 }
net {
	name: "n7442"
	terminal	{ cell: "LUT__9731" port: "out" }
	terminal	{ cell: "LUT__9733" port: "in[2]" }
 }
net {
	name: "n7443"
	terminal	{ cell: "LUT__9732" port: "out" }
	terminal	{ cell: "LUT__9733" port: "in[3]" }
 }
net {
	name: "n7444"
	terminal	{ cell: "LUT__9733" port: "out" }
	terminal	{ cell: "LUT__9734" port: "in[3]" }
 }
net {
	name: "n7445"
	terminal	{ cell: "LUT__9735" port: "out" }
	terminal	{ cell: "LUT__9739" port: "in[0]" }
 }
net {
	name: "n7446"
	terminal	{ cell: "LUT__9736" port: "out" }
	terminal	{ cell: "LUT__9739" port: "in[1]" }
 }
net {
	name: "n7447"
	terminal	{ cell: "LUT__9737" port: "out" }
	terminal	{ cell: "LUT__9739" port: "in[2]" }
 }
net {
	name: "n7448"
	terminal	{ cell: "LUT__9738" port: "out" }
	terminal	{ cell: "LUT__9739" port: "in[3]" }
 }
net {
	name: "n7449"
	terminal	{ cell: "LUT__9739" port: "out" }
	terminal	{ cell: "LUT__9745" port: "in[0]" }
 }
net {
	name: "n7450"
	terminal	{ cell: "LUT__9740" port: "out" }
	terminal	{ cell: "LUT__9744" port: "in[0]" }
 }
net {
	name: "n7451"
	terminal	{ cell: "LUT__9741" port: "out" }
	terminal	{ cell: "LUT__9744" port: "in[1]" }
 }
net {
	name: "n7452"
	terminal	{ cell: "LUT__9742" port: "out" }
	terminal	{ cell: "LUT__9744" port: "in[2]" }
 }
net {
	name: "n7453"
	terminal	{ cell: "LUT__9743" port: "out" }
	terminal	{ cell: "LUT__9744" port: "in[3]" }
 }
net {
	name: "n7454"
	terminal	{ cell: "LUT__9744" port: "out" }
	terminal	{ cell: "LUT__9745" port: "in[1]" }
 }
net {
	name: "n7455"
	terminal	{ cell: "LUT__9746" port: "out" }
	terminal	{ cell: "LUT__9756" port: "in[0]" }
 }
net {
	name: "n7456"
	terminal	{ cell: "LUT__9747" port: "out" }
	terminal	{ cell: "LUT__9756" port: "in[1]" }
 }
net {
	name: "n7457"
	terminal	{ cell: "LUT__9748" port: "out" }
	terminal	{ cell: "LUT__9750" port: "in[1]" }
	terminal	{ cell: "LUT__9863" port: "in[1]" }
 }
net {
	name: "n7458"
	terminal	{ cell: "LUT__9749" port: "out" }
	terminal	{ cell: "LUT__9750" port: "in[2]" }
 }
net {
	name: "n7459"
	terminal	{ cell: "LUT__9750" port: "out" }
	terminal	{ cell: "LUT__9756" port: "in[2]" }
 }
net {
	name: "n7460"
	terminal	{ cell: "LUT__9751" port: "out" }
	terminal	{ cell: "LUT__9755" port: "in[0]" }
 }
net {
	name: "n7461"
	terminal	{ cell: "LUT__9752" port: "out" }
	terminal	{ cell: "LUT__9755" port: "in[1]" }
 }
net {
	name: "n7462"
	terminal	{ cell: "LUT__9753" port: "out" }
	terminal	{ cell: "LUT__9755" port: "in[2]" }
 }
net {
	name: "n7463"
	terminal	{ cell: "LUT__9754" port: "out" }
	terminal	{ cell: "LUT__9755" port: "in[3]" }
 }
net {
	name: "n7464"
	terminal	{ cell: "LUT__9755" port: "out" }
	terminal	{ cell: "LUT__9756" port: "in[3]" }
 }
net {
	name: "n7465"
	terminal	{ cell: "LUT__9757" port: "out" }
	terminal	{ cell: "LUT__9767" port: "in[0]" }
 }
net {
	name: "n7466"
	terminal	{ cell: "LUT__9758" port: "out" }
	terminal	{ cell: "LUT__9767" port: "in[1]" }
 }
net {
	name: "n7467"
	terminal	{ cell: "LUT__9759" port: "out" }
	terminal	{ cell: "LUT__9763" port: "in[0]" }
 }
net {
	name: "n7468"
	terminal	{ cell: "LUT__9760" port: "out" }
	terminal	{ cell: "LUT__9763" port: "in[1]" }
 }
net {
	name: "n7469"
	terminal	{ cell: "LUT__9761" port: "out" }
	terminal	{ cell: "LUT__9763" port: "in[2]" }
 }
net {
	name: "n7470"
	terminal	{ cell: "LUT__9762" port: "out" }
	terminal	{ cell: "LUT__9763" port: "in[3]" }
 }
net {
	name: "n7471"
	terminal	{ cell: "LUT__9763" port: "out" }
	terminal	{ cell: "LUT__9767" port: "in[2]" }
 }
net {
	name: "n7472"
	terminal	{ cell: "LUT__9764" port: "out" }
	terminal	{ cell: "LUT__9766" port: "in[1]" }
	terminal	{ cell: "LUT__9868" port: "in[1]" }
 }
net {
	name: "n7473"
	terminal	{ cell: "LUT__9765" port: "out" }
	terminal	{ cell: "LUT__9766" port: "in[2]" }
 }
net {
	name: "n7474"
	terminal	{ cell: "LUT__9766" port: "out" }
	terminal	{ cell: "LUT__9767" port: "in[3]" }
 }
net {
	name: "n7475"
	terminal	{ cell: "LUT__9768" port: "out" }
	terminal	{ cell: "LUT__9778" port: "in[0]" }
 }
net {
	name: "n7476"
	terminal	{ cell: "LUT__9769" port: "out" }
	terminal	{ cell: "LUT__9778" port: "in[1]" }
 }
net {
	name: "n7477"
	terminal	{ cell: "LUT__9770" port: "out" }
	terminal	{ cell: "LUT__9774" port: "in[0]" }
 }
net {
	name: "n7478"
	terminal	{ cell: "LUT__9771" port: "out" }
	terminal	{ cell: "LUT__9774" port: "in[1]" }
 }
net {
	name: "n7479"
	terminal	{ cell: "LUT__9772" port: "out" }
	terminal	{ cell: "LUT__9774" port: "in[2]" }
 }
net {
	name: "n7480"
	terminal	{ cell: "LUT__9773" port: "out" }
	terminal	{ cell: "LUT__9774" port: "in[3]" }
 }
net {
	name: "n7481"
	terminal	{ cell: "LUT__9774" port: "out" }
	terminal	{ cell: "LUT__9778" port: "in[3]" }
 }
net {
	name: "n7482"
	terminal	{ cell: "LUT__9775" port: "out" }
	terminal	{ cell: "LUT__9777" port: "in[1]" }
	terminal	{ cell: "LUT__9877" port: "in[1]" }
 }
net {
	name: "n7483"
	terminal	{ cell: "LUT__9776" port: "out" }
	terminal	{ cell: "LUT__9777" port: "in[0]" }
	terminal	{ cell: "LUT__9877" port: "in[0]" }
 }
net {
	name: "n7484"
	terminal	{ cell: "LUT__9777" port: "out" }
	terminal	{ cell: "LUT__9778" port: "in[2]" }
 }
net {
	name: "n7485"
	terminal	{ cell: "LUT__9779" port: "out" }
	terminal	{ cell: "LUT__9788" port: "in[0]" }
 }
net {
	name: "n7486"
	terminal	{ cell: "LUT__9780" port: "out" }
	terminal	{ cell: "LUT__9788" port: "in[1]" }
 }
net {
	name: "n7487"
	terminal	{ cell: "LUT__9781" port: "out" }
	terminal	{ cell: "LUT__9782" port: "in[2]" }
 }
net {
	name: "n7488"
	terminal	{ cell: "LUT__9782" port: "out" }
	terminal	{ cell: "LUT__9788" port: "in[2]" }
 }
net {
	name: "n7489"
	terminal	{ cell: "LUT__9783" port: "out" }
	terminal	{ cell: "LUT__9787" port: "in[0]" }
 }
net {
	name: "n7490"
	terminal	{ cell: "LUT__9784" port: "out" }
	terminal	{ cell: "LUT__9787" port: "in[1]" }
 }
net {
	name: "n7491"
	terminal	{ cell: "LUT__9785" port: "out" }
	terminal	{ cell: "LUT__9787" port: "in[2]" }
 }
net {
	name: "n7492"
	terminal	{ cell: "LUT__9786" port: "out" }
	terminal	{ cell: "LUT__9787" port: "in[3]" }
 }
net {
	name: "n7493"
	terminal	{ cell: "LUT__9787" port: "out" }
	terminal	{ cell: "LUT__9788" port: "in[3]" }
 }
net {
	name: "n7494"
	terminal	{ cell: "LUT__9789" port: "out" }
	terminal	{ cell: "LUT__9793" port: "in[0]" }
 }
net {
	name: "n7495"
	terminal	{ cell: "LUT__9790" port: "out" }
	terminal	{ cell: "LUT__9793" port: "in[1]" }
 }
net {
	name: "n7496"
	terminal	{ cell: "LUT__9791" port: "out" }
	terminal	{ cell: "LUT__9793" port: "in[2]" }
 }
net {
	name: "n7497"
	terminal	{ cell: "LUT__9792" port: "out" }
	terminal	{ cell: "LUT__9793" port: "in[3]" }
 }
net {
	name: "n7498"
	terminal	{ cell: "LUT__9793" port: "out" }
	terminal	{ cell: "LUT__9799" port: "in[0]" }
 }
net {
	name: "n7499"
	terminal	{ cell: "LUT__9794" port: "out" }
	terminal	{ cell: "LUT__9798" port: "in[0]" }
 }
net {
	name: "n7500"
	terminal	{ cell: "LUT__9795" port: "out" }
	terminal	{ cell: "LUT__9798" port: "in[1]" }
 }
net {
	name: "n7501"
	terminal	{ cell: "LUT__9796" port: "out" }
	terminal	{ cell: "LUT__9798" port: "in[2]" }
 }
net {
	name: "n7502"
	terminal	{ cell: "LUT__9797" port: "out" }
	terminal	{ cell: "LUT__9798" port: "in[3]" }
 }
net {
	name: "n7503"
	terminal	{ cell: "LUT__9798" port: "out" }
	terminal	{ cell: "LUT__9799" port: "in[1]" }
 }
net {
	name: "n7504"
	terminal	{ cell: "LUT__9800" port: "out" }
	terminal	{ cell: "LUT__9810" port: "in[1]" }
	terminal	{ cell: "LUT__9910" port: "in[1]" }
 }
net {
	name: "n7505"
	terminal	{ cell: "LUT__9801" port: "out" }
	terminal	{ cell: "LUT__9810" port: "in[0]" }
	terminal	{ cell: "LUT__9910" port: "in[0]" }
 }
net {
	name: "n7506"
	terminal	{ cell: "LUT__9802" port: "out" }
	terminal	{ cell: "LUT__9809" port: "in[1]" }
	terminal	{ cell: "LUT__9908" port: "in[1]" }
 }
net {
	name: "n7507"
	terminal	{ cell: "LUT__9803" port: "out" }
	terminal	{ cell: "LUT__9809" port: "in[2]" }
 }
net {
	name: "n7508"
	terminal	{ cell: "LUT__9804" port: "out" }
	terminal	{ cell: "LUT__9808" port: "in[0]" }
 }
net {
	name: "n7509"
	terminal	{ cell: "LUT__9805" port: "out" }
	terminal	{ cell: "LUT__9808" port: "in[1]" }
 }
net {
	name: "n7510"
	terminal	{ cell: "LUT__9806" port: "out" }
	terminal	{ cell: "LUT__9808" port: "in[2]" }
 }
net {
	name: "n7511"
	terminal	{ cell: "LUT__9807" port: "out" }
	terminal	{ cell: "LUT__9808" port: "in[3]" }
 }
net {
	name: "n7512"
	terminal	{ cell: "LUT__9808" port: "out" }
	terminal	{ cell: "LUT__9809" port: "in[3]" }
 }
net {
	name: "n7513"
	terminal	{ cell: "LUT__9809" port: "out" }
	terminal	{ cell: "LUT__9810" port: "in[3]" }
 }
net {
	name: "n7514"
	terminal	{ cell: "LUT__9811" port: "out" }
	terminal	{ cell: "LUT__9815" port: "in[0]" }
 }
net {
	name: "n7515"
	terminal	{ cell: "LUT__9812" port: "out" }
	terminal	{ cell: "LUT__9815" port: "in[1]" }
 }
net {
	name: "n7516"
	terminal	{ cell: "LUT__9813" port: "out" }
	terminal	{ cell: "LUT__9815" port: "in[2]" }
 }
net {
	name: "n7517"
	terminal	{ cell: "LUT__9814" port: "out" }
	terminal	{ cell: "LUT__9815" port: "in[3]" }
 }
net {
	name: "n7518"
	terminal	{ cell: "LUT__9815" port: "out" }
	terminal	{ cell: "LUT__9821" port: "in[0]" }
 }
net {
	name: "n7519"
	terminal	{ cell: "LUT__9816" port: "out" }
	terminal	{ cell: "LUT__9820" port: "in[0]" }
 }
net {
	name: "n7520"
	terminal	{ cell: "LUT__9817" port: "out" }
	terminal	{ cell: "LUT__9820" port: "in[1]" }
 }
net {
	name: "n7521"
	terminal	{ cell: "LUT__9818" port: "out" }
	terminal	{ cell: "LUT__9820" port: "in[2]" }
 }
net {
	name: "n7522"
	terminal	{ cell: "LUT__9819" port: "out" }
	terminal	{ cell: "LUT__9820" port: "in[3]" }
 }
net {
	name: "n7523"
	terminal	{ cell: "LUT__9820" port: "out" }
	terminal	{ cell: "LUT__9821" port: "in[1]" }
 }
net {
	name: "n7524"
	terminal	{ cell: "LUT__9822" port: "out" }
	terminal	{ cell: "LUT__9826" port: "in[0]" }
 }
net {
	name: "n7525"
	terminal	{ cell: "LUT__9823" port: "out" }
	terminal	{ cell: "LUT__9826" port: "in[1]" }
 }
net {
	name: "n7526"
	terminal	{ cell: "LUT__9824" port: "out" }
	terminal	{ cell: "LUT__9826" port: "in[2]" }
 }
net {
	name: "n7527"
	terminal	{ cell: "LUT__9825" port: "out" }
	terminal	{ cell: "LUT__9826" port: "in[3]" }
 }
net {
	name: "n7528"
	terminal	{ cell: "LUT__9826" port: "out" }
	terminal	{ cell: "LUT__9832" port: "in[0]" }
 }
net {
	name: "n7529"
	terminal	{ cell: "LUT__9827" port: "out" }
	terminal	{ cell: "LUT__9831" port: "in[0]" }
 }
net {
	name: "n7530"
	terminal	{ cell: "LUT__9828" port: "out" }
	terminal	{ cell: "LUT__9831" port: "in[1]" }
 }
net {
	name: "n7531"
	terminal	{ cell: "LUT__9829" port: "out" }
	terminal	{ cell: "LUT__9831" port: "in[2]" }
 }
net {
	name: "n7532"
	terminal	{ cell: "LUT__9830" port: "out" }
	terminal	{ cell: "LUT__9831" port: "in[3]" }
 }
net {
	name: "n7533"
	terminal	{ cell: "LUT__9831" port: "out" }
	terminal	{ cell: "LUT__9832" port: "in[1]" }
 }
net {
	name: "n7534"
	terminal	{ cell: "LUT__9833" port: "out" }
	terminal	{ cell: "LUT__9837" port: "in[0]" }
 }
net {
	name: "n7535"
	terminal	{ cell: "LUT__9834" port: "out" }
	terminal	{ cell: "LUT__9837" port: "in[1]" }
 }
net {
	name: "n7536"
	terminal	{ cell: "LUT__9835" port: "out" }
	terminal	{ cell: "LUT__9837" port: "in[2]" }
 }
net {
	name: "n7537"
	terminal	{ cell: "LUT__9836" port: "out" }
	terminal	{ cell: "LUT__9837" port: "in[3]" }
 }
net {
	name: "n7538"
	terminal	{ cell: "LUT__9837" port: "out" }
	terminal	{ cell: "LUT__9843" port: "in[0]" }
 }
net {
	name: "n7539"
	terminal	{ cell: "LUT__9838" port: "out" }
	terminal	{ cell: "LUT__9842" port: "in[0]" }
 }
net {
	name: "n7540"
	terminal	{ cell: "LUT__9839" port: "out" }
	terminal	{ cell: "LUT__9842" port: "in[1]" }
 }
net {
	name: "n7541"
	terminal	{ cell: "LUT__9840" port: "out" }
	terminal	{ cell: "LUT__9842" port: "in[2]" }
 }
net {
	name: "n7542"
	terminal	{ cell: "LUT__9841" port: "out" }
	terminal	{ cell: "LUT__9842" port: "in[3]" }
 }
net {
	name: "n7543"
	terminal	{ cell: "LUT__9842" port: "out" }
	terminal	{ cell: "LUT__9843" port: "in[1]" }
 }
net {
	name: "n7544"
	terminal	{ cell: "LUT__9844" port: "out" }
	terminal	{ cell: "LUT__9848" port: "in[0]" }
 }
net {
	name: "n7545"
	terminal	{ cell: "LUT__9845" port: "out" }
	terminal	{ cell: "LUT__9848" port: "in[1]" }
 }
net {
	name: "n7546"
	terminal	{ cell: "LUT__9846" port: "out" }
	terminal	{ cell: "LUT__9848" port: "in[2]" }
 }
net {
	name: "n7547"
	terminal	{ cell: "LUT__9847" port: "out" }
	terminal	{ cell: "LUT__9848" port: "in[3]" }
 }
net {
	name: "n7548"
	terminal	{ cell: "LUT__9848" port: "out" }
	terminal	{ cell: "LUT__9854" port: "in[0]" }
 }
net {
	name: "n7549"
	terminal	{ cell: "LUT__9849" port: "out" }
	terminal	{ cell: "LUT__9853" port: "in[0]" }
 }
net {
	name: "n7550"
	terminal	{ cell: "LUT__9850" port: "out" }
	terminal	{ cell: "LUT__9853" port: "in[1]" }
 }
net {
	name: "n7551"
	terminal	{ cell: "LUT__9851" port: "out" }
	terminal	{ cell: "LUT__9853" port: "in[2]" }
 }
net {
	name: "n7552"
	terminal	{ cell: "LUT__9852" port: "out" }
	terminal	{ cell: "LUT__9853" port: "in[3]" }
 }
net {
	name: "n7553"
	terminal	{ cell: "LUT__9853" port: "out" }
	terminal	{ cell: "LUT__9854" port: "in[1]" }
 }
net {
	name: "n7554"
	terminal	{ cell: "LUT__9855" port: "out" }
	terminal	{ cell: "LUT__9864" port: "in[0]" }
 }
net {
	name: "n7555"
	terminal	{ cell: "LUT__9856" port: "out" }
	terminal	{ cell: "LUT__9864" port: "in[1]" }
 }
net {
	name: "n7556"
	terminal	{ cell: "LUT__9857" port: "out" }
	terminal	{ cell: "LUT__9861" port: "in[0]" }
 }
net {
	name: "n7557"
	terminal	{ cell: "LUT__9858" port: "out" }
	terminal	{ cell: "LUT__9861" port: "in[1]" }
 }
net {
	name: "n7558"
	terminal	{ cell: "LUT__9859" port: "out" }
	terminal	{ cell: "LUT__9861" port: "in[2]" }
 }
net {
	name: "n7559"
	terminal	{ cell: "LUT__9860" port: "out" }
	terminal	{ cell: "LUT__9861" port: "in[3]" }
 }
net {
	name: "n7560"
	terminal	{ cell: "LUT__9861" port: "out" }
	terminal	{ cell: "LUT__9864" port: "in[2]" }
 }
net {
	name: "n7561"
	terminal	{ cell: "LUT__9862" port: "out" }
	terminal	{ cell: "LUT__9863" port: "in[2]" }
 }
net {
	name: "n7562"
	terminal	{ cell: "LUT__9863" port: "out" }
	terminal	{ cell: "LUT__9864" port: "in[3]" }
 }
net {
	name: "n7563"
	terminal	{ cell: "LUT__9865" port: "out" }
	terminal	{ cell: "LUT__9874" port: "in[0]" }
 }
net {
	name: "n7564"
	terminal	{ cell: "LUT__9866" port: "out" }
	terminal	{ cell: "LUT__9874" port: "in[1]" }
 }
net {
	name: "n7565"
	terminal	{ cell: "LUT__9867" port: "out" }
	terminal	{ cell: "LUT__9868" port: "in[2]" }
 }
net {
	name: "n7566"
	terminal	{ cell: "LUT__9868" port: "out" }
	terminal	{ cell: "LUT__9874" port: "in[2]" }
 }
net {
	name: "n7567"
	terminal	{ cell: "LUT__9869" port: "out" }
	terminal	{ cell: "LUT__9873" port: "in[0]" }
 }
net {
	name: "n7568"
	terminal	{ cell: "LUT__9870" port: "out" }
	terminal	{ cell: "LUT__9873" port: "in[1]" }
 }
net {
	name: "n7569"
	terminal	{ cell: "LUT__9871" port: "out" }
	terminal	{ cell: "LUT__9873" port: "in[2]" }
 }
net {
	name: "n7570"
	terminal	{ cell: "LUT__9872" port: "out" }
	terminal	{ cell: "LUT__9873" port: "in[3]" }
 }
net {
	name: "n7571"
	terminal	{ cell: "LUT__9873" port: "out" }
	terminal	{ cell: "LUT__9874" port: "in[3]" }
 }
net {
	name: "n7572"
	terminal	{ cell: "LUT__9875" port: "out" }
	terminal	{ cell: "LUT__9883" port: "in[0]" }
 }
net {
	name: "n7573"
	terminal	{ cell: "LUT__9876" port: "out" }
	terminal	{ cell: "LUT__9883" port: "in[1]" }
 }
net {
	name: "n7574"
	terminal	{ cell: "LUT__9877" port: "out" }
	terminal	{ cell: "LUT__9883" port: "in[2]" }
 }
net {
	name: "n7575"
	terminal	{ cell: "LUT__9878" port: "out" }
	terminal	{ cell: "LUT__9882" port: "in[0]" }
 }
net {
	name: "n7576"
	terminal	{ cell: "LUT__9879" port: "out" }
	terminal	{ cell: "LUT__9882" port: "in[1]" }
 }
net {
	name: "n7577"
	terminal	{ cell: "LUT__9880" port: "out" }
	terminal	{ cell: "LUT__9882" port: "in[2]" }
 }
net {
	name: "n7578"
	terminal	{ cell: "LUT__9881" port: "out" }
	terminal	{ cell: "LUT__9882" port: "in[3]" }
 }
net {
	name: "n7579"
	terminal	{ cell: "LUT__9882" port: "out" }
	terminal	{ cell: "LUT__9883" port: "in[3]" }
 }
net {
	name: "n7580"
	terminal	{ cell: "LUT__9884" port: "out" }
	terminal	{ cell: "LUT__9893" port: "in[0]" }
 }
net {
	name: "n7581"
	terminal	{ cell: "LUT__9885" port: "out" }
	terminal	{ cell: "LUT__9893" port: "in[1]" }
 }
net {
	name: "n7582"
	terminal	{ cell: "LUT__9886" port: "out" }
	terminal	{ cell: "LUT__9887" port: "in[2]" }
 }
net {
	name: "n7583"
	terminal	{ cell: "LUT__9887" port: "out" }
	terminal	{ cell: "LUT__9893" port: "in[2]" }
 }
net {
	name: "n7584"
	terminal	{ cell: "LUT__9888" port: "out" }
	terminal	{ cell: "LUT__9892" port: "in[0]" }
 }
net {
	name: "n7585"
	terminal	{ cell: "LUT__9889" port: "out" }
	terminal	{ cell: "LUT__9892" port: "in[1]" }
 }
net {
	name: "n7586"
	terminal	{ cell: "LUT__9890" port: "out" }
	terminal	{ cell: "LUT__9892" port: "in[2]" }
 }
net {
	name: "n7587"
	terminal	{ cell: "LUT__9891" port: "out" }
	terminal	{ cell: "LUT__9892" port: "in[3]" }
 }
net {
	name: "n7588"
	terminal	{ cell: "LUT__9892" port: "out" }
	terminal	{ cell: "LUT__9893" port: "in[3]" }
 }
net {
	name: "n7589"
	terminal	{ cell: "LUT__9894" port: "out" }
	terminal	{ cell: "LUT__9903" port: "in[0]" }
 }
net {
	name: "n7590"
	terminal	{ cell: "LUT__9895" port: "out" }
	terminal	{ cell: "LUT__9903" port: "in[1]" }
 }
net {
	name: "n7591"
	terminal	{ cell: "LUT__9896" port: "out" }
	terminal	{ cell: "LUT__9902" port: "in[2]" }
 }
net {
	name: "n7592"
	terminal	{ cell: "LUT__9897" port: "out" }
	terminal	{ cell: "LUT__9901" port: "in[0]" }
 }
net {
	name: "n7593"
	terminal	{ cell: "LUT__9898" port: "out" }
	terminal	{ cell: "LUT__9901" port: "in[1]" }
 }
net {
	name: "n7594"
	terminal	{ cell: "LUT__9899" port: "out" }
	terminal	{ cell: "LUT__9901" port: "in[2]" }
 }
net {
	name: "n7595"
	terminal	{ cell: "LUT__9900" port: "out" }
	terminal	{ cell: "LUT__9901" port: "in[3]" }
 }
net {
	name: "n7596"
	terminal	{ cell: "LUT__9901" port: "out" }
	terminal	{ cell: "LUT__9902" port: "in[3]" }
 }
net {
	name: "n7597"
	terminal	{ cell: "LUT__9902" port: "out" }
	terminal	{ cell: "LUT__9903" port: "in[2]" }
 }
net {
	name: "n7598"
	terminal	{ cell: "LUT__9904" port: "out" }
	terminal	{ cell: "LUT__9911" port: "in[0]" }
 }
net {
	name: "n7599"
	terminal	{ cell: "LUT__9905" port: "out" }
	terminal	{ cell: "LUT__9911" port: "in[1]" }
 }
net {
	name: "n7600"
	terminal	{ cell: "LUT__9906" port: "out" }
	terminal	{ cell: "LUT__9909" port: "in[0]" }
 }
net {
	name: "n7601"
	terminal	{ cell: "LUT__9907" port: "out" }
	terminal	{ cell: "LUT__9909" port: "in[1]" }
 }
net {
	name: "n7602"
	terminal	{ cell: "LUT__9908" port: "out" }
	terminal	{ cell: "LUT__9909" port: "in[2]" }
 }
net {
	name: "n7603"
	terminal	{ cell: "LUT__9909" port: "out" }
	terminal	{ cell: "LUT__9910" port: "in[3]" }
 }
net {
	name: "n7604"
	terminal	{ cell: "LUT__9910" port: "out" }
	terminal	{ cell: "LUT__9911" port: "in[2]" }
 }
net {
	name: "n7605"
	terminal	{ cell: "LUT__9912" port: "out" }
	terminal	{ cell: "LUT__9916" port: "in[0]" }
 }
net {
	name: "n7606"
	terminal	{ cell: "LUT__9913" port: "out" }
	terminal	{ cell: "LUT__9916" port: "in[1]" }
 }
net {
	name: "n7607"
	terminal	{ cell: "LUT__9914" port: "out" }
	terminal	{ cell: "LUT__9916" port: "in[2]" }
 }
net {
	name: "n7608"
	terminal	{ cell: "LUT__9915" port: "out" }
	terminal	{ cell: "LUT__9916" port: "in[3]" }
 }
net {
	name: "n7609"
	terminal	{ cell: "LUT__9916" port: "out" }
	terminal	{ cell: "LUT__9922" port: "in[0]" }
 }
net {
	name: "n7610"
	terminal	{ cell: "LUT__9917" port: "out" }
	terminal	{ cell: "LUT__9921" port: "in[0]" }
 }
net {
	name: "n7611"
	terminal	{ cell: "LUT__9918" port: "out" }
	terminal	{ cell: "LUT__9921" port: "in[1]" }
 }
net {
	name: "n7612"
	terminal	{ cell: "LUT__9919" port: "out" }
	terminal	{ cell: "LUT__9921" port: "in[2]" }
 }
net {
	name: "n7613"
	terminal	{ cell: "LUT__9920" port: "out" }
	terminal	{ cell: "LUT__9921" port: "in[3]" }
 }
net {
	name: "n7614"
	terminal	{ cell: "LUT__9921" port: "out" }
	terminal	{ cell: "LUT__9922" port: "in[1]" }
 }
net {
	name: "n7615"
	terminal	{ cell: "LUT__9923" port: "out" }
	terminal	{ cell: "LUT__9932" port: "in[0]" }
 }
net {
	name: "n7616"
	terminal	{ cell: "LUT__9924" port: "out" }
	terminal	{ cell: "LUT__9932" port: "in[1]" }
 }
net {
	name: "n7617"
	terminal	{ cell: "LUT__9925" port: "out" }
	terminal	{ cell: "LUT__9926" port: "in[2]" }
 }
net {
	name: "n7618"
	terminal	{ cell: "LUT__9926" port: "out" }
	terminal	{ cell: "LUT__9932" port: "in[2]" }
 }
net {
	name: "n7619"
	terminal	{ cell: "LUT__9927" port: "out" }
	terminal	{ cell: "LUT__9931" port: "in[0]" }
 }
net {
	name: "n7620"
	terminal	{ cell: "LUT__9928" port: "out" }
	terminal	{ cell: "LUT__9931" port: "in[1]" }
 }
net {
	name: "n7621"
	terminal	{ cell: "LUT__9929" port: "out" }
	terminal	{ cell: "LUT__9931" port: "in[2]" }
 }
net {
	name: "n7622"
	terminal	{ cell: "LUT__9930" port: "out" }
	terminal	{ cell: "LUT__9931" port: "in[3]" }
 }
net {
	name: "n7623"
	terminal	{ cell: "LUT__9931" port: "out" }
	terminal	{ cell: "LUT__9932" port: "in[3]" }
 }
net {
	name: "n7624"
	terminal	{ cell: "LUT__9934" port: "out" }
	terminal	{ cell: "LUT__9937" port: "in[1]" }
	terminal	{ cell: "LUT__11027" port: "in[0]" }
	terminal	{ cell: "LUT__11032" port: "in[1]" }
 }
net {
	name: "n7625"
	terminal	{ cell: "LUT__9935" port: "out" }
	terminal	{ cell: "LUT__9937" port: "in[0]" }
	terminal	{ cell: "LUT__9945" port: "in[3]" }
	terminal	{ cell: "LUT__9949" port: "in[3]" }
	terminal	{ cell: "LUT__9954" port: "in[3]" }
	terminal	{ cell: "LUT__9959" port: "in[3]" }
	terminal	{ cell: "LUT__9966" port: "in[3]" }
	terminal	{ cell: "LUT__9969" port: "in[3]" }
	terminal	{ cell: "LUT__9974" port: "in[3]" }
	terminal	{ cell: "LUT__9980" port: "in[3]" }
	terminal	{ cell: "LUT__9986" port: "in[3]" }
	terminal	{ cell: "LUT__9988" port: "in[3]" }
	terminal	{ cell: "LUT__9993" port: "in[3]" }
	terminal	{ cell: "LUT__9999" port: "in[3]" }
	terminal	{ cell: "LUT__10006" port: "in[3]" }
	terminal	{ cell: "LUT__10011" port: "in[3]" }
	terminal	{ cell: "LUT__10016" port: "in[3]" }
	terminal	{ cell: "LUT__10021" port: "in[3]" }
	terminal	{ cell: "LUT__10026" port: "in[3]" }
	terminal	{ cell: "LUT__10031" port: "in[3]" }
	terminal	{ cell: "LUT__10034" port: "in[3]" }
	terminal	{ cell: "LUT__10041" port: "in[3]" }
	terminal	{ cell: "LUT__10046" port: "in[3]" }
	terminal	{ cell: "LUT__10049" port: "in[3]" }
	terminal	{ cell: "LUT__10054" port: "in[3]" }
	terminal	{ cell: "LUT__10061" port: "in[3]" }
	terminal	{ cell: "LUT__10064" port: "in[3]" }
	terminal	{ cell: "LUT__10071" port: "in[3]" }
	terminal	{ cell: "LUT__10074" port: "in[3]" }
	terminal	{ cell: "LUT__10079" port: "in[3]" }
	terminal	{ cell: "LUT__10084" port: "in[3]" }
	terminal	{ cell: "LUT__10090" port: "in[3]" }
	terminal	{ cell: "LUT__10094" port: "in[3]" }
	terminal	{ cell: "LUT__10098" port: "in[3]" }
	terminal	{ cell: "LUT__10104" port: "in[3]" }
	terminal	{ cell: "LUT__10108" port: "in[3]" }
	terminal	{ cell: "LUT__10114" port: "in[3]" }
	terminal	{ cell: "LUT__10120" port: "in[3]" }
	terminal	{ cell: "LUT__10126" port: "in[3]" }
	terminal	{ cell: "LUT__10128" port: "in[3]" }
	terminal	{ cell: "LUT__10136" port: "in[3]" }
	terminal	{ cell: "LUT__10138" port: "in[3]" }
	terminal	{ cell: "LUT__10143" port: "in[3]" }
	terminal	{ cell: "LUT__10149" port: "in[3]" }
	terminal	{ cell: "LUT__10154" port: "in[3]" }
	terminal	{ cell: "LUT__10159" port: "in[3]" }
	terminal	{ cell: "LUT__10163" port: "in[3]" }
	terminal	{ cell: "LUT__10168" port: "in[3]" }
	terminal	{ cell: "LUT__10173" port: "in[3]" }
	terminal	{ cell: "LUT__10179" port: "in[3]" }
	terminal	{ cell: "LUT__10937" port: "in[1]" }
	terminal	{ cell: "LUT__11032" port: "in[2]" }
 }
net {
	name: "n7626"
	terminal	{ cell: "LUT__9936" port: "out" }
	terminal	{ cell: "LUT__9937" port: "in[2]" }
	terminal	{ cell: "LUT__9938" port: "in[2]" }
	terminal	{ cell: "LUT__9947" port: "in[1]" }
	terminal	{ cell: "LUT__10937" port: "in[0]" }
	terminal	{ cell: "LUT__11027" port: "in[1]" }
	terminal	{ cell: "LUT__11034" port: "in[1]" }
 }
net {
	name: "n7627"
	terminal	{ cell: "LUT__9939" port: "out" }
	terminal	{ cell: "LUT__9940" port: "in[3]" }
	terminal	{ cell: "LUT__9950" port: "in[3]" }
	terminal	{ cell: "LUT__9953" port: "in[3]" }
	terminal	{ cell: "LUT__9960" port: "in[3]" }
	terminal	{ cell: "LUT__9965" port: "in[3]" }
	terminal	{ cell: "LUT__9970" port: "in[3]" }
	terminal	{ cell: "LUT__9975" port: "in[3]" }
	terminal	{ cell: "LUT__9979" port: "in[3]" }
	terminal	{ cell: "LUT__9985" port: "in[3]" }
	terminal	{ cell: "LUT__9989" port: "in[3]" }
	terminal	{ cell: "LUT__9995" port: "in[3]" }
	terminal	{ cell: "LUT__10000" port: "in[3]" }
	terminal	{ cell: "LUT__10003" port: "in[3]" }
	terminal	{ cell: "LUT__10010" port: "in[3]" }
	terminal	{ cell: "LUT__10015" port: "in[3]" }
	terminal	{ cell: "LUT__10018" port: "in[3]" }
	terminal	{ cell: "LUT__10023" port: "in[3]" }
	terminal	{ cell: "LUT__10028" port: "in[3]" }
	terminal	{ cell: "LUT__10035" port: "in[3]" }
	terminal	{ cell: "LUT__10040" port: "in[3]" }
	terminal	{ cell: "LUT__10043" port: "in[3]" }
	terminal	{ cell: "LUT__10050" port: "in[3]" }
	terminal	{ cell: "LUT__10053" port: "in[3]" }
	terminal	{ cell: "LUT__10058" port: "in[3]" }
	terminal	{ cell: "LUT__10065" port: "in[3]" }
	terminal	{ cell: "LUT__10070" port: "in[3]" }
	terminal	{ cell: "LUT__10073" port: "in[3]" }
	terminal	{ cell: "LUT__10078" port: "in[3]" }
	terminal	{ cell: "LUT__10085" port: "in[3]" }
	terminal	{ cell: "LUT__10088" port: "in[3]" }
	terminal	{ cell: "LUT__10093" port: "in[3]" }
	terminal	{ cell: "LUT__10100" port: "in[3]" }
	terminal	{ cell: "LUT__10106" port: "in[3]" }
	terminal	{ cell: "LUT__10111" port: "in[3]" }
	terminal	{ cell: "LUT__10116" port: "in[3]" }
	terminal	{ cell: "LUT__10121" port: "in[3]" }
	terminal	{ cell: "LUT__10125" port: "in[3]" }
	terminal	{ cell: "LUT__10130" port: "in[3]" }
	terminal	{ cell: "LUT__10135" port: "in[3]" }
	terminal	{ cell: "LUT__10140" port: "in[3]" }
	terminal	{ cell: "LUT__10146" port: "in[3]" }
	terminal	{ cell: "LUT__10148" port: "in[3]" }
	terminal	{ cell: "LUT__10153" port: "in[3]" }
	terminal	{ cell: "LUT__10158" port: "in[3]" }
	terminal	{ cell: "LUT__10164" port: "in[3]" }
	terminal	{ cell: "LUT__10171" port: "in[3]" }
	terminal	{ cell: "LUT__10176" port: "in[3]" }
	terminal	{ cell: "LUT__10181" port: "in[3]" }
 }
net {
	name: "n7628"
	terminal	{ cell: "LUT__9940" port: "out" }
	terminal	{ cell: "LUT__9946" port: "in[0]" }
 }
net {
	name: "n7629"
	terminal	{ cell: "LUT__9941" port: "out" }
	terminal	{ cell: "LUT__9942" port: "in[3]" }
	terminal	{ cell: "LUT__9948" port: "in[3]" }
	terminal	{ cell: "LUT__9955" port: "in[3]" }
	terminal	{ cell: "LUT__9958" port: "in[3]" }
	terminal	{ cell: "LUT__9963" port: "in[3]" }
	terminal	{ cell: "LUT__9968" port: "in[3]" }
	terminal	{ cell: "LUT__9973" port: "in[3]" }
	terminal	{ cell: "LUT__9978" port: "in[3]" }
	terminal	{ cell: "LUT__9983" port: "in[3]" }
	terminal	{ cell: "LUT__9990" port: "in[3]" }
	terminal	{ cell: "LUT__9996" port: "in[3]" }
	terminal	{ cell: "LUT__9998" port: "in[3]" }
	terminal	{ cell: "LUT__10005" port: "in[3]" }
	terminal	{ cell: "LUT__10008" port: "in[3]" }
	terminal	{ cell: "LUT__10013" port: "in[3]" }
	terminal	{ cell: "LUT__10020" port: "in[3]" }
	terminal	{ cell: "LUT__10025" port: "in[3]" }
	terminal	{ cell: "LUT__10030" port: "in[3]" }
	terminal	{ cell: "LUT__10033" port: "in[3]" }
	terminal	{ cell: "LUT__10038" port: "in[3]" }
	terminal	{ cell: "LUT__10045" port: "in[3]" }
	terminal	{ cell: "LUT__10048" port: "in[3]" }
	terminal	{ cell: "LUT__10055" port: "in[3]" }
	terminal	{ cell: "LUT__10060" port: "in[3]" }
	terminal	{ cell: "LUT__10066" port: "in[3]" }
	terminal	{ cell: "LUT__10069" port: "in[3]" }
	terminal	{ cell: "LUT__10076" port: "in[3]" }
	terminal	{ cell: "LUT__10081" port: "in[3]" }
	terminal	{ cell: "LUT__10083" port: "in[3]" }
	terminal	{ cell: "LUT__10089" port: "in[3]" }
	terminal	{ cell: "LUT__10095" port: "in[3]" }
	terminal	{ cell: "LUT__10099" port: "in[3]" }
	terminal	{ cell: "LUT__10103" port: "in[3]" }
	terminal	{ cell: "LUT__10109" port: "in[3]" }
	terminal	{ cell: "LUT__10115" port: "in[3]" }
	terminal	{ cell: "LUT__10119" port: "in[3]" }
	terminal	{ cell: "LUT__10123" port: "in[3]" }
	terminal	{ cell: "LUT__10129" port: "in[3]" }
	terminal	{ cell: "LUT__10133" port: "in[3]" }
	terminal	{ cell: "LUT__10139" port: "in[3]" }
	terminal	{ cell: "LUT__10145" port: "in[3]" }
	terminal	{ cell: "LUT__10151" port: "in[3]" }
	terminal	{ cell: "LUT__10156" port: "in[3]" }
	terminal	{ cell: "LUT__10161" port: "in[3]" }
	terminal	{ cell: "LUT__10166" port: "in[3]" }
	terminal	{ cell: "LUT__10169" port: "in[3]" }
	terminal	{ cell: "LUT__10174" port: "in[3]" }
	terminal	{ cell: "LUT__10178" port: "in[3]" }
 }
net {
	name: "n7630"
	terminal	{ cell: "LUT__9942" port: "out" }
	terminal	{ cell: "LUT__9946" port: "in[1]" }
 }
net {
	name: "n7631"
	terminal	{ cell: "LUT__9943" port: "out" }
	terminal	{ cell: "LUT__9944" port: "in[3]" }
	terminal	{ cell: "LUT__9951" port: "in[3]" }
	terminal	{ cell: "LUT__9956" port: "in[3]" }
	terminal	{ cell: "LUT__9961" port: "in[3]" }
	terminal	{ cell: "LUT__9964" port: "in[3]" }
	terminal	{ cell: "LUT__9971" port: "in[3]" }
	terminal	{ cell: "LUT__9976" port: "in[3]" }
	terminal	{ cell: "LUT__9981" port: "in[3]" }
	terminal	{ cell: "LUT__9984" port: "in[3]" }
	terminal	{ cell: "LUT__9991" port: "in[3]" }
	terminal	{ cell: "LUT__9994" port: "in[3]" }
	terminal	{ cell: "LUT__10001" port: "in[3]" }
	terminal	{ cell: "LUT__10004" port: "in[3]" }
	terminal	{ cell: "LUT__10009" port: "in[3]" }
	terminal	{ cell: "LUT__10014" port: "in[3]" }
	terminal	{ cell: "LUT__10019" port: "in[3]" }
	terminal	{ cell: "LUT__10024" port: "in[3]" }
	terminal	{ cell: "LUT__10029" port: "in[3]" }
	terminal	{ cell: "LUT__10036" port: "in[3]" }
	terminal	{ cell: "LUT__10039" port: "in[3]" }
	terminal	{ cell: "LUT__10044" port: "in[3]" }
	terminal	{ cell: "LUT__10051" port: "in[3]" }
	terminal	{ cell: "LUT__10056" port: "in[3]" }
	terminal	{ cell: "LUT__10059" port: "in[3]" }
	terminal	{ cell: "LUT__10063" port: "in[3]" }
	terminal	{ cell: "LUT__10068" port: "in[3]" }
	terminal	{ cell: "LUT__10075" port: "in[3]" }
	terminal	{ cell: "LUT__10080" port: "in[3]" }
	terminal	{ cell: "LUT__10086" port: "in[3]" }
	terminal	{ cell: "LUT__10091" port: "in[3]" }
	terminal	{ cell: "LUT__10096" port: "in[3]" }
	terminal	{ cell: "LUT__10101" port: "in[3]" }
	terminal	{ cell: "LUT__10105" port: "in[3]" }
	terminal	{ cell: "LUT__10110" port: "in[3]" }
	terminal	{ cell: "LUT__10113" port: "in[3]" }
	terminal	{ cell: "LUT__10118" port: "in[3]" }
	terminal	{ cell: "LUT__10124" port: "in[3]" }
	terminal	{ cell: "LUT__10131" port: "in[3]" }
	terminal	{ cell: "LUT__10134" port: "in[3]" }
	terminal	{ cell: "LUT__10141" port: "in[3]" }
	terminal	{ cell: "LUT__10144" port: "in[3]" }
	terminal	{ cell: "LUT__10150" port: "in[3]" }
	terminal	{ cell: "LUT__10155" port: "in[3]" }
	terminal	{ cell: "LUT__10160" port: "in[3]" }
	terminal	{ cell: "LUT__10165" port: "in[3]" }
	terminal	{ cell: "LUT__10170" port: "in[3]" }
	terminal	{ cell: "LUT__10175" port: "in[3]" }
	terminal	{ cell: "LUT__10180" port: "in[3]" }
 }
net {
	name: "n7632"
	terminal	{ cell: "LUT__9944" port: "out" }
	terminal	{ cell: "LUT__9946" port: "in[2]" }
 }
net {
	name: "n7633"
	terminal	{ cell: "LUT__9945" port: "out" }
	terminal	{ cell: "LUT__9946" port: "in[3]" }
 }
net {
	name: "n7634"
	terminal	{ cell: "LUT__9948" port: "out" }
	terminal	{ cell: "LUT__9952" port: "in[0]" }
 }
net {
	name: "n7635"
	terminal	{ cell: "LUT__9949" port: "out" }
	terminal	{ cell: "LUT__9952" port: "in[1]" }
 }
net {
	name: "n7636"
	terminal	{ cell: "LUT__9950" port: "out" }
	terminal	{ cell: "LUT__9952" port: "in[2]" }
 }
net {
	name: "n7637"
	terminal	{ cell: "LUT__9951" port: "out" }
	terminal	{ cell: "LUT__9952" port: "in[3]" }
 }
net {
	name: "n7638"
	terminal	{ cell: "LUT__9953" port: "out" }
	terminal	{ cell: "LUT__9957" port: "in[0]" }
 }
net {
	name: "n7639"
	terminal	{ cell: "LUT__9954" port: "out" }
	terminal	{ cell: "LUT__9957" port: "in[1]" }
 }
net {
	name: "n7640"
	terminal	{ cell: "LUT__9955" port: "out" }
	terminal	{ cell: "LUT__9957" port: "in[2]" }
 }
net {
	name: "n7641"
	terminal	{ cell: "LUT__9956" port: "out" }
	terminal	{ cell: "LUT__9957" port: "in[3]" }
 }
net {
	name: "n7642"
	terminal	{ cell: "LUT__9958" port: "out" }
	terminal	{ cell: "LUT__9962" port: "in[0]" }
 }
net {
	name: "n7643"
	terminal	{ cell: "LUT__9959" port: "out" }
	terminal	{ cell: "LUT__9962" port: "in[1]" }
 }
net {
	name: "n7644"
	terminal	{ cell: "LUT__9960" port: "out" }
	terminal	{ cell: "LUT__9962" port: "in[2]" }
 }
net {
	name: "n7645"
	terminal	{ cell: "LUT__9961" port: "out" }
	terminal	{ cell: "LUT__9962" port: "in[3]" }
 }
net {
	name: "n7646"
	terminal	{ cell: "LUT__9963" port: "out" }
	terminal	{ cell: "LUT__9967" port: "in[0]" }
 }
net {
	name: "n7647"
	terminal	{ cell: "LUT__9964" port: "out" }
	terminal	{ cell: "LUT__9967" port: "in[1]" }
 }
net {
	name: "n7648"
	terminal	{ cell: "LUT__9965" port: "out" }
	terminal	{ cell: "LUT__9967" port: "in[2]" }
 }
net {
	name: "n7649"
	terminal	{ cell: "LUT__9966" port: "out" }
	terminal	{ cell: "LUT__9967" port: "in[3]" }
 }
net {
	name: "n7650"
	terminal	{ cell: "LUT__9968" port: "out" }
	terminal	{ cell: "LUT__9972" port: "in[0]" }
 }
net {
	name: "n7651"
	terminal	{ cell: "LUT__9969" port: "out" }
	terminal	{ cell: "LUT__9972" port: "in[1]" }
 }
net {
	name: "n7652"
	terminal	{ cell: "LUT__9970" port: "out" }
	terminal	{ cell: "LUT__9972" port: "in[2]" }
 }
net {
	name: "n7653"
	terminal	{ cell: "LUT__9971" port: "out" }
	terminal	{ cell: "LUT__9972" port: "in[3]" }
 }
net {
	name: "n7654"
	terminal	{ cell: "LUT__9973" port: "out" }
	terminal	{ cell: "LUT__9977" port: "in[0]" }
 }
net {
	name: "n7655"
	terminal	{ cell: "LUT__9974" port: "out" }
	terminal	{ cell: "LUT__9977" port: "in[1]" }
 }
net {
	name: "n7656"
	terminal	{ cell: "LUT__9975" port: "out" }
	terminal	{ cell: "LUT__9977" port: "in[2]" }
 }
net {
	name: "n7657"
	terminal	{ cell: "LUT__9976" port: "out" }
	terminal	{ cell: "LUT__9977" port: "in[3]" }
 }
net {
	name: "n7658"
	terminal	{ cell: "LUT__9978" port: "out" }
	terminal	{ cell: "LUT__9982" port: "in[0]" }
 }
net {
	name: "n7659"
	terminal	{ cell: "LUT__9979" port: "out" }
	terminal	{ cell: "LUT__9982" port: "in[1]" }
 }
net {
	name: "n7660"
	terminal	{ cell: "LUT__9980" port: "out" }
	terminal	{ cell: "LUT__9982" port: "in[2]" }
 }
net {
	name: "n7661"
	terminal	{ cell: "LUT__9981" port: "out" }
	terminal	{ cell: "LUT__9982" port: "in[3]" }
 }
net {
	name: "n7662"
	terminal	{ cell: "LUT__9983" port: "out" }
	terminal	{ cell: "LUT__9987" port: "in[0]" }
 }
net {
	name: "n7663"
	terminal	{ cell: "LUT__9984" port: "out" }
	terminal	{ cell: "LUT__9987" port: "in[1]" }
 }
net {
	name: "n7664"
	terminal	{ cell: "LUT__9985" port: "out" }
	terminal	{ cell: "LUT__9987" port: "in[2]" }
 }
net {
	name: "n7665"
	terminal	{ cell: "LUT__9986" port: "out" }
	terminal	{ cell: "LUT__9987" port: "in[3]" }
 }
net {
	name: "n7666"
	terminal	{ cell: "LUT__9988" port: "out" }
	terminal	{ cell: "LUT__9992" port: "in[0]" }
 }
net {
	name: "n7667"
	terminal	{ cell: "LUT__9989" port: "out" }
	terminal	{ cell: "LUT__9992" port: "in[1]" }
 }
net {
	name: "n7668"
	terminal	{ cell: "LUT__9990" port: "out" }
	terminal	{ cell: "LUT__9992" port: "in[2]" }
 }
net {
	name: "n7669"
	terminal	{ cell: "LUT__9991" port: "out" }
	terminal	{ cell: "LUT__9992" port: "in[3]" }
 }
net {
	name: "n7670"
	terminal	{ cell: "LUT__9993" port: "out" }
	terminal	{ cell: "LUT__9997" port: "in[0]" }
 }
net {
	name: "n7671"
	terminal	{ cell: "LUT__9994" port: "out" }
	terminal	{ cell: "LUT__9997" port: "in[1]" }
 }
net {
	name: "n7672"
	terminal	{ cell: "LUT__9995" port: "out" }
	terminal	{ cell: "LUT__9997" port: "in[2]" }
 }
net {
	name: "n7673"
	terminal	{ cell: "LUT__9996" port: "out" }
	terminal	{ cell: "LUT__9997" port: "in[3]" }
 }
net {
	name: "n7674"
	terminal	{ cell: "LUT__9998" port: "out" }
	terminal	{ cell: "LUT__10002" port: "in[0]" }
 }
net {
	name: "n7675"
	terminal	{ cell: "LUT__9999" port: "out" }
	terminal	{ cell: "LUT__10002" port: "in[1]" }
 }
net {
	name: "n7676"
	terminal	{ cell: "LUT__10000" port: "out" }
	terminal	{ cell: "LUT__10002" port: "in[2]" }
 }
net {
	name: "n7677"
	terminal	{ cell: "LUT__10001" port: "out" }
	terminal	{ cell: "LUT__10002" port: "in[3]" }
 }
net {
	name: "n7678"
	terminal	{ cell: "LUT__10003" port: "out" }
	terminal	{ cell: "LUT__10007" port: "in[0]" }
 }
net {
	name: "n7679"
	terminal	{ cell: "LUT__10004" port: "out" }
	terminal	{ cell: "LUT__10007" port: "in[1]" }
 }
net {
	name: "n7680"
	terminal	{ cell: "LUT__10005" port: "out" }
	terminal	{ cell: "LUT__10007" port: "in[2]" }
 }
net {
	name: "n7681"
	terminal	{ cell: "LUT__10006" port: "out" }
	terminal	{ cell: "LUT__10007" port: "in[3]" }
 }
net {
	name: "n7682"
	terminal	{ cell: "LUT__10008" port: "out" }
	terminal	{ cell: "LUT__10012" port: "in[0]" }
 }
net {
	name: "n7683"
	terminal	{ cell: "LUT__10009" port: "out" }
	terminal	{ cell: "LUT__10012" port: "in[1]" }
 }
net {
	name: "n7684"
	terminal	{ cell: "LUT__10010" port: "out" }
	terminal	{ cell: "LUT__10012" port: "in[2]" }
 }
net {
	name: "n7685"
	terminal	{ cell: "LUT__10011" port: "out" }
	terminal	{ cell: "LUT__10012" port: "in[3]" }
 }
net {
	name: "n7686"
	terminal	{ cell: "LUT__10013" port: "out" }
	terminal	{ cell: "LUT__10017" port: "in[0]" }
 }
net {
	name: "n7687"
	terminal	{ cell: "LUT__10014" port: "out" }
	terminal	{ cell: "LUT__10017" port: "in[1]" }
 }
net {
	name: "n7688"
	terminal	{ cell: "LUT__10015" port: "out" }
	terminal	{ cell: "LUT__10017" port: "in[2]" }
 }
net {
	name: "n7689"
	terminal	{ cell: "LUT__10016" port: "out" }
	terminal	{ cell: "LUT__10017" port: "in[3]" }
 }
net {
	name: "n7690"
	terminal	{ cell: "LUT__10018" port: "out" }
	terminal	{ cell: "LUT__10022" port: "in[0]" }
 }
net {
	name: "n7691"
	terminal	{ cell: "LUT__10019" port: "out" }
	terminal	{ cell: "LUT__10022" port: "in[1]" }
 }
net {
	name: "n7692"
	terminal	{ cell: "LUT__10020" port: "out" }
	terminal	{ cell: "LUT__10022" port: "in[2]" }
 }
net {
	name: "n7693"
	terminal	{ cell: "LUT__10021" port: "out" }
	terminal	{ cell: "LUT__10022" port: "in[3]" }
 }
net {
	name: "n7694"
	terminal	{ cell: "LUT__10023" port: "out" }
	terminal	{ cell: "LUT__10027" port: "in[0]" }
 }
net {
	name: "n7695"
	terminal	{ cell: "LUT__10024" port: "out" }
	terminal	{ cell: "LUT__10027" port: "in[1]" }
 }
net {
	name: "n7696"
	terminal	{ cell: "LUT__10025" port: "out" }
	terminal	{ cell: "LUT__10027" port: "in[2]" }
 }
net {
	name: "n7697"
	terminal	{ cell: "LUT__10026" port: "out" }
	terminal	{ cell: "LUT__10027" port: "in[3]" }
 }
net {
	name: "n7698"
	terminal	{ cell: "LUT__10028" port: "out" }
	terminal	{ cell: "LUT__10032" port: "in[0]" }
 }
net {
	name: "n7699"
	terminal	{ cell: "LUT__10029" port: "out" }
	terminal	{ cell: "LUT__10032" port: "in[1]" }
 }
net {
	name: "n7700"
	terminal	{ cell: "LUT__10030" port: "out" }
	terminal	{ cell: "LUT__10032" port: "in[2]" }
 }
net {
	name: "n7701"
	terminal	{ cell: "LUT__10031" port: "out" }
	terminal	{ cell: "LUT__10032" port: "in[3]" }
 }
net {
	name: "n7702"
	terminal	{ cell: "LUT__10033" port: "out" }
	terminal	{ cell: "LUT__10037" port: "in[0]" }
 }
net {
	name: "n7703"
	terminal	{ cell: "LUT__10034" port: "out" }
	terminal	{ cell: "LUT__10037" port: "in[1]" }
 }
net {
	name: "n7704"
	terminal	{ cell: "LUT__10035" port: "out" }
	terminal	{ cell: "LUT__10037" port: "in[2]" }
 }
net {
	name: "n7705"
	terminal	{ cell: "LUT__10036" port: "out" }
	terminal	{ cell: "LUT__10037" port: "in[3]" }
 }
net {
	name: "n7706"
	terminal	{ cell: "LUT__10038" port: "out" }
	terminal	{ cell: "LUT__10042" port: "in[0]" }
 }
net {
	name: "n7707"
	terminal	{ cell: "LUT__10039" port: "out" }
	terminal	{ cell: "LUT__10042" port: "in[1]" }
 }
net {
	name: "n7708"
	terminal	{ cell: "LUT__10040" port: "out" }
	terminal	{ cell: "LUT__10042" port: "in[2]" }
 }
net {
	name: "n7709"
	terminal	{ cell: "LUT__10041" port: "out" }
	terminal	{ cell: "LUT__10042" port: "in[3]" }
 }
net {
	name: "n7710"
	terminal	{ cell: "LUT__10043" port: "out" }
	terminal	{ cell: "LUT__10047" port: "in[0]" }
 }
net {
	name: "n7711"
	terminal	{ cell: "LUT__10044" port: "out" }
	terminal	{ cell: "LUT__10047" port: "in[1]" }
 }
net {
	name: "n7712"
	terminal	{ cell: "LUT__10045" port: "out" }
	terminal	{ cell: "LUT__10047" port: "in[2]" }
 }
net {
	name: "n7713"
	terminal	{ cell: "LUT__10046" port: "out" }
	terminal	{ cell: "LUT__10047" port: "in[3]" }
 }
net {
	name: "n7714"
	terminal	{ cell: "LUT__10048" port: "out" }
	terminal	{ cell: "LUT__10052" port: "in[0]" }
 }
net {
	name: "n7715"
	terminal	{ cell: "LUT__10049" port: "out" }
	terminal	{ cell: "LUT__10052" port: "in[1]" }
 }
net {
	name: "n7716"
	terminal	{ cell: "LUT__10050" port: "out" }
	terminal	{ cell: "LUT__10052" port: "in[2]" }
 }
net {
	name: "n7717"
	terminal	{ cell: "LUT__10051" port: "out" }
	terminal	{ cell: "LUT__10052" port: "in[3]" }
 }
net {
	name: "n7718"
	terminal	{ cell: "LUT__10053" port: "out" }
	terminal	{ cell: "LUT__10057" port: "in[0]" }
 }
net {
	name: "n7719"
	terminal	{ cell: "LUT__10054" port: "out" }
	terminal	{ cell: "LUT__10057" port: "in[1]" }
 }
net {
	name: "n7720"
	terminal	{ cell: "LUT__10055" port: "out" }
	terminal	{ cell: "LUT__10057" port: "in[2]" }
 }
net {
	name: "n7721"
	terminal	{ cell: "LUT__10056" port: "out" }
	terminal	{ cell: "LUT__10057" port: "in[3]" }
 }
net {
	name: "n7722"
	terminal	{ cell: "LUT__10058" port: "out" }
	terminal	{ cell: "LUT__10062" port: "in[0]" }
 }
net {
	name: "n7723"
	terminal	{ cell: "LUT__10059" port: "out" }
	terminal	{ cell: "LUT__10062" port: "in[1]" }
 }
net {
	name: "n7724"
	terminal	{ cell: "LUT__10060" port: "out" }
	terminal	{ cell: "LUT__10062" port: "in[2]" }
 }
net {
	name: "n7725"
	terminal	{ cell: "LUT__10061" port: "out" }
	terminal	{ cell: "LUT__10062" port: "in[3]" }
 }
net {
	name: "n7726"
	terminal	{ cell: "LUT__10063" port: "out" }
	terminal	{ cell: "LUT__10067" port: "in[0]" }
 }
net {
	name: "n7727"
	terminal	{ cell: "LUT__10064" port: "out" }
	terminal	{ cell: "LUT__10067" port: "in[1]" }
 }
net {
	name: "n7728"
	terminal	{ cell: "LUT__10065" port: "out" }
	terminal	{ cell: "LUT__10067" port: "in[2]" }
 }
net {
	name: "n7729"
	terminal	{ cell: "LUT__10066" port: "out" }
	terminal	{ cell: "LUT__10067" port: "in[3]" }
 }
net {
	name: "n7730"
	terminal	{ cell: "LUT__10068" port: "out" }
	terminal	{ cell: "LUT__10072" port: "in[0]" }
 }
net {
	name: "n7731"
	terminal	{ cell: "LUT__10069" port: "out" }
	terminal	{ cell: "LUT__10072" port: "in[1]" }
 }
net {
	name: "n7732"
	terminal	{ cell: "LUT__10070" port: "out" }
	terminal	{ cell: "LUT__10072" port: "in[2]" }
 }
net {
	name: "n7733"
	terminal	{ cell: "LUT__10071" port: "out" }
	terminal	{ cell: "LUT__10072" port: "in[3]" }
 }
net {
	name: "n7734"
	terminal	{ cell: "LUT__10073" port: "out" }
	terminal	{ cell: "LUT__10077" port: "in[0]" }
 }
net {
	name: "n7735"
	terminal	{ cell: "LUT__10074" port: "out" }
	terminal	{ cell: "LUT__10077" port: "in[1]" }
 }
net {
	name: "n7736"
	terminal	{ cell: "LUT__10075" port: "out" }
	terminal	{ cell: "LUT__10077" port: "in[2]" }
 }
net {
	name: "n7737"
	terminal	{ cell: "LUT__10076" port: "out" }
	terminal	{ cell: "LUT__10077" port: "in[3]" }
 }
net {
	name: "n7738"
	terminal	{ cell: "LUT__10078" port: "out" }
	terminal	{ cell: "LUT__10082" port: "in[0]" }
 }
net {
	name: "n7739"
	terminal	{ cell: "LUT__10079" port: "out" }
	terminal	{ cell: "LUT__10082" port: "in[1]" }
 }
net {
	name: "n7740"
	terminal	{ cell: "LUT__10080" port: "out" }
	terminal	{ cell: "LUT__10082" port: "in[2]" }
 }
net {
	name: "n7741"
	terminal	{ cell: "LUT__10081" port: "out" }
	terminal	{ cell: "LUT__10082" port: "in[3]" }
 }
net {
	name: "n7742"
	terminal	{ cell: "LUT__10083" port: "out" }
	terminal	{ cell: "LUT__10087" port: "in[0]" }
 }
net {
	name: "n7743"
	terminal	{ cell: "LUT__10084" port: "out" }
	terminal	{ cell: "LUT__10087" port: "in[1]" }
 }
net {
	name: "n7744"
	terminal	{ cell: "LUT__10085" port: "out" }
	terminal	{ cell: "LUT__10087" port: "in[2]" }
 }
net {
	name: "n7745"
	terminal	{ cell: "LUT__10086" port: "out" }
	terminal	{ cell: "LUT__10087" port: "in[3]" }
 }
net {
	name: "n7746"
	terminal	{ cell: "LUT__10088" port: "out" }
	terminal	{ cell: "LUT__10092" port: "in[0]" }
 }
net {
	name: "n7747"
	terminal	{ cell: "LUT__10089" port: "out" }
	terminal	{ cell: "LUT__10092" port: "in[1]" }
 }
net {
	name: "n7748"
	terminal	{ cell: "LUT__10090" port: "out" }
	terminal	{ cell: "LUT__10092" port: "in[2]" }
 }
net {
	name: "n7749"
	terminal	{ cell: "LUT__10091" port: "out" }
	terminal	{ cell: "LUT__10092" port: "in[3]" }
 }
net {
	name: "n7750"
	terminal	{ cell: "LUT__10093" port: "out" }
	terminal	{ cell: "LUT__10097" port: "in[0]" }
 }
net {
	name: "n7751"
	terminal	{ cell: "LUT__10094" port: "out" }
	terminal	{ cell: "LUT__10097" port: "in[1]" }
 }
net {
	name: "n7752"
	terminal	{ cell: "LUT__10095" port: "out" }
	terminal	{ cell: "LUT__10097" port: "in[2]" }
 }
net {
	name: "n7753"
	terminal	{ cell: "LUT__10096" port: "out" }
	terminal	{ cell: "LUT__10097" port: "in[3]" }
 }
net {
	name: "n7754"
	terminal	{ cell: "LUT__10098" port: "out" }
	terminal	{ cell: "LUT__10102" port: "in[0]" }
 }
net {
	name: "n7755"
	terminal	{ cell: "LUT__10099" port: "out" }
	terminal	{ cell: "LUT__10102" port: "in[1]" }
 }
net {
	name: "n7756"
	terminal	{ cell: "LUT__10100" port: "out" }
	terminal	{ cell: "LUT__10102" port: "in[2]" }
 }
net {
	name: "n7757"
	terminal	{ cell: "LUT__10101" port: "out" }
	terminal	{ cell: "LUT__10102" port: "in[3]" }
 }
net {
	name: "n7758"
	terminal	{ cell: "LUT__10103" port: "out" }
	terminal	{ cell: "LUT__10107" port: "in[0]" }
 }
net {
	name: "n7759"
	terminal	{ cell: "LUT__10104" port: "out" }
	terminal	{ cell: "LUT__10107" port: "in[1]" }
 }
net {
	name: "n7760"
	terminal	{ cell: "LUT__10105" port: "out" }
	terminal	{ cell: "LUT__10107" port: "in[2]" }
 }
net {
	name: "n7761"
	terminal	{ cell: "LUT__10106" port: "out" }
	terminal	{ cell: "LUT__10107" port: "in[3]" }
 }
net {
	name: "n7762"
	terminal	{ cell: "LUT__10108" port: "out" }
	terminal	{ cell: "LUT__10112" port: "in[0]" }
 }
net {
	name: "n7763"
	terminal	{ cell: "LUT__10109" port: "out" }
	terminal	{ cell: "LUT__10112" port: "in[1]" }
 }
net {
	name: "n7764"
	terminal	{ cell: "LUT__10110" port: "out" }
	terminal	{ cell: "LUT__10112" port: "in[2]" }
 }
net {
	name: "n7765"
	terminal	{ cell: "LUT__10111" port: "out" }
	terminal	{ cell: "LUT__10112" port: "in[3]" }
 }
net {
	name: "n7766"
	terminal	{ cell: "LUT__10113" port: "out" }
	terminal	{ cell: "LUT__10117" port: "in[0]" }
 }
net {
	name: "n7767"
	terminal	{ cell: "LUT__10114" port: "out" }
	terminal	{ cell: "LUT__10117" port: "in[1]" }
 }
net {
	name: "n7768"
	terminal	{ cell: "LUT__10115" port: "out" }
	terminal	{ cell: "LUT__10117" port: "in[2]" }
 }
net {
	name: "n7769"
	terminal	{ cell: "LUT__10116" port: "out" }
	terminal	{ cell: "LUT__10117" port: "in[3]" }
 }
net {
	name: "n7770"
	terminal	{ cell: "LUT__10118" port: "out" }
	terminal	{ cell: "LUT__10122" port: "in[0]" }
 }
net {
	name: "n7771"
	terminal	{ cell: "LUT__10119" port: "out" }
	terminal	{ cell: "LUT__10122" port: "in[1]" }
 }
net {
	name: "n7772"
	terminal	{ cell: "LUT__10120" port: "out" }
	terminal	{ cell: "LUT__10122" port: "in[2]" }
 }
net {
	name: "n7773"
	terminal	{ cell: "LUT__10121" port: "out" }
	terminal	{ cell: "LUT__10122" port: "in[3]" }
 }
net {
	name: "n7774"
	terminal	{ cell: "LUT__10123" port: "out" }
	terminal	{ cell: "LUT__10127" port: "in[0]" }
 }
net {
	name: "n7775"
	terminal	{ cell: "LUT__10124" port: "out" }
	terminal	{ cell: "LUT__10127" port: "in[1]" }
 }
net {
	name: "n7776"
	terminal	{ cell: "LUT__10125" port: "out" }
	terminal	{ cell: "LUT__10127" port: "in[2]" }
 }
net {
	name: "n7777"
	terminal	{ cell: "LUT__10126" port: "out" }
	terminal	{ cell: "LUT__10127" port: "in[3]" }
 }
net {
	name: "n7778"
	terminal	{ cell: "LUT__10128" port: "out" }
	terminal	{ cell: "LUT__10132" port: "in[0]" }
 }
net {
	name: "n7779"
	terminal	{ cell: "LUT__10129" port: "out" }
	terminal	{ cell: "LUT__10132" port: "in[1]" }
 }
net {
	name: "n7780"
	terminal	{ cell: "LUT__10130" port: "out" }
	terminal	{ cell: "LUT__10132" port: "in[2]" }
 }
net {
	name: "n7781"
	terminal	{ cell: "LUT__10131" port: "out" }
	terminal	{ cell: "LUT__10132" port: "in[3]" }
 }
net {
	name: "n7782"
	terminal	{ cell: "LUT__10133" port: "out" }
	terminal	{ cell: "LUT__10137" port: "in[0]" }
 }
net {
	name: "n7783"
	terminal	{ cell: "LUT__10134" port: "out" }
	terminal	{ cell: "LUT__10137" port: "in[1]" }
 }
net {
	name: "n7784"
	terminal	{ cell: "LUT__10135" port: "out" }
	terminal	{ cell: "LUT__10137" port: "in[2]" }
 }
net {
	name: "n7785"
	terminal	{ cell: "LUT__10136" port: "out" }
	terminal	{ cell: "LUT__10137" port: "in[3]" }
 }
net {
	name: "n7786"
	terminal	{ cell: "LUT__10138" port: "out" }
	terminal	{ cell: "LUT__10142" port: "in[0]" }
 }
net {
	name: "n7787"
	terminal	{ cell: "LUT__10139" port: "out" }
	terminal	{ cell: "LUT__10142" port: "in[1]" }
 }
net {
	name: "n7788"
	terminal	{ cell: "LUT__10140" port: "out" }
	terminal	{ cell: "LUT__10142" port: "in[2]" }
 }
net {
	name: "n7789"
	terminal	{ cell: "LUT__10141" port: "out" }
	terminal	{ cell: "LUT__10142" port: "in[3]" }
 }
net {
	name: "n7790"
	terminal	{ cell: "LUT__10143" port: "out" }
	terminal	{ cell: "LUT__10147" port: "in[0]" }
 }
net {
	name: "n7791"
	terminal	{ cell: "LUT__10144" port: "out" }
	terminal	{ cell: "LUT__10147" port: "in[1]" }
 }
net {
	name: "n7792"
	terminal	{ cell: "LUT__10145" port: "out" }
	terminal	{ cell: "LUT__10147" port: "in[2]" }
 }
net {
	name: "n7793"
	terminal	{ cell: "LUT__10146" port: "out" }
	terminal	{ cell: "LUT__10147" port: "in[3]" }
 }
net {
	name: "n7794"
	terminal	{ cell: "LUT__10148" port: "out" }
	terminal	{ cell: "LUT__10152" port: "in[0]" }
 }
net {
	name: "n7795"
	terminal	{ cell: "LUT__10149" port: "out" }
	terminal	{ cell: "LUT__10152" port: "in[1]" }
 }
net {
	name: "n7796"
	terminal	{ cell: "LUT__10150" port: "out" }
	terminal	{ cell: "LUT__10152" port: "in[2]" }
 }
net {
	name: "n7797"
	terminal	{ cell: "LUT__10151" port: "out" }
	terminal	{ cell: "LUT__10152" port: "in[3]" }
 }
net {
	name: "n7798"
	terminal	{ cell: "LUT__10153" port: "out" }
	terminal	{ cell: "LUT__10157" port: "in[0]" }
 }
net {
	name: "n7799"
	terminal	{ cell: "LUT__10154" port: "out" }
	terminal	{ cell: "LUT__10157" port: "in[1]" }
 }
net {
	name: "n7800"
	terminal	{ cell: "LUT__10155" port: "out" }
	terminal	{ cell: "LUT__10157" port: "in[2]" }
 }
net {
	name: "n7801"
	terminal	{ cell: "LUT__10156" port: "out" }
	terminal	{ cell: "LUT__10157" port: "in[3]" }
 }
net {
	name: "n7802"
	terminal	{ cell: "LUT__10158" port: "out" }
	terminal	{ cell: "LUT__10162" port: "in[0]" }
 }
net {
	name: "n7803"
	terminal	{ cell: "LUT__10159" port: "out" }
	terminal	{ cell: "LUT__10162" port: "in[1]" }
 }
net {
	name: "n7804"
	terminal	{ cell: "LUT__10160" port: "out" }
	terminal	{ cell: "LUT__10162" port: "in[2]" }
 }
net {
	name: "n7805"
	terminal	{ cell: "LUT__10161" port: "out" }
	terminal	{ cell: "LUT__10162" port: "in[3]" }
 }
net {
	name: "n7806"
	terminal	{ cell: "LUT__10163" port: "out" }
	terminal	{ cell: "LUT__10167" port: "in[0]" }
 }
net {
	name: "n7807"
	terminal	{ cell: "LUT__10164" port: "out" }
	terminal	{ cell: "LUT__10167" port: "in[1]" }
 }
net {
	name: "n7808"
	terminal	{ cell: "LUT__10165" port: "out" }
	terminal	{ cell: "LUT__10167" port: "in[2]" }
 }
net {
	name: "n7809"
	terminal	{ cell: "LUT__10166" port: "out" }
	terminal	{ cell: "LUT__10167" port: "in[3]" }
 }
net {
	name: "n7810"
	terminal	{ cell: "LUT__10168" port: "out" }
	terminal	{ cell: "LUT__10172" port: "in[0]" }
 }
net {
	name: "n7811"
	terminal	{ cell: "LUT__10169" port: "out" }
	terminal	{ cell: "LUT__10172" port: "in[1]" }
 }
net {
	name: "n7812"
	terminal	{ cell: "LUT__10170" port: "out" }
	terminal	{ cell: "LUT__10172" port: "in[2]" }
 }
net {
	name: "n7813"
	terminal	{ cell: "LUT__10171" port: "out" }
	terminal	{ cell: "LUT__10172" port: "in[3]" }
 }
net {
	name: "n7814"
	terminal	{ cell: "LUT__10173" port: "out" }
	terminal	{ cell: "LUT__10177" port: "in[0]" }
 }
net {
	name: "n7815"
	terminal	{ cell: "LUT__10174" port: "out" }
	terminal	{ cell: "LUT__10177" port: "in[1]" }
 }
net {
	name: "n7816"
	terminal	{ cell: "LUT__10175" port: "out" }
	terminal	{ cell: "LUT__10177" port: "in[2]" }
 }
net {
	name: "n7817"
	terminal	{ cell: "LUT__10176" port: "out" }
	terminal	{ cell: "LUT__10177" port: "in[3]" }
 }
net {
	name: "n7818"
	terminal	{ cell: "LUT__10178" port: "out" }
	terminal	{ cell: "LUT__10182" port: "in[0]" }
 }
net {
	name: "n7819"
	terminal	{ cell: "LUT__10179" port: "out" }
	terminal	{ cell: "LUT__10182" port: "in[1]" }
 }
net {
	name: "n7820"
	terminal	{ cell: "LUT__10180" port: "out" }
	terminal	{ cell: "LUT__10182" port: "in[2]" }
 }
net {
	name: "n7821"
	terminal	{ cell: "LUT__10181" port: "out" }
	terminal	{ cell: "LUT__10182" port: "in[3]" }
 }
net {
	name: "n7822"
	terminal	{ cell: "LUT__10183" port: "out" }
	terminal	{ cell: "LUT__10188" port: "in[1]" }
	terminal	{ cell: "LUT__10208" port: "in[2]" }
	terminal	{ cell: "LUT__10209" port: "in[2]" }
	terminal	{ cell: "LUT__10210" port: "in[1]" }
	terminal	{ cell: "LUT__10211" port: "in[1]" }
	terminal	{ cell: "LUT__10936" port: "in[3]" }
	terminal	{ cell: "LUT__11025" port: "in[2]" }
	terminal	{ cell: "LUT__11034" port: "in[2]" }
 }
net {
	name: "n7823"
	terminal	{ cell: "LUT__10184" port: "out" }
	terminal	{ cell: "LUT__10185" port: "in[0]" }
	terminal	{ cell: "LUT__11961" port: "in[1]" }
	terminal	{ cell: "LUT__11962" port: "in[1]" }
	terminal	{ cell: "LUT__11963" port: "in[1]" }
	terminal	{ cell: "LUT__11964" port: "in[1]" }
	terminal	{ cell: "LUT__11968" port: "in[1]" }
	terminal	{ cell: "LUT__11969" port: "in[1]" }
	terminal	{ cell: "LUT__11971" port: "in[1]" }
 }
net {
	name: "n7824"
	terminal	{ cell: "LUT__10186" port: "out" }
	terminal	{ cell: "LUT__10187" port: "in[2]" }
	terminal	{ cell: "LUT__10203" port: "in[3]" }
	terminal	{ cell: "LUT__10217" port: "in[3]" }
	terminal	{ cell: "LUT__10231" port: "in[3]" }
	terminal	{ cell: "LUT__10243" port: "in[3]" }
	terminal	{ cell: "LUT__10255" port: "in[3]" }
	terminal	{ cell: "LUT__10259" port: "in[3]" }
	terminal	{ cell: "LUT__10270" port: "in[3]" }
	terminal	{ cell: "LUT__10285" port: "in[3]" }
	terminal	{ cell: "LUT__10298" port: "in[3]" }
	terminal	{ cell: "LUT__10311" port: "in[3]" }
	terminal	{ cell: "LUT__10329" port: "in[3]" }
	terminal	{ cell: "LUT__10340" port: "in[3]" }
	terminal	{ cell: "LUT__10350" port: "in[3]" }
	terminal	{ cell: "LUT__10365" port: "in[3]" }
	terminal	{ cell: "LUT__10375" port: "in[3]" }
	terminal	{ cell: "LUT__10386" port: "in[3]" }
	terminal	{ cell: "LUT__10401" port: "in[3]" }
	terminal	{ cell: "LUT__10415" port: "in[3]" }
	terminal	{ cell: "LUT__10421" port: "in[3]" }
	terminal	{ cell: "LUT__10436" port: "in[3]" }
	terminal	{ cell: "LUT__10443" port: "in[3]" }
	terminal	{ cell: "LUT__10457" port: "in[3]" }
	terminal	{ cell: "LUT__10462" port: "in[3]" }
	terminal	{ cell: "LUT__10476" port: "in[3]" }
	terminal	{ cell: "LUT__10487" port: "in[3]" }
	terminal	{ cell: "LUT__10498" port: "in[3]" }
	terminal	{ cell: "LUT__10517" port: "in[3]" }
	terminal	{ cell: "LUT__10528" port: "in[3]" }
	terminal	{ cell: "LUT__10534" port: "in[2]" }
	terminal	{ cell: "LUT__10542" port: "in[3]" }
	terminal	{ cell: "LUT__10558" port: "in[3]" }
	terminal	{ cell: "LUT__10570" port: "in[2]" }
	terminal	{ cell: "LUT__10578" port: "in[3]" }
	terminal	{ cell: "LUT__10588" port: "in[3]" }
	terminal	{ cell: "LUT__10600" port: "in[3]" }
	terminal	{ cell: "LUT__10611" port: "in[3]" }
	terminal	{ cell: "LUT__10623" port: "in[3]" }
	terminal	{ cell: "LUT__10628" port: "in[2]" }
	terminal	{ cell: "LUT__10642" port: "in[3]" }
	terminal	{ cell: "LUT__10650" port: "in[3]" }
	terminal	{ cell: "LUT__10662" port: "in[3]" }
	terminal	{ cell: "LUT__10675" port: "in[3]" }
	terminal	{ cell: "LUT__10687" port: "in[2]" }
	terminal	{ cell: "LUT__10695" port: "in[2]" }
	terminal	{ cell: "LUT__10709" port: "in[3]" }
	terminal	{ cell: "LUT__10715" port: "in[2]" }
	terminal	{ cell: "LUT__10725" port: "in[2]" }
	terminal	{ cell: "LUT__10740" port: "in[3]" }
	terminal	{ cell: "LUT__10744" port: "in[3]" }
	terminal	{ cell: "LUT__10761" port: "in[2]" }
	terminal	{ cell: "LUT__10771" port: "in[3]" }
	terminal	{ cell: "LUT__10781" port: "in[3]" }
	terminal	{ cell: "LUT__10789" port: "in[3]" }
	terminal	{ cell: "LUT__10798" port: "in[3]" }
	terminal	{ cell: "LUT__10811" port: "in[3]" }
	terminal	{ cell: "LUT__10825" port: "in[2]" }
	terminal	{ cell: "LUT__10936" port: "in[2]" }
 }
net {
	name: "n7825"
	terminal	{ cell: "LUT__10187" port: "out" }
	terminal	{ cell: "LUT__10188" port: "in[0]" }
	terminal	{ cell: "LUT__11033" port: "in[2]" }
 }
net {
	name: "n7826"
	terminal	{ cell: "LUT__10189" port: "out" }
	terminal	{ cell: "LUT__10190" port: "in[1]" }
	terminal	{ cell: "LUT__10199" port: "in[0]" }
	terminal	{ cell: "LUT__10211" port: "in[2]" }
 }
net {
	name: "n7827"
	terminal	{ cell: "LUT__10190" port: "out" }
	terminal	{ cell: "LUT__10191" port: "in[3]" }
	terminal	{ cell: "LUT__10212" port: "in[3]" }
	terminal	{ cell: "LUT__10228" port: "in[3]" }
	terminal	{ cell: "LUT__10244" port: "in[2]" }
	terminal	{ cell: "LUT__10256" port: "in[2]" }
	terminal	{ cell: "LUT__10263" port: "in[3]" }
	terminal	{ cell: "LUT__10274" port: "in[3]" }
	terminal	{ cell: "LUT__10284" port: "in[2]" }
	terminal	{ cell: "LUT__10297" port: "in[3]" }
	terminal	{ cell: "LUT__10307" port: "in[3]" }
	terminal	{ cell: "LUT__10322" port: "in[3]" }
	terminal	{ cell: "LUT__10337" port: "in[3]" }
	terminal	{ cell: "LUT__10352" port: "in[3]" }
	terminal	{ cell: "LUT__10363" port: "in[2]" }
	terminal	{ cell: "LUT__10378" port: "in[3]" }
	terminal	{ cell: "LUT__10391" port: "in[2]" }
	terminal	{ cell: "LUT__10403" port: "in[3]" }
	terminal	{ cell: "LUT__10414" port: "in[3]" }
	terminal	{ cell: "LUT__10420" port: "in[3]" }
	terminal	{ cell: "LUT__10433" port: "in[3]" }
	terminal	{ cell: "LUT__10442" port: "in[3]" }
	terminal	{ cell: "LUT__10452" port: "in[3]" }
	terminal	{ cell: "LUT__10472" port: "in[2]" }
	terminal	{ cell: "LUT__10480" port: "in[3]" }
	terminal	{ cell: "LUT__10489" port: "in[3]" }
	terminal	{ cell: "LUT__10500" port: "in[3]" }
	terminal	{ cell: "LUT__10512" port: "in[3]" }
	terminal	{ cell: "LUT__10521" port: "in[2]" }
	terminal	{ cell: "LUT__10535" port: "in[3]" }
	terminal	{ cell: "LUT__10544" port: "in[3]" }
	terminal	{ cell: "LUT__10552" port: "in[3]" }
	terminal	{ cell: "LUT__10565" port: "in[3]" }
	terminal	{ cell: "LUT__10572" port: "in[3]" }
	terminal	{ cell: "LUT__10583" port: "in[3]" }
	terminal	{ cell: "LUT__10595" port: "in[3]" }
	terminal	{ cell: "LUT__10610" port: "in[3]" }
	terminal	{ cell: "LUT__10616" port: "in[3]" }
	terminal	{ cell: "LUT__10632" port: "in[3]" }
	terminal	{ cell: "LUT__10646" port: "in[2]" }
	terminal	{ cell: "LUT__10649" port: "in[3]" }
	terminal	{ cell: "LUT__10660" port: "in[3]" }
	terminal	{ cell: "LUT__10670" port: "in[3]" }
	terminal	{ cell: "LUT__10681" port: "in[3]" }
	terminal	{ cell: "LUT__10693" port: "in[3]" }
	terminal	{ cell: "LUT__10701" port: "in[3]" }
	terminal	{ cell: "LUT__10714" port: "in[3]" }
	terminal	{ cell: "LUT__10722" port: "in[3]" }
	terminal	{ cell: "LUT__10737" port: "in[3]" }
	terminal	{ cell: "LUT__10743" port: "in[3]" }
	terminal	{ cell: "LUT__10754" port: "in[3]" }
	terminal	{ cell: "LUT__10766" port: "in[3]" }
	terminal	{ cell: "LUT__10774" port: "in[3]" }
	terminal	{ cell: "LUT__10785" port: "in[3]" }
	terminal	{ cell: "LUT__10800" port: "in[3]" }
	terminal	{ cell: "LUT__10806" port: "in[3]" }
	terminal	{ cell: "LUT__10820" port: "in[3]" }
 }
net {
	name: "n7828"
	terminal	{ cell: "LUT__10191" port: "out" }
	terminal	{ cell: "LUT__10207" port: "in[0]" }
 }
net {
	name: "n7829"
	terminal	{ cell: "LUT__10192" port: "out" }
	terminal	{ cell: "LUT__10193" port: "in[3]" }
	terminal	{ cell: "LUT__10215" port: "in[3]" }
	terminal	{ cell: "LUT__10226" port: "in[3]" }
	terminal	{ cell: "LUT__10237" port: "in[3]" }
	terminal	{ cell: "LUT__10251" port: "in[3]" }
	terminal	{ cell: "LUT__10265" port: "in[3]" }
	terminal	{ cell: "LUT__10276" port: "in[3]" }
	terminal	{ cell: "LUT__10287" port: "in[3]" }
	terminal	{ cell: "LUT__10299" port: "in[3]" }
	terminal	{ cell: "LUT__10315" port: "in[3]" }
	terminal	{ cell: "LUT__10324" port: "in[3]" }
	terminal	{ cell: "LUT__10344" port: "in[3]" }
	terminal	{ cell: "LUT__10355" port: "in[3]" }
	terminal	{ cell: "LUT__10364" port: "in[3]" }
	terminal	{ cell: "LUT__10379" port: "in[2]" }
	terminal	{ cell: "LUT__10393" port: "in[3]" }
	terminal	{ cell: "LUT__10405" port: "in[3]" }
	terminal	{ cell: "LUT__10417" port: "in[2]" }
	terminal	{ cell: "LUT__10424" port: "in[2]" }
	terminal	{ cell: "LUT__10439" port: "in[2]" }
	terminal	{ cell: "LUT__10446" port: "in[3]" }
	terminal	{ cell: "LUT__10458" port: "in[3]" }
	terminal	{ cell: "LUT__10466" port: "in[3]" }
	terminal	{ cell: "LUT__10482" port: "in[2]" }
	terminal	{ cell: "LUT__10486" port: "in[3]" }
	terminal	{ cell: "LUT__10502" port: "in[3]" }
	terminal	{ cell: "LUT__10516" port: "in[3]" }
	terminal	{ cell: "LUT__10522" port: "in[3]" }
	terminal	{ cell: "LUT__10531" port: "in[3]" }
	terminal	{ cell: "LUT__10549" port: "in[2]" }
	terminal	{ cell: "LUT__10554" port: "in[3]" }
	terminal	{ cell: "LUT__10563" port: "in[3]" }
	terminal	{ cell: "LUT__10577" port: "in[3]" }
	terminal	{ cell: "LUT__10591" port: "in[3]" }
	terminal	{ cell: "LUT__10596" port: "in[3]" }
	terminal	{ cell: "LUT__10613" port: "in[2]" }
	terminal	{ cell: "LUT__10617" port: "in[3]" }
	terminal	{ cell: "LUT__10633" port: "in[3]" }
	terminal	{ cell: "LUT__10641" port: "in[3]" }
	terminal	{ cell: "LUT__10656" port: "in[3]" }
	terminal	{ cell: "LUT__10664" port: "in[3]" }
	terminal	{ cell: "LUT__10673" port: "in[2]" }
	terminal	{ cell: "LUT__10686" port: "in[3]" }
	terminal	{ cell: "LUT__10699" port: "in[2]" }
	terminal	{ cell: "LUT__10708" port: "in[3]" }
	terminal	{ cell: "LUT__10712" port: "in[3]" }
	terminal	{ cell: "LUT__10724" port: "in[3]" }
	terminal	{ cell: "LUT__10734" port: "in[2]" }
	terminal	{ cell: "LUT__10746" port: "in[3]" }
	terminal	{ cell: "LUT__10756" port: "in[3]" }
	terminal	{ cell: "LUT__10767" port: "in[2]" }
	terminal	{ cell: "LUT__10778" port: "in[3]" }
	terminal	{ cell: "LUT__10790" port: "in[3]" }
	terminal	{ cell: "LUT__10796" port: "in[3]" }
	terminal	{ cell: "LUT__10814" port: "in[3]" }
	terminal	{ cell: "LUT__10818" port: "in[3]" }
 }
net {
	name: "n7830"
	terminal	{ cell: "LUT__10193" port: "out" }
	terminal	{ cell: "LUT__10207" port: "in[1]" }
 }
net {
	name: "n7831"
	terminal	{ cell: "LUT__10194" port: "out" }
	terminal	{ cell: "LUT__10195" port: "in[3]" }
	terminal	{ cell: "LUT__10218" port: "in[3]" }
	terminal	{ cell: "LUT__10225" port: "in[3]" }
	terminal	{ cell: "LUT__10234" port: "in[3]" }
	terminal	{ cell: "LUT__10249" port: "in[3]" }
	terminal	{ cell: "LUT__10258" port: "in[3]" }
	terminal	{ cell: "LUT__10272" port: "in[3]" }
	terminal	{ cell: "LUT__10283" port: "in[3]" }
	terminal	{ cell: "LUT__10303" port: "in[3]" }
	terminal	{ cell: "LUT__10316" port: "in[2]" }
	terminal	{ cell: "LUT__10325" port: "in[3]" }
	terminal	{ cell: "LUT__10338" port: "in[3]" }
	terminal	{ cell: "LUT__10348" port: "in[3]" }
	terminal	{ cell: "LUT__10358" port: "in[3]" }
	terminal	{ cell: "LUT__10381" port: "in[3]" }
	terminal	{ cell: "LUT__10387" port: "in[3]" }
	terminal	{ cell: "LUT__10404" port: "in[3]" }
	terminal	{ cell: "LUT__10416" port: "in[3]" }
	terminal	{ cell: "LUT__10423" port: "in[3]" }
	terminal	{ cell: "LUT__10431" port: "in[3]" }
	terminal	{ cell: "LUT__10447" port: "in[3]" }
	terminal	{ cell: "LUT__10459" port: "in[2]" }
	terminal	{ cell: "LUT__10464" port: "in[3]" }
	terminal	{ cell: "LUT__10478" port: "in[3]" }
	terminal	{ cell: "LUT__10491" port: "in[3]" }
	terminal	{ cell: "LUT__10505" port: "in[3]" }
	terminal	{ cell: "LUT__10510" port: "in[3]" }
	terminal	{ cell: "LUT__10529" port: "in[2]" }
	terminal	{ cell: "LUT__10532" port: "in[3]" }
	terminal	{ cell: "LUT__10548" port: "in[3]" }
	terminal	{ cell: "LUT__10556" port: "in[3]" }
	terminal	{ cell: "LUT__10567" port: "in[3]" }
	terminal	{ cell: "LUT__10579" port: "in[3]" }
	terminal	{ cell: "LUT__10585" port: "in[3]" }
	terminal	{ cell: "LUT__10602" port: "in[3]" }
	terminal	{ cell: "LUT__10608" port: "in[3]" }
	terminal	{ cell: "LUT__10624" port: "in[3]" }
	terminal	{ cell: "LUT__10629" port: "in[3]" }
	terminal	{ cell: "LUT__10639" port: "in[3]" }
	terminal	{ cell: "LUT__10651" port: "in[3]" }
	terminal	{ cell: "LUT__10663" port: "in[3]" }
	terminal	{ cell: "LUT__10678" port: "in[2]" }
	terminal	{ cell: "LUT__10683" port: "in[3]" }
	terminal	{ cell: "LUT__10692" port: "in[3]" }
	terminal	{ cell: "LUT__10706" port: "in[3]" }
	terminal	{ cell: "LUT__10718" port: "in[3]" }
	terminal	{ cell: "LUT__10729" port: "in[3]" }
	terminal	{ cell: "LUT__10738" port: "in[3]" }
	terminal	{ cell: "LUT__10751" port: "in[3]" }
	terminal	{ cell: "LUT__10757" port: "in[3]" }
	terminal	{ cell: "LUT__10770" port: "in[3]" }
	terminal	{ cell: "LUT__10780" port: "in[3]" }
	terminal	{ cell: "LUT__10792" port: "in[3]" }
	terminal	{ cell: "LUT__10797" port: "in[3]" }
	terminal	{ cell: "LUT__10808" port: "in[3]" }
	terminal	{ cell: "LUT__10824" port: "in[3]" }
 }
net {
	name: "n7832"
	terminal	{ cell: "LUT__10195" port: "out" }
	terminal	{ cell: "LUT__10198" port: "in[0]" }
 }
net {
	name: "n7833"
	terminal	{ cell: "LUT__10196" port: "out" }
	terminal	{ cell: "LUT__10197" port: "in[3]" }
	terminal	{ cell: "LUT__10214" port: "in[3]" }
	terminal	{ cell: "LUT__10230" port: "in[3]" }
	terminal	{ cell: "LUT__10239" port: "in[3]" }
	terminal	{ cell: "LUT__10246" port: "in[3]" }
	terminal	{ cell: "LUT__10264" port: "in[3]" }
	terminal	{ cell: "LUT__10275" port: "in[3]" }
	terminal	{ cell: "LUT__10291" port: "in[3]" }
	terminal	{ cell: "LUT__10295" port: "in[3]" }
	terminal	{ cell: "LUT__10319" port: "in[3]" }
	terminal	{ cell: "LUT__10323" port: "in[3]" }
	terminal	{ cell: "LUT__10339" port: "in[3]" }
	terminal	{ cell: "LUT__10353" port: "in[3]" }
	terminal	{ cell: "LUT__10371" port: "in[2]" }
	terminal	{ cell: "LUT__10382" port: "in[3]" }
	terminal	{ cell: "LUT__10394" port: "in[3]" }
	terminal	{ cell: "LUT__10399" port: "in[3]" }
	terminal	{ cell: "LUT__10411" port: "in[3]" }
	terminal	{ cell: "LUT__10426" port: "in[3]" }
	terminal	{ cell: "LUT__10432" port: "in[3]" }
	terminal	{ cell: "LUT__10444" port: "in[3]" }
	terminal	{ cell: "LUT__10454" port: "in[3]" }
	terminal	{ cell: "LUT__10467" port: "in[3]" }
	terminal	{ cell: "LUT__10481" port: "in[2]" }
	terminal	{ cell: "LUT__10496" port: "in[2]" }
	terminal	{ cell: "LUT__10506" port: "in[2]" }
	terminal	{ cell: "LUT__10513" port: "in[2]" }
	terminal	{ cell: "LUT__10525" port: "in[2]" }
	terminal	{ cell: "LUT__10537" port: "in[3]" }
	terminal	{ cell: "LUT__10545" port: "in[3]" }
	terminal	{ cell: "LUT__10557" port: "in[3]" }
	terminal	{ cell: "LUT__10566" port: "in[3]" }
	terminal	{ cell: "LUT__10574" port: "in[3]" }
	terminal	{ cell: "LUT__10586" port: "in[3]" }
	terminal	{ cell: "LUT__10599" port: "in[3]" }
	terminal	{ cell: "LUT__10607" port: "in[3]" }
	terminal	{ cell: "LUT__10619" port: "in[3]" }
	terminal	{ cell: "LUT__10635" port: "in[3]" }
	terminal	{ cell: "LUT__10645" port: "in[3]" }
	terminal	{ cell: "LUT__10653" port: "in[3]" }
	terminal	{ cell: "LUT__10668" port: "in[2]" }
	terminal	{ cell: "LUT__10671" port: "in[3]" }
	terminal	{ cell: "LUT__10685" port: "in[3]" }
	terminal	{ cell: "LUT__10698" port: "in[3]" }
	terminal	{ cell: "LUT__10704" port: "in[3]" }
	terminal	{ cell: "LUT__10719" port: "in[3]" }
	terminal	{ cell: "LUT__10723" port: "in[3]" }
	terminal	{ cell: "LUT__10735" port: "in[3]" }
	terminal	{ cell: "LUT__10750" port: "in[3]" }
	terminal	{ cell: "LUT__10758" port: "in[3]" }
	terminal	{ cell: "LUT__10765" port: "in[3]" }
	terminal	{ cell: "LUT__10776" port: "in[3]" }
	terminal	{ cell: "LUT__10787" port: "in[3]" }
	terminal	{ cell: "LUT__10801" port: "in[3]" }
	terminal	{ cell: "LUT__10809" port: "in[3]" }
	terminal	{ cell: "LUT__10817" port: "in[3]" }
 }
net {
	name: "n7834"
	terminal	{ cell: "LUT__10197" port: "out" }
	terminal	{ cell: "LUT__10198" port: "in[1]" }
 }
net {
	name: "n7835"
	terminal	{ cell: "LUT__10198" port: "out" }
	terminal	{ cell: "LUT__10207" port: "in[2]" }
 }
net {
	name: "n7836"
	terminal	{ cell: "LUT__10199" port: "out" }
	terminal	{ cell: "LUT__10200" port: "in[3]" }
	terminal	{ cell: "LUT__10208" port: "in[1]" }
	terminal	{ cell: "LUT__10213" port: "in[3]" }
	terminal	{ cell: "LUT__10223" port: "in[3]" }
	terminal	{ cell: "LUT__10236" port: "in[3]" }
	terminal	{ cell: "LUT__10248" port: "in[3]" }
	terminal	{ cell: "LUT__10260" port: "in[3]" }
	terminal	{ cell: "LUT__10269" port: "in[3]" }
	terminal	{ cell: "LUT__10280" port: "in[3]" }
	terminal	{ cell: "LUT__10296" port: "in[3]" }
	terminal	{ cell: "LUT__10306" port: "in[3]" }
	terminal	{ cell: "LUT__10327" port: "in[3]" }
	terminal	{ cell: "LUT__10335" port: "in[3]" }
	terminal	{ cell: "LUT__10349" port: "in[3]" }
	terminal	{ cell: "LUT__10360" port: "in[3]" }
	terminal	{ cell: "LUT__10380" port: "in[3]" }
	terminal	{ cell: "LUT__10390" port: "in[3]" }
	terminal	{ cell: "LUT__10398" port: "in[3]" }
	terminal	{ cell: "LUT__10409" port: "in[3]" }
	terminal	{ cell: "LUT__10425" port: "in[3]" }
	terminal	{ cell: "LUT__10434" port: "in[3]" }
	terminal	{ cell: "LUT__10441" port: "in[3]" }
	terminal	{ cell: "LUT__10455" port: "in[3]" }
	terminal	{ cell: "LUT__10471" port: "in[3]" }
	terminal	{ cell: "LUT__10475" port: "in[3]" }
	terminal	{ cell: "LUT__10488" port: "in[3]" }
	terminal	{ cell: "LUT__10501" port: "in[3]" }
	terminal	{ cell: "LUT__10514" port: "in[3]" }
	terminal	{ cell: "LUT__10520" port: "in[3]" }
	terminal	{ cell: "LUT__10533" port: "in[3]" }
	terminal	{ cell: "LUT__10543" port: "in[3]" }
	terminal	{ cell: "LUT__10551" port: "in[3]" }
	terminal	{ cell: "LUT__10564" port: "in[3]" }
	terminal	{ cell: "LUT__10573" port: "in[3]" }
	terminal	{ cell: "LUT__10584" port: "in[3]" }
	terminal	{ cell: "LUT__10594" port: "in[3]" }
	terminal	{ cell: "LUT__10605" port: "in[3]" }
	terminal	{ cell: "LUT__10621" port: "in[3]" }
	terminal	{ cell: "LUT__10627" port: "in[3]" }
	terminal	{ cell: "LUT__10638" port: "in[3]" }
	terminal	{ cell: "LUT__10648" port: "in[3]" }
	terminal	{ cell: "LUT__10659" port: "in[3]" }
	terminal	{ cell: "LUT__10672" port: "in[3]" }
	terminal	{ cell: "LUT__10680" port: "in[3]" }
	terminal	{ cell: "LUT__10694" port: "in[3]" }
	terminal	{ cell: "LUT__10702" port: "in[3]" }
	terminal	{ cell: "LUT__10716" port: "in[3]" }
	terminal	{ cell: "LUT__10726" port: "in[3]" }
	terminal	{ cell: "LUT__10732" port: "in[3]" }
	terminal	{ cell: "LUT__10745" port: "in[3]" }
	terminal	{ cell: "LUT__10755" port: "in[3]" }
	terminal	{ cell: "LUT__10768" port: "in[3]" }
	terminal	{ cell: "LUT__10777" port: "in[2]" }
	terminal	{ cell: "LUT__10784" port: "in[3]" }
	terminal	{ cell: "LUT__10795" port: "in[3]" }
	terminal	{ cell: "LUT__10807" port: "in[3]" }
	terminal	{ cell: "LUT__10819" port: "in[3]" }
 }
net {
	name: "n7837"
	terminal	{ cell: "LUT__10200" port: "out" }
	terminal	{ cell: "LUT__10206" port: "in[0]" }
 }
net {
	name: "n7838"
	terminal	{ cell: "LUT__10201" port: "out" }
	terminal	{ cell: "LUT__10202" port: "in[3]" }
	terminal	{ cell: "LUT__10220" port: "in[3]" }
	terminal	{ cell: "LUT__10229" port: "in[3]" }
	terminal	{ cell: "LUT__10235" port: "in[3]" }
	terminal	{ cell: "LUT__10247" port: "in[3]" }
	terminal	{ cell: "LUT__10266" port: "in[3]" }
	terminal	{ cell: "LUT__10271" port: "in[3]" }
	terminal	{ cell: "LUT__10286" port: "in[3]" }
	terminal	{ cell: "LUT__10294" port: "in[3]" }
	terminal	{ cell: "LUT__10320" port: "in[2]" }
	terminal	{ cell: "LUT__10330" port: "in[3]" }
	terminal	{ cell: "LUT__10336" port: "in[2]" }
	terminal	{ cell: "LUT__10354" port: "in[3]" }
	terminal	{ cell: "LUT__10372" port: "in[2]" }
	terminal	{ cell: "LUT__10383" port: "in[3]" }
	terminal	{ cell: "LUT__10395" port: "in[3]" }
	terminal	{ cell: "LUT__10406" port: "in[3]" }
	terminal	{ cell: "LUT__10412" port: "in[3]" }
	terminal	{ cell: "LUT__10428" port: "in[3]" }
	terminal	{ cell: "LUT__10438" port: "in[3]" }
	terminal	{ cell: "LUT__10449" port: "in[3]" }
	terminal	{ cell: "LUT__10456" port: "in[3]" }
	terminal	{ cell: "LUT__10465" port: "in[2]" }
	terminal	{ cell: "LUT__10477" port: "in[3]" }
	terminal	{ cell: "LUT__10490" port: "in[3]" }
	terminal	{ cell: "LUT__10499" port: "in[3]" }
	terminal	{ cell: "LUT__10515" port: "in[3]" }
	terminal	{ cell: "LUT__10523" port: "in[3]" }
	terminal	{ cell: "LUT__10536" port: "in[3]" }
	terminal	{ cell: "LUT__10546" port: "in[3]" }
	terminal	{ cell: "LUT__10553" port: "in[3]" }
	terminal	{ cell: "LUT__10569" port: "in[3]" }
	terminal	{ cell: "LUT__10580" port: "in[3]" }
	terminal	{ cell: "LUT__10589" port: "in[3]" }
	terminal	{ cell: "LUT__10597" port: "in[3]" }
	terminal	{ cell: "LUT__10606" port: "in[3]" }
	terminal	{ cell: "LUT__10618" port: "in[3]" }
	terminal	{ cell: "LUT__10634" port: "in[3]" }
	terminal	{ cell: "LUT__10643" port: "in[3]" }
	terminal	{ cell: "LUT__10655" port: "in[3]" }
	terminal	{ cell: "LUT__10661" port: "in[3]" }
	terminal	{ cell: "LUT__10677" port: "in[3]" }
	terminal	{ cell: "LUT__10682" port: "in[3]" }
	terminal	{ cell: "LUT__10696" port: "in[3]" }
	terminal	{ cell: "LUT__10707" port: "in[3]" }
	terminal	{ cell: "LUT__10713" port: "in[3]" }
	terminal	{ cell: "LUT__10728" port: "in[3]" }
	terminal	{ cell: "LUT__10739" port: "in[3]" }
	terminal	{ cell: "LUT__10748" port: "in[3]" }
	terminal	{ cell: "LUT__10760" port: "in[3]" }
	terminal	{ cell: "LUT__10769" port: "in[3]" }
	terminal	{ cell: "LUT__10775" port: "in[3]" }
	terminal	{ cell: "LUT__10786" port: "in[3]" }
	terminal	{ cell: "LUT__10802" port: "in[3]" }
	terminal	{ cell: "LUT__10812" port: "in[3]" }
	terminal	{ cell: "LUT__10822" port: "in[3]" }
 }
net {
	name: "n7839"
	terminal	{ cell: "LUT__10202" port: "out" }
	terminal	{ cell: "LUT__10206" port: "in[1]" }
 }
net {
	name: "n7840"
	terminal	{ cell: "LUT__10203" port: "out" }
	terminal	{ cell: "LUT__10206" port: "in[2]" }
 }
net {
	name: "n7841"
	terminal	{ cell: "LUT__10204" port: "out" }
	terminal	{ cell: "LUT__10205" port: "in[3]" }
	terminal	{ cell: "LUT__10219" port: "in[3]" }
	terminal	{ cell: "LUT__10224" port: "in[3]" }
	terminal	{ cell: "LUT__10238" port: "in[3]" }
	terminal	{ cell: "LUT__10250" port: "in[3]" }
	terminal	{ cell: "LUT__10261" port: "in[3]" }
	terminal	{ cell: "LUT__10277" port: "in[3]" }
	terminal	{ cell: "LUT__10292" port: "in[2]" }
	terminal	{ cell: "LUT__10304" port: "in[2]" }
	terminal	{ cell: "LUT__10310" port: "in[2]" }
	terminal	{ cell: "LUT__10328" port: "in[3]" }
	terminal	{ cell: "LUT__10345" port: "in[2]" }
	terminal	{ cell: "LUT__10347" port: "in[3]" }
	terminal	{ cell: "LUT__10359" port: "in[3]" }
	terminal	{ cell: "LUT__10374" port: "in[3]" }
	terminal	{ cell: "LUT__10392" port: "in[3]" }
	terminal	{ cell: "LUT__10400" port: "in[3]" }
	terminal	{ cell: "LUT__10410" port: "in[3]" }
	terminal	{ cell: "LUT__10427" port: "in[3]" }
	terminal	{ cell: "LUT__10435" port: "in[3]" }
	terminal	{ cell: "LUT__10448" port: "in[3]" }
	terminal	{ cell: "LUT__10453" port: "in[3]" }
	terminal	{ cell: "LUT__10468" port: "in[3]" }
	terminal	{ cell: "LUT__10483" port: "in[3]" }
	terminal	{ cell: "LUT__10495" port: "in[2]" }
	terminal	{ cell: "LUT__10503" port: "in[3]" }
	terminal	{ cell: "LUT__10508" port: "in[3]" }
	terminal	{ cell: "LUT__10524" port: "in[3]" }
	terminal	{ cell: "LUT__10538" port: "in[3]" }
	terminal	{ cell: "LUT__10541" port: "in[3]" }
	terminal	{ cell: "LUT__10559" port: "in[3]" }
	terminal	{ cell: "LUT__10562" port: "in[3]" }
	terminal	{ cell: "LUT__10575" port: "in[3]" }
	terminal	{ cell: "LUT__10590" port: "in[3]" }
	terminal	{ cell: "LUT__10601" port: "in[3]" }
	terminal	{ cell: "LUT__10612" port: "in[3]" }
	terminal	{ cell: "LUT__10622" port: "in[3]" }
	terminal	{ cell: "LUT__10630" port: "in[3]" }
	terminal	{ cell: "LUT__10640" port: "in[3]" }
	terminal	{ cell: "LUT__10654" port: "in[3]" }
	terminal	{ cell: "LUT__10667" port: "in[3]" }
	terminal	{ cell: "LUT__10674" port: "in[3]" }
	terminal	{ cell: "LUT__10688" port: "in[3]" }
	terminal	{ cell: "LUT__10691" port: "in[3]" }
	terminal	{ cell: "LUT__10703" port: "in[3]" }
	terminal	{ cell: "LUT__10717" port: "in[3]" }
	terminal	{ cell: "LUT__10727" port: "in[3]" }
	terminal	{ cell: "LUT__10733" port: "in[3]" }
	terminal	{ cell: "LUT__10747" port: "in[3]" }
	terminal	{ cell: "LUT__10759" port: "in[3]" }
	terminal	{ cell: "LUT__10764" port: "in[3]" }
	terminal	{ cell: "LUT__10779" port: "in[3]" }
	terminal	{ cell: "LUT__10791" port: "in[3]" }
	terminal	{ cell: "LUT__10803" port: "in[3]" }
	terminal	{ cell: "LUT__10813" port: "in[3]" }
	terminal	{ cell: "LUT__10821" port: "in[3]" }
 }
net {
	name: "n7842"
	terminal	{ cell: "LUT__10205" port: "out" }
	terminal	{ cell: "LUT__10206" port: "in[3]" }
 }
net {
	name: "n7843"
	terminal	{ cell: "LUT__10206" port: "out" }
	terminal	{ cell: "LUT__10207" port: "in[3]" }
 }
net {
	name: "n7844"
	terminal	{ cell: "LUT__10209" port: "out" }
	terminal	{ cell: "LUT__10210" port: "in[2]" }
 }
net {
	name: "n7845"
	terminal	{ cell: "LUT__10212" port: "out" }
	terminal	{ cell: "LUT__10216" port: "in[0]" }
 }
net {
	name: "n7846"
	terminal	{ cell: "LUT__10213" port: "out" }
	terminal	{ cell: "LUT__10216" port: "in[1]" }
 }
net {
	name: "n7847"
	terminal	{ cell: "LUT__10214" port: "out" }
	terminal	{ cell: "LUT__10216" port: "in[2]" }
 }
net {
	name: "n7848"
	terminal	{ cell: "LUT__10215" port: "out" }
	terminal	{ cell: "LUT__10216" port: "in[3]" }
 }
net {
	name: "n7849"
	terminal	{ cell: "LUT__10216" port: "out" }
	terminal	{ cell: "LUT__10222" port: "in[0]" }
 }
net {
	name: "n7850"
	terminal	{ cell: "LUT__10217" port: "out" }
	terminal	{ cell: "LUT__10221" port: "in[0]" }
 }
net {
	name: "n7851"
	terminal	{ cell: "LUT__10218" port: "out" }
	terminal	{ cell: "LUT__10221" port: "in[1]" }
 }
net {
	name: "n7852"
	terminal	{ cell: "LUT__10219" port: "out" }
	terminal	{ cell: "LUT__10221" port: "in[2]" }
 }
net {
	name: "n7853"
	terminal	{ cell: "LUT__10220" port: "out" }
	terminal	{ cell: "LUT__10221" port: "in[3]" }
 }
net {
	name: "n7854"
	terminal	{ cell: "LUT__10221" port: "out" }
	terminal	{ cell: "LUT__10222" port: "in[1]" }
 }
net {
	name: "n7855"
	terminal	{ cell: "LUT__10223" port: "out" }
	terminal	{ cell: "LUT__10227" port: "in[0]" }
 }
net {
	name: "n7856"
	terminal	{ cell: "LUT__10224" port: "out" }
	terminal	{ cell: "LUT__10227" port: "in[1]" }
 }
net {
	name: "n7857"
	terminal	{ cell: "LUT__10225" port: "out" }
	terminal	{ cell: "LUT__10227" port: "in[2]" }
 }
net {
	name: "n7858"
	terminal	{ cell: "LUT__10226" port: "out" }
	terminal	{ cell: "LUT__10227" port: "in[3]" }
 }
net {
	name: "n7859"
	terminal	{ cell: "LUT__10227" port: "out" }
	terminal	{ cell: "LUT__10233" port: "in[0]" }
 }
net {
	name: "n7860"
	terminal	{ cell: "LUT__10228" port: "out" }
	terminal	{ cell: "LUT__10232" port: "in[0]" }
 }
net {
	name: "n7861"
	terminal	{ cell: "LUT__10229" port: "out" }
	terminal	{ cell: "LUT__10232" port: "in[1]" }
 }
net {
	name: "n7862"
	terminal	{ cell: "LUT__10230" port: "out" }
	terminal	{ cell: "LUT__10232" port: "in[2]" }
 }
net {
	name: "n7863"
	terminal	{ cell: "LUT__10231" port: "out" }
	terminal	{ cell: "LUT__10232" port: "in[3]" }
 }
net {
	name: "n7864"
	terminal	{ cell: "LUT__10232" port: "out" }
	terminal	{ cell: "LUT__10233" port: "in[1]" }
 }
net {
	name: "n7865"
	terminal	{ cell: "LUT__10234" port: "out" }
	terminal	{ cell: "LUT__10245" port: "in[0]" }
 }
net {
	name: "n7866"
	terminal	{ cell: "LUT__10235" port: "out" }
	terminal	{ cell: "LUT__10245" port: "in[1]" }
 }
net {
	name: "n7867"
	terminal	{ cell: "LUT__10236" port: "out" }
	terminal	{ cell: "LUT__10240" port: "in[0]" }
 }
net {
	name: "n7868"
	terminal	{ cell: "LUT__10237" port: "out" }
	terminal	{ cell: "LUT__10240" port: "in[1]" }
 }
net {
	name: "n7869"
	terminal	{ cell: "LUT__10238" port: "out" }
	terminal	{ cell: "LUT__10240" port: "in[2]" }
 }
net {
	name: "n7870"
	terminal	{ cell: "LUT__10239" port: "out" }
	terminal	{ cell: "LUT__10240" port: "in[3]" }
 }
net {
	name: "n7871"
	terminal	{ cell: "LUT__10240" port: "out" }
	terminal	{ cell: "LUT__10245" port: "in[2]" }
 }
net {
	name: "n7872"
	terminal	{ cell: "LUT__10241" port: "out" }
	terminal	{ cell: "LUT__10244" port: "in[1]" }
	terminal	{ cell: "LUT__10439" port: "in[0]" }
 }
net {
	name: "n7873"
	terminal	{ cell: "LUT__10242" port: "out" }
	terminal	{ cell: "LUT__10244" port: "in[0]" }
	terminal	{ cell: "LUT__10699" port: "in[0]" }
 }
net {
	name: "n7874"
	terminal	{ cell: "LUT__10243" port: "out" }
	terminal	{ cell: "LUT__10244" port: "in[3]" }
 }
net {
	name: "n7875"
	terminal	{ cell: "LUT__10244" port: "out" }
	terminal	{ cell: "LUT__10245" port: "in[3]" }
 }
net {
	name: "n7876"
	terminal	{ cell: "LUT__10246" port: "out" }
	terminal	{ cell: "LUT__10257" port: "in[0]" }
 }
net {
	name: "n7877"
	terminal	{ cell: "LUT__10247" port: "out" }
	terminal	{ cell: "LUT__10257" port: "in[1]" }
 }
net {
	name: "n7878"
	terminal	{ cell: "LUT__10248" port: "out" }
	terminal	{ cell: "LUT__10252" port: "in[0]" }
 }
net {
	name: "n7879"
	terminal	{ cell: "LUT__10249" port: "out" }
	terminal	{ cell: "LUT__10252" port: "in[1]" }
 }
net {
	name: "n7880"
	terminal	{ cell: "LUT__10250" port: "out" }
	terminal	{ cell: "LUT__10252" port: "in[2]" }
 }
net {
	name: "n7881"
	terminal	{ cell: "LUT__10251" port: "out" }
	terminal	{ cell: "LUT__10252" port: "in[3]" }
 }
net {
	name: "n7882"
	terminal	{ cell: "LUT__10252" port: "out" }
	terminal	{ cell: "LUT__10257" port: "in[2]" }
 }
net {
	name: "n7883"
	terminal	{ cell: "LUT__10253" port: "out" }
	terminal	{ cell: "LUT__10256" port: "in[1]" }
	terminal	{ cell: "LUT__10534" port: "in[0]" }
 }
net {
	name: "n7884"
	terminal	{ cell: "LUT__10254" port: "out" }
	terminal	{ cell: "LUT__10256" port: "in[0]" }
	terminal	{ cell: "LUT__10495" port: "in[0]" }
	terminal	{ cell: "LUT__10532" port: "in[2]" }
 }
net {
	name: "n7885"
	terminal	{ cell: "LUT__10255" port: "out" }
	terminal	{ cell: "LUT__10256" port: "in[3]" }
 }
net {
	name: "n7886"
	terminal	{ cell: "LUT__10256" port: "out" }
	terminal	{ cell: "LUT__10257" port: "in[3]" }
 }
net {
	name: "n7887"
	terminal	{ cell: "LUT__10258" port: "out" }
	terminal	{ cell: "LUT__10268" port: "in[0]" }
 }
net {
	name: "n7888"
	terminal	{ cell: "LUT__10259" port: "out" }
	terminal	{ cell: "LUT__10268" port: "in[1]" }
 }
net {
	name: "n7889"
	terminal	{ cell: "LUT__10260" port: "out" }
	terminal	{ cell: "LUT__10262" port: "in[0]" }
 }
net {
	name: "n7890"
	terminal	{ cell: "LUT__10261" port: "out" }
	terminal	{ cell: "LUT__10262" port: "in[1]" }
 }
net {
	name: "n7891"
	terminal	{ cell: "LUT__10262" port: "out" }
	terminal	{ cell: "LUT__10268" port: "in[2]" }
 }
net {
	name: "n7892"
	terminal	{ cell: "LUT__10263" port: "out" }
	terminal	{ cell: "LUT__10267" port: "in[0]" }
 }
net {
	name: "n7893"
	terminal	{ cell: "LUT__10264" port: "out" }
	terminal	{ cell: "LUT__10267" port: "in[1]" }
 }
net {
	name: "n7894"
	terminal	{ cell: "LUT__10265" port: "out" }
	terminal	{ cell: "LUT__10267" port: "in[2]" }
 }
net {
	name: "n7895"
	terminal	{ cell: "LUT__10266" port: "out" }
	terminal	{ cell: "LUT__10267" port: "in[3]" }
 }
net {
	name: "n7896"
	terminal	{ cell: "LUT__10267" port: "out" }
	terminal	{ cell: "LUT__10268" port: "in[3]" }
 }
net {
	name: "n7897"
	terminal	{ cell: "LUT__10269" port: "out" }
	terminal	{ cell: "LUT__10273" port: "in[0]" }
 }
net {
	name: "n7898"
	terminal	{ cell: "LUT__10270" port: "out" }
	terminal	{ cell: "LUT__10273" port: "in[1]" }
 }
net {
	name: "n7899"
	terminal	{ cell: "LUT__10271" port: "out" }
	terminal	{ cell: "LUT__10273" port: "in[2]" }
 }
net {
	name: "n7900"
	terminal	{ cell: "LUT__10272" port: "out" }
	terminal	{ cell: "LUT__10273" port: "in[3]" }
 }
net {
	name: "n7901"
	terminal	{ cell: "LUT__10273" port: "out" }
	terminal	{ cell: "LUT__10279" port: "in[0]" }
 }
net {
	name: "n7902"
	terminal	{ cell: "LUT__10274" port: "out" }
	terminal	{ cell: "LUT__10278" port: "in[0]" }
 }
net {
	name: "n7903"
	terminal	{ cell: "LUT__10275" port: "out" }
	terminal	{ cell: "LUT__10278" port: "in[1]" }
 }
net {
	name: "n7904"
	terminal	{ cell: "LUT__10276" port: "out" }
	terminal	{ cell: "LUT__10278" port: "in[2]" }
 }
net {
	name: "n7905"
	terminal	{ cell: "LUT__10277" port: "out" }
	terminal	{ cell: "LUT__10278" port: "in[3]" }
 }
net {
	name: "n7906"
	terminal	{ cell: "LUT__10278" port: "out" }
	terminal	{ cell: "LUT__10279" port: "in[1]" }
 }
net {
	name: "n7907"
	terminal	{ cell: "LUT__10280" port: "out" }
	terminal	{ cell: "LUT__10293" port: "in[0]" }
 }
net {
	name: "n7908"
	terminal	{ cell: "LUT__10281" port: "out" }
	terminal	{ cell: "LUT__10284" port: "in[1]" }
	terminal	{ cell: "LUT__10459" port: "in[1]" }
	terminal	{ cell: "LUT__10613" port: "in[0]" }
	terminal	{ cell: "LUT__10761" port: "in[0]" }
 }
net {
	name: "n7909"
	terminal	{ cell: "LUT__10282" port: "out" }
	terminal	{ cell: "LUT__10284" port: "in[0]" }
	terminal	{ cell: "LUT__10482" port: "in[0]" }
	terminal	{ cell: "LUT__10570" port: "in[1]" }
 }
net {
	name: "n7910"
	terminal	{ cell: "LUT__10283" port: "out" }
	terminal	{ cell: "LUT__10284" port: "in[3]" }
 }
net {
	name: "n7911"
	terminal	{ cell: "LUT__10284" port: "out" }
	terminal	{ cell: "LUT__10293" port: "in[1]" }
 }
net {
	name: "n7912"
	terminal	{ cell: "LUT__10285" port: "out" }
	terminal	{ cell: "LUT__10288" port: "in[0]" }
 }
net {
	name: "n7913"
	terminal	{ cell: "LUT__10286" port: "out" }
	terminal	{ cell: "LUT__10288" port: "in[1]" }
 }
net {
	name: "n7914"
	terminal	{ cell: "LUT__10287" port: "out" }
	terminal	{ cell: "LUT__10288" port: "in[2]" }
 }
net {
	name: "n7915"
	terminal	{ cell: "LUT__10288" port: "out" }
	terminal	{ cell: "LUT__10293" port: "in[2]" }
 }
net {
	name: "n7916"
	terminal	{ cell: "LUT__10289" port: "out" }
	terminal	{ cell: "LUT__10292" port: "in[1]" }
	terminal	{ cell: "LUT__10417" port: "in[0]" }
 }
net {
	name: "n7917"
	terminal	{ cell: "LUT__10290" port: "out" }
	terminal	{ cell: "LUT__10292" port: "in[0]" }
	terminal	{ cell: "LUT__10481" port: "in[1]" }
	terminal	{ cell: "LUT__10734" port: "in[0]" }
	terminal	{ cell: "LUT__10825" port: "in[1]" }
 }
net {
	name: "n7918"
	terminal	{ cell: "LUT__10291" port: "out" }
	terminal	{ cell: "LUT__10292" port: "in[3]" }
 }
net {
	name: "n7919"
	terminal	{ cell: "LUT__10292" port: "out" }
	terminal	{ cell: "LUT__10293" port: "in[3]" }
 }
net {
	name: "n7920"
	terminal	{ cell: "LUT__10294" port: "out" }
	terminal	{ cell: "LUT__10305" port: "in[0]" }
 }
net {
	name: "n7921"
	terminal	{ cell: "LUT__10295" port: "out" }
	terminal	{ cell: "LUT__10305" port: "in[1]" }
 }
net {
	name: "n7922"
	terminal	{ cell: "LUT__10296" port: "out" }
	terminal	{ cell: "LUT__10300" port: "in[0]" }
 }
net {
	name: "n7923"
	terminal	{ cell: "LUT__10297" port: "out" }
	terminal	{ cell: "LUT__10300" port: "in[1]" }
 }
net {
	name: "n7924"
	terminal	{ cell: "LUT__10298" port: "out" }
	terminal	{ cell: "LUT__10300" port: "in[2]" }
 }
net {
	name: "n7925"
	terminal	{ cell: "LUT__10299" port: "out" }
	terminal	{ cell: "LUT__10300" port: "in[3]" }
 }
net {
	name: "n7926"
	terminal	{ cell: "LUT__10300" port: "out" }
	terminal	{ cell: "LUT__10305" port: "in[2]" }
 }
net {
	name: "n7927"
	terminal	{ cell: "LUT__10301" port: "out" }
	terminal	{ cell: "LUT__10304" port: "in[1]" }
	terminal	{ cell: "LUT__10424" port: "in[1]" }
	terminal	{ cell: "LUT__10465" port: "in[1]" }
	terminal	{ cell: "LUT__10687" port: "in[0]" }
 }
net {
	name: "n7928"
	terminal	{ cell: "LUT__10302" port: "out" }
	terminal	{ cell: "LUT__10304" port: "in[0]" }
	terminal	{ cell: "LUT__10496" port: "in[0]" }
 }
net {
	name: "n7929"
	terminal	{ cell: "LUT__10303" port: "out" }
	terminal	{ cell: "LUT__10304" port: "in[3]" }
 }
net {
	name: "n7930"
	terminal	{ cell: "LUT__10304" port: "out" }
	terminal	{ cell: "LUT__10305" port: "in[3]" }
 }
net {
	name: "n7931"
	terminal	{ cell: "LUT__10306" port: "out" }
	terminal	{ cell: "LUT__10312" port: "in[0]" }
 }
net {
	name: "n7932"
	terminal	{ cell: "LUT__10307" port: "out" }
	terminal	{ cell: "LUT__10312" port: "in[1]" }
 }
net {
	name: "n7933"
	terminal	{ cell: "LUT__10308" port: "out" }
	terminal	{ cell: "LUT__10310" port: "in[1]" }
	terminal	{ cell: "LUT__10506" port: "in[0]" }
	terminal	{ cell: "LUT__10678" port: "in[1]" }
 }
net {
	name: "n7934"
	terminal	{ cell: "LUT__10309" port: "out" }
	terminal	{ cell: "LUT__10310" port: "in[0]" }
	terminal	{ cell: "LUT__10439" port: "in[1]" }
	terminal	{ cell: "LUT__10695" port: "in[0]" }
 }
net {
	name: "n7935"
	terminal	{ cell: "LUT__10310" port: "out" }
	terminal	{ cell: "LUT__10312" port: "in[2]" }
 }
net {
	name: "n7936"
	terminal	{ cell: "LUT__10311" port: "out" }
	terminal	{ cell: "LUT__10312" port: "in[3]" }
 }
net {
	name: "n7937"
	terminal	{ cell: "LUT__10312" port: "out" }
	terminal	{ cell: "LUT__10321" port: "in[0]" }
 }
net {
	name: "n7938"
	terminal	{ cell: "LUT__10313" port: "out" }
	terminal	{ cell: "LUT__10316" port: "in[1]" }
	terminal	{ cell: "LUT__10417" port: "in[1]" }
 }
net {
	name: "n7939"
	terminal	{ cell: "LUT__10314" port: "out" }
	terminal	{ cell: "LUT__10316" port: "in[0]" }
	terminal	{ cell: "LUT__10482" port: "in[1]" }
	terminal	{ cell: "LUT__10628" port: "in[1]" }
	terminal	{ cell: "LUT__10777" port: "in[0]" }
 }
net {
	name: "n7940"
	terminal	{ cell: "LUT__10315" port: "out" }
	terminal	{ cell: "LUT__10316" port: "in[3]" }
 }
net {
	name: "n7941"
	terminal	{ cell: "LUT__10316" port: "out" }
	terminal	{ cell: "LUT__10321" port: "in[1]" }
 }
net {
	name: "n7942"
	terminal	{ cell: "LUT__10317" port: "out" }
	terminal	{ cell: "LUT__10320" port: "in[1]" }
	terminal	{ cell: "LUT__10673" port: "in[0]" }
	terminal	{ cell: "LUT__10761" port: "in[1]" }
 }
net {
	name: "n7943"
	terminal	{ cell: "LUT__10318" port: "out" }
	terminal	{ cell: "LUT__10320" port: "in[0]" }
	terminal	{ cell: "LUT__10481" port: "in[0]" }
 }
net {
	name: "n7944"
	terminal	{ cell: "LUT__10319" port: "out" }
	terminal	{ cell: "LUT__10320" port: "in[3]" }
 }
net {
	name: "n7945"
	terminal	{ cell: "LUT__10320" port: "out" }
	terminal	{ cell: "LUT__10321" port: "in[2]" }
 }
net {
	name: "n7946"
	terminal	{ cell: "LUT__10322" port: "out" }
	terminal	{ cell: "LUT__10326" port: "in[0]" }
 }
net {
	name: "n7947"
	terminal	{ cell: "LUT__10323" port: "out" }
	terminal	{ cell: "LUT__10326" port: "in[1]" }
 }
net {
	name: "n7948"
	terminal	{ cell: "LUT__10324" port: "out" }
	terminal	{ cell: "LUT__10326" port: "in[2]" }
 }
net {
	name: "n7949"
	terminal	{ cell: "LUT__10325" port: "out" }
	terminal	{ cell: "LUT__10326" port: "in[3]" }
 }
net {
	name: "n7950"
	terminal	{ cell: "LUT__10326" port: "out" }
	terminal	{ cell: "LUT__10332" port: "in[0]" }
 }
net {
	name: "n7951"
	terminal	{ cell: "LUT__10327" port: "out" }
	terminal	{ cell: "LUT__10331" port: "in[0]" }
 }
net {
	name: "n7952"
	terminal	{ cell: "LUT__10328" port: "out" }
	terminal	{ cell: "LUT__10331" port: "in[1]" }
 }
net {
	name: "n7953"
	terminal	{ cell: "LUT__10329" port: "out" }
	terminal	{ cell: "LUT__10331" port: "in[2]" }
 }
net {
	name: "n7954"
	terminal	{ cell: "LUT__10330" port: "out" }
	terminal	{ cell: "LUT__10331" port: "in[3]" }
 }
net {
	name: "n7955"
	terminal	{ cell: "LUT__10331" port: "out" }
	terminal	{ cell: "LUT__10332" port: "in[1]" }
 }
net {
	name: "n7956"
	terminal	{ cell: "LUT__10333" port: "out" }
	terminal	{ cell: "LUT__10336" port: "in[1]" }
	terminal	{ cell: "LUT__10521" port: "in[1]" }
	terminal	{ cell: "LUT__10699" port: "in[1]" }
 }
net {
	name: "n7957"
	terminal	{ cell: "LUT__10334" port: "out" }
	terminal	{ cell: "LUT__10336" port: "in[0]" }
	terminal	{ cell: "LUT__10506" port: "in[1]" }
 }
net {
	name: "n7958"
	terminal	{ cell: "LUT__10335" port: "out" }
	terminal	{ cell: "LUT__10336" port: "in[3]" }
 }
net {
	name: "n7959"
	terminal	{ cell: "LUT__10336" port: "out" }
	terminal	{ cell: "LUT__10346" port: "in[0]" }
 }
net {
	name: "n7960"
	terminal	{ cell: "LUT__10337" port: "out" }
	terminal	{ cell: "LUT__10341" port: "in[0]" }
 }
net {
	name: "n7961"
	terminal	{ cell: "LUT__10338" port: "out" }
	terminal	{ cell: "LUT__10341" port: "in[1]" }
 }
net {
	name: "n7962"
	terminal	{ cell: "LUT__10339" port: "out" }
	terminal	{ cell: "LUT__10341" port: "in[2]" }
 }
net {
	name: "n7963"
	terminal	{ cell: "LUT__10340" port: "out" }
	terminal	{ cell: "LUT__10341" port: "in[3]" }
 }
net {
	name: "n7964"
	terminal	{ cell: "LUT__10341" port: "out" }
	terminal	{ cell: "LUT__10346" port: "in[1]" }
 }
net {
	name: "n7965"
	terminal	{ cell: "LUT__10342" port: "out" }
	terminal	{ cell: "LUT__10345" port: "in[1]" }
	terminal	{ cell: "LUT__10549" port: "in[1]" }
	terminal	{ cell: "LUT__10715" port: "in[1]" }
 }
net {
	name: "n7966"
	terminal	{ cell: "LUT__10343" port: "out" }
	terminal	{ cell: "LUT__10345" port: "in[0]" }
	terminal	{ cell: "LUT__10525" port: "in[1]" }
 }
net {
	name: "n7967"
	terminal	{ cell: "LUT__10344" port: "out" }
	terminal	{ cell: "LUT__10345" port: "in[3]" }
 }
net {
	name: "n7968"
	terminal	{ cell: "LUT__10345" port: "out" }
	terminal	{ cell: "LUT__10346" port: "in[2]" }
 }
net {
	name: "n7969"
	terminal	{ cell: "LUT__10347" port: "out" }
	terminal	{ cell: "LUT__10357" port: "in[0]" }
 }
net {
	name: "n7970"
	terminal	{ cell: "LUT__10348" port: "out" }
	terminal	{ cell: "LUT__10357" port: "in[1]" }
 }
net {
	name: "n7971"
	terminal	{ cell: "LUT__10349" port: "out" }
	terminal	{ cell: "LUT__10351" port: "in[0]" }
 }
net {
	name: "n7972"
	terminal	{ cell: "LUT__10350" port: "out" }
	terminal	{ cell: "LUT__10351" port: "in[1]" }
 }
net {
	name: "n7973"
	terminal	{ cell: "LUT__10351" port: "out" }
	terminal	{ cell: "LUT__10357" port: "in[2]" }
 }
net {
	name: "n7974"
	terminal	{ cell: "LUT__10352" port: "out" }
	terminal	{ cell: "LUT__10356" port: "in[0]" }
 }
net {
	name: "n7975"
	terminal	{ cell: "LUT__10353" port: "out" }
	terminal	{ cell: "LUT__10356" port: "in[1]" }
 }
net {
	name: "n7976"
	terminal	{ cell: "LUT__10354" port: "out" }
	terminal	{ cell: "LUT__10356" port: "in[2]" }
 }
net {
	name: "n7977"
	terminal	{ cell: "LUT__10355" port: "out" }
	terminal	{ cell: "LUT__10356" port: "in[3]" }
 }
net {
	name: "n7978"
	terminal	{ cell: "LUT__10356" port: "out" }
	terminal	{ cell: "LUT__10357" port: "in[3]" }
 }
net {
	name: "n7979"
	terminal	{ cell: "LUT__10358" port: "out" }
	terminal	{ cell: "LUT__10373" port: "in[0]" }
 }
net {
	name: "n7980"
	terminal	{ cell: "LUT__10359" port: "out" }
	terminal	{ cell: "LUT__10373" port: "in[1]" }
 }
net {
	name: "n7981"
	terminal	{ cell: "LUT__10360" port: "out" }
	terminal	{ cell: "LUT__10366" port: "in[0]" }
 }
net {
	name: "n7982"
	terminal	{ cell: "LUT__10361" port: "out" }
	terminal	{ cell: "LUT__10363" port: "in[1]" }
	terminal	{ cell: "LUT__10529" port: "in[0]" }
	terminal	{ cell: "LUT__10673" port: "in[1]" }
	terminal	{ cell: "LUT__10825" port: "in[0]" }
 }
net {
	name: "n7983"
	terminal	{ cell: "LUT__10362" port: "out" }
	terminal	{ cell: "LUT__10363" port: "in[0]" }
	terminal	{ cell: "LUT__10459" port: "in[0]" }
	terminal	{ cell: "LUT__10549" port: "in[0]" }
	terminal	{ cell: "LUT__10628" port: "in[0]" }
 }
net {
	name: "n7984"
	terminal	{ cell: "LUT__10363" port: "out" }
	terminal	{ cell: "LUT__10366" port: "in[1]" }
 }
net {
	name: "n7985"
	terminal	{ cell: "LUT__10364" port: "out" }
	terminal	{ cell: "LUT__10366" port: "in[2]" }
 }
net {
	name: "n7986"
	terminal	{ cell: "LUT__10365" port: "out" }
	terminal	{ cell: "LUT__10366" port: "in[3]" }
 }
net {
	name: "n7987"
	terminal	{ cell: "LUT__10366" port: "out" }
	terminal	{ cell: "LUT__10373" port: "in[2]" }
 }
net {
	name: "n7988"
	terminal	{ cell: "LUT__10367" port: "out" }
	terminal	{ cell: "LUT__10372" port: "in[1]" }
 }
net {
	name: "n7989"
	terminal	{ cell: "LUT__10368" port: "out" }
	terminal	{ cell: "LUT__10372" port: "in[0]" }
	terminal	{ cell: "LUT__10525" port: "in[0]" }
	terminal	{ cell: "LUT__10570" port: "in[0]" }
 }
net {
	name: "n7990"
	terminal	{ cell: "LUT__10369" port: "out" }
	terminal	{ cell: "LUT__10371" port: "in[1]" }
	terminal	{ cell: "LUT__10521" port: "in[0]" }
	terminal	{ cell: "LUT__10678" port: "in[0]" }
 }
net {
	name: "n7991"
	terminal	{ cell: "LUT__10370" port: "out" }
	terminal	{ cell: "LUT__10371" port: "in[0]" }
	terminal	{ cell: "LUT__10715" port: "in[0]" }
 }
net {
	name: "n7992"
	terminal	{ cell: "LUT__10371" port: "out" }
	terminal	{ cell: "LUT__10372" port: "in[3]" }
 }
net {
	name: "n7993"
	terminal	{ cell: "LUT__10372" port: "out" }
	terminal	{ cell: "LUT__10373" port: "in[3]" }
 }
net {
	name: "n7994"
	terminal	{ cell: "LUT__10374" port: "out" }
	terminal	{ cell: "LUT__10385" port: "in[0]" }
 }
net {
	name: "n7995"
	terminal	{ cell: "LUT__10375" port: "out" }
	terminal	{ cell: "LUT__10385" port: "in[1]" }
 }
net {
	name: "n7996"
	terminal	{ cell: "LUT__10376" port: "out" }
	terminal	{ cell: "LUT__10379" port: "in[1]" }
 }
net {
	name: "n7997"
	terminal	{ cell: "LUT__10377" port: "out" }
	terminal	{ cell: "LUT__10379" port: "in[0]" }
	terminal	{ cell: "LUT__10513" port: "in[0]" }
	terminal	{ cell: "LUT__10660" port: "in[2]" }
 }
net {
	name: "n7998"
	terminal	{ cell: "LUT__10378" port: "out" }
	terminal	{ cell: "LUT__10379" port: "in[3]" }
 }
net {
	name: "n7999"
	terminal	{ cell: "LUT__10379" port: "out" }
	terminal	{ cell: "LUT__10385" port: "in[2]" }
 }
net {
	name: "n8000"
	terminal	{ cell: "LUT__10380" port: "out" }
	terminal	{ cell: "LUT__10384" port: "in[0]" }
 }
net {
	name: "n8001"
	terminal	{ cell: "LUT__10381" port: "out" }
	terminal	{ cell: "LUT__10384" port: "in[1]" }
 }
net {
	name: "n8002"
	terminal	{ cell: "LUT__10382" port: "out" }
	terminal	{ cell: "LUT__10384" port: "in[2]" }
 }
net {
	name: "n8003"
	terminal	{ cell: "LUT__10383" port: "out" }
	terminal	{ cell: "LUT__10384" port: "in[3]" }
 }
net {
	name: "n8004"
	terminal	{ cell: "LUT__10384" port: "out" }
	terminal	{ cell: "LUT__10385" port: "in[3]" }
 }
net {
	name: "n8005"
	terminal	{ cell: "LUT__10386" port: "out" }
	terminal	{ cell: "LUT__10397" port: "in[0]" }
 }
net {
	name: "n8006"
	terminal	{ cell: "LUT__10387" port: "out" }
	terminal	{ cell: "LUT__10397" port: "in[1]" }
 }
net {
	name: "n8007"
	terminal	{ cell: "LUT__10388" port: "out" }
	terminal	{ cell: "LUT__10391" port: "in[1]" }
 }
net {
	name: "n8008"
	terminal	{ cell: "LUT__10389" port: "out" }
	terminal	{ cell: "LUT__10391" port: "in[0]" }
	terminal	{ cell: "LUT__10734" port: "in[1]" }
 }
net {
	name: "n8009"
	terminal	{ cell: "LUT__10390" port: "out" }
	terminal	{ cell: "LUT__10391" port: "in[3]" }
 }
net {
	name: "n8010"
	terminal	{ cell: "LUT__10391" port: "out" }
	terminal	{ cell: "LUT__10397" port: "in[2]" }
 }
net {
	name: "n8011"
	terminal	{ cell: "LUT__10392" port: "out" }
	terminal	{ cell: "LUT__10396" port: "in[0]" }
 }
net {
	name: "n8012"
	terminal	{ cell: "LUT__10393" port: "out" }
	terminal	{ cell: "LUT__10396" port: "in[1]" }
 }
net {
	name: "n8013"
	terminal	{ cell: "LUT__10394" port: "out" }
	terminal	{ cell: "LUT__10396" port: "in[2]" }
 }
net {
	name: "n8014"
	terminal	{ cell: "LUT__10395" port: "out" }
	terminal	{ cell: "LUT__10396" port: "in[3]" }
 }
net {
	name: "n8015"
	terminal	{ cell: "LUT__10396" port: "out" }
	terminal	{ cell: "LUT__10397" port: "in[3]" }
 }
net {
	name: "n8016"
	terminal	{ cell: "LUT__10398" port: "out" }
	terminal	{ cell: "LUT__10402" port: "in[0]" }
 }
net {
	name: "n8017"
	terminal	{ cell: "LUT__10399" port: "out" }
	terminal	{ cell: "LUT__10402" port: "in[1]" }
 }
net {
	name: "n8018"
	terminal	{ cell: "LUT__10400" port: "out" }
	terminal	{ cell: "LUT__10402" port: "in[2]" }
 }
net {
	name: "n8019"
	terminal	{ cell: "LUT__10401" port: "out" }
	terminal	{ cell: "LUT__10402" port: "in[3]" }
 }
net {
	name: "n8020"
	terminal	{ cell: "LUT__10402" port: "out" }
	terminal	{ cell: "LUT__10408" port: "in[0]" }
 }
net {
	name: "n8021"
	terminal	{ cell: "LUT__10403" port: "out" }
	terminal	{ cell: "LUT__10407" port: "in[0]" }
 }
net {
	name: "n8022"
	terminal	{ cell: "LUT__10404" port: "out" }
	terminal	{ cell: "LUT__10407" port: "in[1]" }
 }
net {
	name: "n8023"
	terminal	{ cell: "LUT__10405" port: "out" }
	terminal	{ cell: "LUT__10407" port: "in[2]" }
 }
net {
	name: "n8024"
	terminal	{ cell: "LUT__10406" port: "out" }
	terminal	{ cell: "LUT__10407" port: "in[3]" }
 }
net {
	name: "n8025"
	terminal	{ cell: "LUT__10407" port: "out" }
	terminal	{ cell: "LUT__10408" port: "in[1]" }
 }
net {
	name: "n8026"
	terminal	{ cell: "LUT__10409" port: "out" }
	terminal	{ cell: "LUT__10413" port: "in[0]" }
 }
net {
	name: "n8027"
	terminal	{ cell: "LUT__10410" port: "out" }
	terminal	{ cell: "LUT__10413" port: "in[1]" }
 }
net {
	name: "n8028"
	terminal	{ cell: "LUT__10411" port: "out" }
	terminal	{ cell: "LUT__10413" port: "in[2]" }
 }
net {
	name: "n8029"
	terminal	{ cell: "LUT__10412" port: "out" }
	terminal	{ cell: "LUT__10413" port: "in[3]" }
 }
net {
	name: "n8030"
	terminal	{ cell: "LUT__10413" port: "out" }
	terminal	{ cell: "LUT__10419" port: "in[0]" }
 }
net {
	name: "n8031"
	terminal	{ cell: "LUT__10414" port: "out" }
	terminal	{ cell: "LUT__10418" port: "in[0]" }
 }
net {
	name: "n8032"
	terminal	{ cell: "LUT__10415" port: "out" }
	terminal	{ cell: "LUT__10418" port: "in[1]" }
 }
net {
	name: "n8033"
	terminal	{ cell: "LUT__10416" port: "out" }
	terminal	{ cell: "LUT__10418" port: "in[2]" }
 }
net {
	name: "n8034"
	terminal	{ cell: "LUT__10417" port: "out" }
	terminal	{ cell: "LUT__10418" port: "in[3]" }
 }
net {
	name: "n8035"
	terminal	{ cell: "LUT__10418" port: "out" }
	terminal	{ cell: "LUT__10419" port: "in[1]" }
 }
net {
	name: "n8036"
	terminal	{ cell: "LUT__10420" port: "out" }
	terminal	{ cell: "LUT__10430" port: "in[0]" }
 }
net {
	name: "n8037"
	terminal	{ cell: "LUT__10421" port: "out" }
	terminal	{ cell: "LUT__10430" port: "in[1]" }
 }
net {
	name: "n8038"
	terminal	{ cell: "LUT__10422" port: "out" }
	terminal	{ cell: "LUT__10424" port: "in[0]" }
 }
net {
	name: "n8039"
	terminal	{ cell: "LUT__10423" port: "out" }
	terminal	{ cell: "LUT__10424" port: "in[3]" }
 }
net {
	name: "n8040"
	terminal	{ cell: "LUT__10424" port: "out" }
	terminal	{ cell: "LUT__10430" port: "in[2]" }
 }
net {
	name: "n8041"
	terminal	{ cell: "LUT__10425" port: "out" }
	terminal	{ cell: "LUT__10429" port: "in[0]" }
 }
net {
	name: "n8042"
	terminal	{ cell: "LUT__10426" port: "out" }
	terminal	{ cell: "LUT__10429" port: "in[1]" }
 }
net {
	name: "n8043"
	terminal	{ cell: "LUT__10427" port: "out" }
	terminal	{ cell: "LUT__10429" port: "in[2]" }
 }
net {
	name: "n8044"
	terminal	{ cell: "LUT__10428" port: "out" }
	terminal	{ cell: "LUT__10429" port: "in[3]" }
 }
net {
	name: "n8045"
	terminal	{ cell: "LUT__10429" port: "out" }
	terminal	{ cell: "LUT__10430" port: "in[3]" }
 }
net {
	name: "n8046"
	terminal	{ cell: "LUT__10431" port: "out" }
	terminal	{ cell: "LUT__10440" port: "in[0]" }
 }
net {
	name: "n8047"
	terminal	{ cell: "LUT__10432" port: "out" }
	terminal	{ cell: "LUT__10440" port: "in[1]" }
 }
net {
	name: "n8048"
	terminal	{ cell: "LUT__10433" port: "out" }
	terminal	{ cell: "LUT__10437" port: "in[0]" }
 }
net {
	name: "n8049"
	terminal	{ cell: "LUT__10434" port: "out" }
	terminal	{ cell: "LUT__10437" port: "in[1]" }
 }
net {
	name: "n8050"
	terminal	{ cell: "LUT__10435" port: "out" }
	terminal	{ cell: "LUT__10437" port: "in[2]" }
 }
net {
	name: "n8051"
	terminal	{ cell: "LUT__10436" port: "out" }
	terminal	{ cell: "LUT__10437" port: "in[3]" }
 }
net {
	name: "n8052"
	terminal	{ cell: "LUT__10437" port: "out" }
	terminal	{ cell: "LUT__10440" port: "in[2]" }
 }
net {
	name: "n8053"
	terminal	{ cell: "LUT__10438" port: "out" }
	terminal	{ cell: "LUT__10439" port: "in[3]" }
 }
net {
	name: "n8054"
	terminal	{ cell: "LUT__10439" port: "out" }
	terminal	{ cell: "LUT__10440" port: "in[3]" }
 }
net {
	name: "n8055"
	terminal	{ cell: "LUT__10441" port: "out" }
	terminal	{ cell: "LUT__10445" port: "in[0]" }
 }
net {
	name: "n8056"
	terminal	{ cell: "LUT__10442" port: "out" }
	terminal	{ cell: "LUT__10445" port: "in[1]" }
 }
net {
	name: "n8057"
	terminal	{ cell: "LUT__10443" port: "out" }
	terminal	{ cell: "LUT__10445" port: "in[2]" }
 }
net {
	name: "n8058"
	terminal	{ cell: "LUT__10444" port: "out" }
	terminal	{ cell: "LUT__10445" port: "in[3]" }
 }
net {
	name: "n8059"
	terminal	{ cell: "LUT__10445" port: "out" }
	terminal	{ cell: "LUT__10451" port: "in[0]" }
 }
net {
	name: "n8060"
	terminal	{ cell: "LUT__10446" port: "out" }
	terminal	{ cell: "LUT__10450" port: "in[0]" }
 }
net {
	name: "n8061"
	terminal	{ cell: "LUT__10447" port: "out" }
	terminal	{ cell: "LUT__10450" port: "in[1]" }
 }
net {
	name: "n8062"
	terminal	{ cell: "LUT__10448" port: "out" }
	terminal	{ cell: "LUT__10450" port: "in[2]" }
 }
net {
	name: "n8063"
	terminal	{ cell: "LUT__10449" port: "out" }
	terminal	{ cell: "LUT__10450" port: "in[3]" }
 }
net {
	name: "n8064"
	terminal	{ cell: "LUT__10450" port: "out" }
	terminal	{ cell: "LUT__10451" port: "in[1]" }
 }
net {
	name: "n8065"
	terminal	{ cell: "LUT__10452" port: "out" }
	terminal	{ cell: "LUT__10461" port: "in[0]" }
 }
net {
	name: "n8066"
	terminal	{ cell: "LUT__10453" port: "out" }
	terminal	{ cell: "LUT__10461" port: "in[1]" }
 }
net {
	name: "n8067"
	terminal	{ cell: "LUT__10454" port: "out" }
	terminal	{ cell: "LUT__10461" port: "in[2]" }
 }
net {
	name: "n8068"
	terminal	{ cell: "LUT__10455" port: "out" }
	terminal	{ cell: "LUT__10460" port: "in[0]" }
 }
net {
	name: "n8069"
	terminal	{ cell: "LUT__10456" port: "out" }
	terminal	{ cell: "LUT__10460" port: "in[1]" }
 }
net {
	name: "n8070"
	terminal	{ cell: "LUT__10457" port: "out" }
	terminal	{ cell: "LUT__10460" port: "in[2]" }
 }
net {
	name: "n8071"
	terminal	{ cell: "LUT__10458" port: "out" }
	terminal	{ cell: "LUT__10459" port: "in[3]" }
 }
net {
	name: "n8072"
	terminal	{ cell: "LUT__10459" port: "out" }
	terminal	{ cell: "LUT__10460" port: "in[3]" }
 }
net {
	name: "n8073"
	terminal	{ cell: "LUT__10460" port: "out" }
	terminal	{ cell: "LUT__10461" port: "in[3]" }
 }
net {
	name: "n8074"
	terminal	{ cell: "LUT__10462" port: "out" }
	terminal	{ cell: "LUT__10474" port: "in[0]" }
 }
net {
	name: "n8075"
	terminal	{ cell: "LUT__10463" port: "out" }
	terminal	{ cell: "LUT__10465" port: "in[0]" }
	terminal	{ cell: "LUT__10646" port: "in[0]" }
 }
net {
	name: "n8076"
	terminal	{ cell: "LUT__10464" port: "out" }
	terminal	{ cell: "LUT__10465" port: "in[3]" }
 }
net {
	name: "n8077"
	terminal	{ cell: "LUT__10465" port: "out" }
	terminal	{ cell: "LUT__10474" port: "in[1]" }
 }
net {
	name: "n8078"
	terminal	{ cell: "LUT__10466" port: "out" }
	terminal	{ cell: "LUT__10473" port: "in[0]" }
 }
net {
	name: "n8079"
	terminal	{ cell: "LUT__10467" port: "out" }
	terminal	{ cell: "LUT__10473" port: "in[1]" }
 }
net {
	name: "n8080"
	terminal	{ cell: "LUT__10468" port: "out" }
	terminal	{ cell: "LUT__10473" port: "in[2]" }
 }
net {
	name: "n8081"
	terminal	{ cell: "LUT__10469" port: "out" }
	terminal	{ cell: "LUT__10472" port: "in[1]" }
	terminal	{ cell: "LUT__10767" port: "in[1]" }
 }
net {
	name: "n8082"
	terminal	{ cell: "LUT__10470" port: "out" }
	terminal	{ cell: "LUT__10472" port: "in[0]" }
	terminal	{ cell: "LUT__10725" port: "in[1]" }
 }
net {
	name: "n8083"
	terminal	{ cell: "LUT__10471" port: "out" }
	terminal	{ cell: "LUT__10472" port: "in[3]" }
 }
net {
	name: "n8084"
	terminal	{ cell: "LUT__10472" port: "out" }
	terminal	{ cell: "LUT__10473" port: "in[3]" }
 }
net {
	name: "n8085"
	terminal	{ cell: "LUT__10473" port: "out" }
	terminal	{ cell: "LUT__10474" port: "in[2]" }
 }
net {
	name: "n8086"
	terminal	{ cell: "LUT__10475" port: "out" }
	terminal	{ cell: "LUT__10479" port: "in[0]" }
 }
net {
	name: "n8087"
	terminal	{ cell: "LUT__10476" port: "out" }
	terminal	{ cell: "LUT__10479" port: "in[1]" }
 }
net {
	name: "n8088"
	terminal	{ cell: "LUT__10477" port: "out" }
	terminal	{ cell: "LUT__10479" port: "in[2]" }
 }
net {
	name: "n8089"
	terminal	{ cell: "LUT__10478" port: "out" }
	terminal	{ cell: "LUT__10479" port: "in[3]" }
 }
net {
	name: "n8090"
	terminal	{ cell: "LUT__10479" port: "out" }
	terminal	{ cell: "LUT__10485" port: "in[0]" }
 }
net {
	name: "n8091"
	terminal	{ cell: "LUT__10480" port: "out" }
	terminal	{ cell: "LUT__10484" port: "in[0]" }
 }
net {
	name: "n8092"
	terminal	{ cell: "LUT__10481" port: "out" }
	terminal	{ cell: "LUT__10484" port: "in[1]" }
 }
net {
	name: "n8093"
	terminal	{ cell: "LUT__10482" port: "out" }
	terminal	{ cell: "LUT__10484" port: "in[2]" }
 }
net {
	name: "n8094"
	terminal	{ cell: "LUT__10483" port: "out" }
	terminal	{ cell: "LUT__10484" port: "in[3]" }
 }
net {
	name: "n8095"
	terminal	{ cell: "LUT__10484" port: "out" }
	terminal	{ cell: "LUT__10485" port: "in[1]" }
 }
net {
	name: "n8096"
	terminal	{ cell: "LUT__10486" port: "out" }
	terminal	{ cell: "LUT__10497" port: "in[0]" }
 }
net {
	name: "n8097"
	terminal	{ cell: "LUT__10487" port: "out" }
	terminal	{ cell: "LUT__10497" port: "in[1]" }
 }
net {
	name: "n8098"
	terminal	{ cell: "LUT__10488" port: "out" }
	terminal	{ cell: "LUT__10492" port: "in[0]" }
 }
net {
	name: "n8099"
	terminal	{ cell: "LUT__10489" port: "out" }
	terminal	{ cell: "LUT__10492" port: "in[1]" }
 }
net {
	name: "n8100"
	terminal	{ cell: "LUT__10490" port: "out" }
	terminal	{ cell: "LUT__10492" port: "in[2]" }
 }
net {
	name: "n8101"
	terminal	{ cell: "LUT__10491" port: "out" }
	terminal	{ cell: "LUT__10492" port: "in[3]" }
 }
net {
	name: "n8102"
	terminal	{ cell: "LUT__10492" port: "out" }
	terminal	{ cell: "LUT__10497" port: "in[2]" }
 }
net {
	name: "n8103"
	terminal	{ cell: "LUT__10493" port: "out" }
	terminal	{ cell: "LUT__10496" port: "in[1]" }
	terminal	{ cell: "LUT__10534" port: "in[1]" }
	terminal	{ cell: "LUT__10646" port: "in[1]" }
 }
net {
	name: "n8104"
	terminal	{ cell: "LUT__10494" port: "out" }
	terminal	{ cell: "LUT__10495" port: "in[1]" }
	terminal	{ cell: "LUT__10668" port: "in[0]" }
 }
net {
	name: "n8105"
	terminal	{ cell: "LUT__10495" port: "out" }
	terminal	{ cell: "LUT__10496" port: "in[3]" }
 }
net {
	name: "n8106"
	terminal	{ cell: "LUT__10496" port: "out" }
	terminal	{ cell: "LUT__10497" port: "in[3]" }
 }
net {
	name: "n8107"
	terminal	{ cell: "LUT__10498" port: "out" }
	terminal	{ cell: "LUT__10507" port: "in[0]" }
 }
net {
	name: "n8108"
	terminal	{ cell: "LUT__10499" port: "out" }
	terminal	{ cell: "LUT__10507" port: "in[1]" }
 }
net {
	name: "n8109"
	terminal	{ cell: "LUT__10500" port: "out" }
	terminal	{ cell: "LUT__10504" port: "in[0]" }
 }
net {
	name: "n8110"
	terminal	{ cell: "LUT__10501" port: "out" }
	terminal	{ cell: "LUT__10504" port: "in[1]" }
 }
net {
	name: "n8111"
	terminal	{ cell: "LUT__10502" port: "out" }
	terminal	{ cell: "LUT__10504" port: "in[2]" }
 }
net {
	name: "n8112"
	terminal	{ cell: "LUT__10503" port: "out" }
	terminal	{ cell: "LUT__10504" port: "in[3]" }
 }
net {
	name: "n8113"
	terminal	{ cell: "LUT__10504" port: "out" }
	terminal	{ cell: "LUT__10507" port: "in[2]" }
 }
net {
	name: "n8114"
	terminal	{ cell: "LUT__10505" port: "out" }
	terminal	{ cell: "LUT__10506" port: "in[3]" }
 }
net {
	name: "n8115"
	terminal	{ cell: "LUT__10506" port: "out" }
	terminal	{ cell: "LUT__10507" port: "in[3]" }
 }
net {
	name: "n8116"
	terminal	{ cell: "LUT__10508" port: "out" }
	terminal	{ cell: "LUT__10519" port: "in[0]" }
 }
net {
	name: "n8117"
	terminal	{ cell: "LUT__10509" port: "out" }
	terminal	{ cell: "LUT__10510" port: "in[2]" }
	terminal	{ cell: "LUT__10687" port: "in[1]" }
 }
net {
	name: "n8118"
	terminal	{ cell: "LUT__10510" port: "out" }
	terminal	{ cell: "LUT__10519" port: "in[1]" }
 }
net {
	name: "n8119"
	terminal	{ cell: "LUT__10511" port: "out" }
	terminal	{ cell: "LUT__10513" port: "in[1]" }
	terminal	{ cell: "LUT__10767" port: "in[0]" }
 }
net {
	name: "n8120"
	terminal	{ cell: "LUT__10512" port: "out" }
	terminal	{ cell: "LUT__10513" port: "in[3]" }
 }
net {
	name: "n8121"
	terminal	{ cell: "LUT__10513" port: "out" }
	terminal	{ cell: "LUT__10519" port: "in[2]" }
 }
net {
	name: "n8122"
	terminal	{ cell: "LUT__10514" port: "out" }
	terminal	{ cell: "LUT__10518" port: "in[0]" }
 }
net {
	name: "n8123"
	terminal	{ cell: "LUT__10515" port: "out" }
	terminal	{ cell: "LUT__10518" port: "in[1]" }
 }
net {
	name: "n8124"
	terminal	{ cell: "LUT__10516" port: "out" }
	terminal	{ cell: "LUT__10518" port: "in[2]" }
 }
net {
	name: "n8125"
	terminal	{ cell: "LUT__10517" port: "out" }
	terminal	{ cell: "LUT__10518" port: "in[3]" }
 }
net {
	name: "n8126"
	terminal	{ cell: "LUT__10518" port: "out" }
	terminal	{ cell: "LUT__10519" port: "in[3]" }
 }
net {
	name: "n8127"
	terminal	{ cell: "LUT__10520" port: "out" }
	terminal	{ cell: "LUT__10521" port: "in[3]" }
 }
net {
	name: "n8128"
	terminal	{ cell: "LUT__10521" port: "out" }
	terminal	{ cell: "LUT__10530" port: "in[0]" }
 }
net {
	name: "n8129"
	terminal	{ cell: "LUT__10522" port: "out" }
	terminal	{ cell: "LUT__10526" port: "in[0]" }
 }
net {
	name: "n8130"
	terminal	{ cell: "LUT__10523" port: "out" }
	terminal	{ cell: "LUT__10526" port: "in[1]" }
 }
net {
	name: "n8131"
	terminal	{ cell: "LUT__10524" port: "out" }
	terminal	{ cell: "LUT__10525" port: "in[3]" }
 }
net {
	name: "n8132"
	terminal	{ cell: "LUT__10525" port: "out" }
	terminal	{ cell: "LUT__10526" port: "in[2]" }
 }
net {
	name: "n8133"
	terminal	{ cell: "LUT__10526" port: "out" }
	terminal	{ cell: "LUT__10530" port: "in[1]" }
 }
net {
	name: "n8134"
	terminal	{ cell: "LUT__10527" port: "out" }
	terminal	{ cell: "LUT__10529" port: "in[1]" }
	terminal	{ cell: "LUT__10613" port: "in[1]" }
	terminal	{ cell: "LUT__10695" port: "in[1]" }
	terminal	{ cell: "LUT__10777" port: "in[1]" }
 }
net {
	name: "n8135"
	terminal	{ cell: "LUT__10528" port: "out" }
	terminal	{ cell: "LUT__10529" port: "in[3]" }
 }
net {
	name: "n8136"
	terminal	{ cell: "LUT__10529" port: "out" }
	terminal	{ cell: "LUT__10530" port: "in[2]" }
 }
net {
	name: "n8137"
	terminal	{ cell: "LUT__10531" port: "out" }
	terminal	{ cell: "LUT__10540" port: "in[0]" }
 }
net {
	name: "n8138"
	terminal	{ cell: "LUT__10532" port: "out" }
	terminal	{ cell: "LUT__10540" port: "in[1]" }
 }
net {
	name: "n8139"
	terminal	{ cell: "LUT__10533" port: "out" }
	terminal	{ cell: "LUT__10534" port: "in[3]" }
 }
net {
	name: "n8140"
	terminal	{ cell: "LUT__10534" port: "out" }
	terminal	{ cell: "LUT__10540" port: "in[2]" }
 }
net {
	name: "n8141"
	terminal	{ cell: "LUT__10535" port: "out" }
	terminal	{ cell: "LUT__10539" port: "in[0]" }
 }
net {
	name: "n8142"
	terminal	{ cell: "LUT__10536" port: "out" }
	terminal	{ cell: "LUT__10539" port: "in[1]" }
 }
net {
	name: "n8143"
	terminal	{ cell: "LUT__10537" port: "out" }
	terminal	{ cell: "LUT__10539" port: "in[2]" }
 }
net {
	name: "n8144"
	terminal	{ cell: "LUT__10538" port: "out" }
	terminal	{ cell: "LUT__10539" port: "in[3]" }
 }
net {
	name: "n8145"
	terminal	{ cell: "LUT__10539" port: "out" }
	terminal	{ cell: "LUT__10540" port: "in[3]" }
 }
net {
	name: "n8146"
	terminal	{ cell: "LUT__10541" port: "out" }
	terminal	{ cell: "LUT__10550" port: "in[0]" }
 }
net {
	name: "n8147"
	terminal	{ cell: "LUT__10542" port: "out" }
	terminal	{ cell: "LUT__10550" port: "in[1]" }
 }
net {
	name: "n8148"
	terminal	{ cell: "LUT__10543" port: "out" }
	terminal	{ cell: "LUT__10547" port: "in[0]" }
 }
net {
	name: "n8149"
	terminal	{ cell: "LUT__10544" port: "out" }
	terminal	{ cell: "LUT__10547" port: "in[1]" }
 }
net {
	name: "n8150"
	terminal	{ cell: "LUT__10545" port: "out" }
	terminal	{ cell: "LUT__10547" port: "in[2]" }
 }
net {
	name: "n8151"
	terminal	{ cell: "LUT__10546" port: "out" }
	terminal	{ cell: "LUT__10547" port: "in[3]" }
 }
net {
	name: "n8152"
	terminal	{ cell: "LUT__10547" port: "out" }
	terminal	{ cell: "LUT__10550" port: "in[2]" }
 }
net {
	name: "n8153"
	terminal	{ cell: "LUT__10548" port: "out" }
	terminal	{ cell: "LUT__10549" port: "in[3]" }
 }
net {
	name: "n8154"
	terminal	{ cell: "LUT__10549" port: "out" }
	terminal	{ cell: "LUT__10550" port: "in[3]" }
 }
net {
	name: "n8155"
	terminal	{ cell: "LUT__10551" port: "out" }
	terminal	{ cell: "LUT__10555" port: "in[0]" }
 }
net {
	name: "n8156"
	terminal	{ cell: "LUT__10552" port: "out" }
	terminal	{ cell: "LUT__10555" port: "in[1]" }
 }
net {
	name: "n8157"
	terminal	{ cell: "LUT__10553" port: "out" }
	terminal	{ cell: "LUT__10555" port: "in[2]" }
 }
net {
	name: "n8158"
	terminal	{ cell: "LUT__10554" port: "out" }
	terminal	{ cell: "LUT__10555" port: "in[3]" }
 }
net {
	name: "n8159"
	terminal	{ cell: "LUT__10555" port: "out" }
	terminal	{ cell: "LUT__10561" port: "in[0]" }
 }
net {
	name: "n8160"
	terminal	{ cell: "LUT__10556" port: "out" }
	terminal	{ cell: "LUT__10560" port: "in[0]" }
 }
net {
	name: "n8161"
	terminal	{ cell: "LUT__10557" port: "out" }
	terminal	{ cell: "LUT__10560" port: "in[1]" }
 }
net {
	name: "n8162"
	terminal	{ cell: "LUT__10558" port: "out" }
	terminal	{ cell: "LUT__10560" port: "in[2]" }
 }
net {
	name: "n8163"
	terminal	{ cell: "LUT__10559" port: "out" }
	terminal	{ cell: "LUT__10560" port: "in[3]" }
 }
net {
	name: "n8164"
	terminal	{ cell: "LUT__10560" port: "out" }
	terminal	{ cell: "LUT__10561" port: "in[1]" }
 }
net {
	name: "n8165"
	terminal	{ cell: "LUT__10562" port: "out" }
	terminal	{ cell: "LUT__10571" port: "in[0]" }
 }
net {
	name: "n8166"
	terminal	{ cell: "LUT__10563" port: "out" }
	terminal	{ cell: "LUT__10571" port: "in[1]" }
 }
net {
	name: "n8167"
	terminal	{ cell: "LUT__10564" port: "out" }
	terminal	{ cell: "LUT__10568" port: "in[0]" }
 }
net {
	name: "n8168"
	terminal	{ cell: "LUT__10565" port: "out" }
	terminal	{ cell: "LUT__10568" port: "in[1]" }
 }
net {
	name: "n8169"
	terminal	{ cell: "LUT__10566" port: "out" }
	terminal	{ cell: "LUT__10568" port: "in[2]" }
 }
net {
	name: "n8170"
	terminal	{ cell: "LUT__10567" port: "out" }
	terminal	{ cell: "LUT__10568" port: "in[3]" }
 }
net {
	name: "n8171"
	terminal	{ cell: "LUT__10568" port: "out" }
	terminal	{ cell: "LUT__10571" port: "in[2]" }
 }
net {
	name: "n8172"
	terminal	{ cell: "LUT__10569" port: "out" }
	terminal	{ cell: "LUT__10570" port: "in[3]" }
 }
net {
	name: "n8173"
	terminal	{ cell: "LUT__10570" port: "out" }
	terminal	{ cell: "LUT__10571" port: "in[3]" }
 }
net {
	name: "n8174"
	terminal	{ cell: "LUT__10572" port: "out" }
	terminal	{ cell: "LUT__10576" port: "in[0]" }
 }
net {
	name: "n8175"
	terminal	{ cell: "LUT__10573" port: "out" }
	terminal	{ cell: "LUT__10576" port: "in[1]" }
 }
net {
	name: "n8176"
	terminal	{ cell: "LUT__10574" port: "out" }
	terminal	{ cell: "LUT__10576" port: "in[2]" }
 }
net {
	name: "n8177"
	terminal	{ cell: "LUT__10575" port: "out" }
	terminal	{ cell: "LUT__10576" port: "in[3]" }
 }
net {
	name: "n8178"
	terminal	{ cell: "LUT__10576" port: "out" }
	terminal	{ cell: "LUT__10582" port: "in[0]" }
 }
net {
	name: "n8179"
	terminal	{ cell: "LUT__10577" port: "out" }
	terminal	{ cell: "LUT__10581" port: "in[0]" }
 }
net {
	name: "n8180"
	terminal	{ cell: "LUT__10578" port: "out" }
	terminal	{ cell: "LUT__10581" port: "in[1]" }
 }
net {
	name: "n8181"
	terminal	{ cell: "LUT__10579" port: "out" }
	terminal	{ cell: "LUT__10581" port: "in[2]" }
 }
net {
	name: "n8182"
	terminal	{ cell: "LUT__10580" port: "out" }
	terminal	{ cell: "LUT__10581" port: "in[3]" }
 }
net {
	name: "n8183"
	terminal	{ cell: "LUT__10581" port: "out" }
	terminal	{ cell: "LUT__10582" port: "in[1]" }
 }
net {
	name: "n8184"
	terminal	{ cell: "LUT__10583" port: "out" }
	terminal	{ cell: "LUT__10587" port: "in[0]" }
 }
net {
	name: "n8185"
	terminal	{ cell: "LUT__10584" port: "out" }
	terminal	{ cell: "LUT__10587" port: "in[1]" }
 }
net {
	name: "n8186"
	terminal	{ cell: "LUT__10585" port: "out" }
	terminal	{ cell: "LUT__10587" port: "in[2]" }
 }
net {
	name: "n8187"
	terminal	{ cell: "LUT__10586" port: "out" }
	terminal	{ cell: "LUT__10587" port: "in[3]" }
 }
net {
	name: "n8188"
	terminal	{ cell: "LUT__10587" port: "out" }
	terminal	{ cell: "LUT__10593" port: "in[0]" }
 }
net {
	name: "n8189"
	terminal	{ cell: "LUT__10588" port: "out" }
	terminal	{ cell: "LUT__10592" port: "in[0]" }
 }
net {
	name: "n8190"
	terminal	{ cell: "LUT__10589" port: "out" }
	terminal	{ cell: "LUT__10592" port: "in[1]" }
 }
net {
	name: "n8191"
	terminal	{ cell: "LUT__10590" port: "out" }
	terminal	{ cell: "LUT__10592" port: "in[2]" }
 }
net {
	name: "n8192"
	terminal	{ cell: "LUT__10591" port: "out" }
	terminal	{ cell: "LUT__10592" port: "in[3]" }
 }
net {
	name: "n8193"
	terminal	{ cell: "LUT__10592" port: "out" }
	terminal	{ cell: "LUT__10593" port: "in[1]" }
 }
net {
	name: "n8194"
	terminal	{ cell: "LUT__10594" port: "out" }
	terminal	{ cell: "LUT__10598" port: "in[0]" }
 }
net {
	name: "n8195"
	terminal	{ cell: "LUT__10595" port: "out" }
	terminal	{ cell: "LUT__10598" port: "in[1]" }
 }
net {
	name: "n8196"
	terminal	{ cell: "LUT__10596" port: "out" }
	terminal	{ cell: "LUT__10598" port: "in[2]" }
 }
net {
	name: "n8197"
	terminal	{ cell: "LUT__10597" port: "out" }
	terminal	{ cell: "LUT__10598" port: "in[3]" }
 }
net {
	name: "n8198"
	terminal	{ cell: "LUT__10598" port: "out" }
	terminal	{ cell: "LUT__10604" port: "in[0]" }
 }
net {
	name: "n8199"
	terminal	{ cell: "LUT__10599" port: "out" }
	terminal	{ cell: "LUT__10603" port: "in[0]" }
 }
net {
	name: "n8200"
	terminal	{ cell: "LUT__10600" port: "out" }
	terminal	{ cell: "LUT__10603" port: "in[1]" }
 }
net {
	name: "n8201"
	terminal	{ cell: "LUT__10601" port: "out" }
	terminal	{ cell: "LUT__10603" port: "in[2]" }
 }
net {
	name: "n8202"
	terminal	{ cell: "LUT__10602" port: "out" }
	terminal	{ cell: "LUT__10603" port: "in[3]" }
 }
net {
	name: "n8203"
	terminal	{ cell: "LUT__10603" port: "out" }
	terminal	{ cell: "LUT__10604" port: "in[1]" }
 }
net {
	name: "n8204"
	terminal	{ cell: "LUT__10605" port: "out" }
	terminal	{ cell: "LUT__10609" port: "in[0]" }
 }
net {
	name: "n8205"
	terminal	{ cell: "LUT__10606" port: "out" }
	terminal	{ cell: "LUT__10609" port: "in[1]" }
 }
net {
	name: "n8206"
	terminal	{ cell: "LUT__10607" port: "out" }
	terminal	{ cell: "LUT__10609" port: "in[2]" }
 }
net {
	name: "n8207"
	terminal	{ cell: "LUT__10608" port: "out" }
	terminal	{ cell: "LUT__10609" port: "in[3]" }
 }
net {
	name: "n8208"
	terminal	{ cell: "LUT__10609" port: "out" }
	terminal	{ cell: "LUT__10615" port: "in[0]" }
 }
net {
	name: "n8209"
	terminal	{ cell: "LUT__10610" port: "out" }
	terminal	{ cell: "LUT__10614" port: "in[0]" }
 }
net {
	name: "n8210"
	terminal	{ cell: "LUT__10611" port: "out" }
	terminal	{ cell: "LUT__10614" port: "in[1]" }
 }
net {
	name: "n8211"
	terminal	{ cell: "LUT__10612" port: "out" }
	terminal	{ cell: "LUT__10614" port: "in[2]" }
 }
net {
	name: "n8212"
	terminal	{ cell: "LUT__10613" port: "out" }
	terminal	{ cell: "LUT__10614" port: "in[3]" }
 }
net {
	name: "n8213"
	terminal	{ cell: "LUT__10614" port: "out" }
	terminal	{ cell: "LUT__10615" port: "in[1]" }
 }
net {
	name: "n8214"
	terminal	{ cell: "LUT__10616" port: "out" }
	terminal	{ cell: "LUT__10620" port: "in[0]" }
 }
net {
	name: "n8215"
	terminal	{ cell: "LUT__10617" port: "out" }
	terminal	{ cell: "LUT__10620" port: "in[1]" }
 }
net {
	name: "n8216"
	terminal	{ cell: "LUT__10618" port: "out" }
	terminal	{ cell: "LUT__10620" port: "in[2]" }
 }
net {
	name: "n8217"
	terminal	{ cell: "LUT__10619" port: "out" }
	terminal	{ cell: "LUT__10620" port: "in[3]" }
 }
net {
	name: "n8218"
	terminal	{ cell: "LUT__10620" port: "out" }
	terminal	{ cell: "LUT__10626" port: "in[0]" }
 }
net {
	name: "n8219"
	terminal	{ cell: "LUT__10621" port: "out" }
	terminal	{ cell: "LUT__10625" port: "in[0]" }
 }
net {
	name: "n8220"
	terminal	{ cell: "LUT__10622" port: "out" }
	terminal	{ cell: "LUT__10625" port: "in[1]" }
 }
net {
	name: "n8221"
	terminal	{ cell: "LUT__10623" port: "out" }
	terminal	{ cell: "LUT__10625" port: "in[2]" }
 }
net {
	name: "n8222"
	terminal	{ cell: "LUT__10624" port: "out" }
	terminal	{ cell: "LUT__10625" port: "in[3]" }
 }
net {
	name: "n8223"
	terminal	{ cell: "LUT__10625" port: "out" }
	terminal	{ cell: "LUT__10626" port: "in[1]" }
 }
net {
	name: "n8224"
	terminal	{ cell: "LUT__10627" port: "out" }
	terminal	{ cell: "LUT__10631" port: "in[0]" }
 }
net {
	name: "n8225"
	terminal	{ cell: "LUT__10628" port: "out" }
	terminal	{ cell: "LUT__10631" port: "in[1]" }
 }
net {
	name: "n8226"
	terminal	{ cell: "LUT__10629" port: "out" }
	terminal	{ cell: "LUT__10631" port: "in[2]" }
 }
net {
	name: "n8227"
	terminal	{ cell: "LUT__10630" port: "out" }
	terminal	{ cell: "LUT__10631" port: "in[3]" }
 }
net {
	name: "n8228"
	terminal	{ cell: "LUT__10631" port: "out" }
	terminal	{ cell: "LUT__10637" port: "in[0]" }
 }
net {
	name: "n8229"
	terminal	{ cell: "LUT__10632" port: "out" }
	terminal	{ cell: "LUT__10636" port: "in[0]" }
 }
net {
	name: "n8230"
	terminal	{ cell: "LUT__10633" port: "out" }
	terminal	{ cell: "LUT__10636" port: "in[1]" }
 }
net {
	name: "n8231"
	terminal	{ cell: "LUT__10634" port: "out" }
	terminal	{ cell: "LUT__10636" port: "in[2]" }
 }
net {
	name: "n8232"
	terminal	{ cell: "LUT__10635" port: "out" }
	terminal	{ cell: "LUT__10636" port: "in[3]" }
 }
net {
	name: "n8233"
	terminal	{ cell: "LUT__10636" port: "out" }
	terminal	{ cell: "LUT__10637" port: "in[1]" }
 }
net {
	name: "n8234"
	terminal	{ cell: "LUT__10638" port: "out" }
	terminal	{ cell: "LUT__10647" port: "in[0]" }
 }
net {
	name: "n8235"
	terminal	{ cell: "LUT__10639" port: "out" }
	terminal	{ cell: "LUT__10647" port: "in[1]" }
 }
net {
	name: "n8236"
	terminal	{ cell: "LUT__10640" port: "out" }
	terminal	{ cell: "LUT__10644" port: "in[0]" }
 }
net {
	name: "n8237"
	terminal	{ cell: "LUT__10641" port: "out" }
	terminal	{ cell: "LUT__10644" port: "in[1]" }
 }
net {
	name: "n8238"
	terminal	{ cell: "LUT__10642" port: "out" }
	terminal	{ cell: "LUT__10644" port: "in[2]" }
 }
net {
	name: "n8239"
	terminal	{ cell: "LUT__10643" port: "out" }
	terminal	{ cell: "LUT__10644" port: "in[3]" }
 }
net {
	name: "n8240"
	terminal	{ cell: "LUT__10644" port: "out" }
	terminal	{ cell: "LUT__10647" port: "in[2]" }
 }
net {
	name: "n8241"
	terminal	{ cell: "LUT__10645" port: "out" }
	terminal	{ cell: "LUT__10646" port: "in[3]" }
 }
net {
	name: "n8242"
	terminal	{ cell: "LUT__10646" port: "out" }
	terminal	{ cell: "LUT__10647" port: "in[3]" }
 }
net {
	name: "n8243"
	terminal	{ cell: "LUT__10648" port: "out" }
	terminal	{ cell: "LUT__10652" port: "in[0]" }
 }
net {
	name: "n8244"
	terminal	{ cell: "LUT__10649" port: "out" }
	terminal	{ cell: "LUT__10652" port: "in[1]" }
 }
net {
	name: "n8245"
	terminal	{ cell: "LUT__10650" port: "out" }
	terminal	{ cell: "LUT__10652" port: "in[2]" }
 }
net {
	name: "n8246"
	terminal	{ cell: "LUT__10651" port: "out" }
	terminal	{ cell: "LUT__10652" port: "in[3]" }
 }
net {
	name: "n8247"
	terminal	{ cell: "LUT__10652" port: "out" }
	terminal	{ cell: "LUT__10658" port: "in[0]" }
 }
net {
	name: "n8248"
	terminal	{ cell: "LUT__10653" port: "out" }
	terminal	{ cell: "LUT__10657" port: "in[0]" }
 }
net {
	name: "n8249"
	terminal	{ cell: "LUT__10654" port: "out" }
	terminal	{ cell: "LUT__10657" port: "in[1]" }
 }
net {
	name: "n8250"
	terminal	{ cell: "LUT__10655" port: "out" }
	terminal	{ cell: "LUT__10657" port: "in[2]" }
 }
net {
	name: "n8251"
	terminal	{ cell: "LUT__10656" port: "out" }
	terminal	{ cell: "LUT__10657" port: "in[3]" }
 }
net {
	name: "n8252"
	terminal	{ cell: "LUT__10657" port: "out" }
	terminal	{ cell: "LUT__10658" port: "in[1]" }
 }
net {
	name: "n8253"
	terminal	{ cell: "LUT__10659" port: "out" }
	terminal	{ cell: "LUT__10669" port: "in[0]" }
 }
net {
	name: "n8254"
	terminal	{ cell: "LUT__10660" port: "out" }
	terminal	{ cell: "LUT__10669" port: "in[1]" }
 }
net {
	name: "n8255"
	terminal	{ cell: "LUT__10661" port: "out" }
	terminal	{ cell: "LUT__10665" port: "in[0]" }
 }
net {
	name: "n8256"
	terminal	{ cell: "LUT__10662" port: "out" }
	terminal	{ cell: "LUT__10665" port: "in[1]" }
 }
net {
	name: "n8257"
	terminal	{ cell: "LUT__10663" port: "out" }
	terminal	{ cell: "LUT__10665" port: "in[2]" }
 }
net {
	name: "n8258"
	terminal	{ cell: "LUT__10664" port: "out" }
	terminal	{ cell: "LUT__10665" port: "in[3]" }
 }
net {
	name: "n8259"
	terminal	{ cell: "LUT__10665" port: "out" }
	terminal	{ cell: "LUT__10669" port: "in[2]" }
 }
net {
	name: "n8260"
	terminal	{ cell: "LUT__10666" port: "out" }
	terminal	{ cell: "LUT__10668" port: "in[1]" }
	terminal	{ cell: "LUT__10725" port: "in[0]" }
 }
net {
	name: "n8261"
	terminal	{ cell: "LUT__10667" port: "out" }
	terminal	{ cell: "LUT__10668" port: "in[3]" }
 }
net {
	name: "n8262"
	terminal	{ cell: "LUT__10668" port: "out" }
	terminal	{ cell: "LUT__10669" port: "in[3]" }
 }
net {
	name: "n8263"
	terminal	{ cell: "LUT__10670" port: "out" }
	terminal	{ cell: "LUT__10679" port: "in[0]" }
 }
net {
	name: "n8264"
	terminal	{ cell: "LUT__10671" port: "out" }
	terminal	{ cell: "LUT__10679" port: "in[1]" }
 }
net {
	name: "n8265"
	terminal	{ cell: "LUT__10672" port: "out" }
	terminal	{ cell: "LUT__10676" port: "in[0]" }
 }
net {
	name: "n8266"
	terminal	{ cell: "LUT__10673" port: "out" }
	terminal	{ cell: "LUT__10676" port: "in[1]" }
 }
net {
	name: "n8267"
	terminal	{ cell: "LUT__10674" port: "out" }
	terminal	{ cell: "LUT__10676" port: "in[2]" }
 }
net {
	name: "n8268"
	terminal	{ cell: "LUT__10675" port: "out" }
	terminal	{ cell: "LUT__10676" port: "in[3]" }
 }
net {
	name: "n8269"
	terminal	{ cell: "LUT__10676" port: "out" }
	terminal	{ cell: "LUT__10679" port: "in[2]" }
 }
net {
	name: "n8270"
	terminal	{ cell: "LUT__10677" port: "out" }
	terminal	{ cell: "LUT__10678" port: "in[3]" }
 }
net {
	name: "n8271"
	terminal	{ cell: "LUT__10678" port: "out" }
	terminal	{ cell: "LUT__10679" port: "in[3]" }
 }
net {
	name: "n8272"
	terminal	{ cell: "LUT__10680" port: "out" }
	terminal	{ cell: "LUT__10684" port: "in[0]" }
 }
net {
	name: "n8273"
	terminal	{ cell: "LUT__10681" port: "out" }
	terminal	{ cell: "LUT__10684" port: "in[1]" }
 }
net {
	name: "n8274"
	terminal	{ cell: "LUT__10682" port: "out" }
	terminal	{ cell: "LUT__10684" port: "in[2]" }
 }
net {
	name: "n8275"
	terminal	{ cell: "LUT__10683" port: "out" }
	terminal	{ cell: "LUT__10684" port: "in[3]" }
 }
net {
	name: "n8276"
	terminal	{ cell: "LUT__10684" port: "out" }
	terminal	{ cell: "LUT__10690" port: "in[0]" }
 }
net {
	name: "n8277"
	terminal	{ cell: "LUT__10685" port: "out" }
	terminal	{ cell: "LUT__10689" port: "in[0]" }
 }
net {
	name: "n8278"
	terminal	{ cell: "LUT__10686" port: "out" }
	terminal	{ cell: "LUT__10689" port: "in[1]" }
 }
net {
	name: "n8279"
	terminal	{ cell: "LUT__10687" port: "out" }
	terminal	{ cell: "LUT__10689" port: "in[2]" }
 }
net {
	name: "n8280"
	terminal	{ cell: "LUT__10688" port: "out" }
	terminal	{ cell: "LUT__10689" port: "in[3]" }
 }
net {
	name: "n8281"
	terminal	{ cell: "LUT__10689" port: "out" }
	terminal	{ cell: "LUT__10690" port: "in[1]" }
 }
net {
	name: "n8282"
	terminal	{ cell: "LUT__10691" port: "out" }
	terminal	{ cell: "LUT__10700" port: "in[0]" }
 }
net {
	name: "n8283"
	terminal	{ cell: "LUT__10692" port: "out" }
	terminal	{ cell: "LUT__10700" port: "in[1]" }
 }
net {
	name: "n8284"
	terminal	{ cell: "LUT__10693" port: "out" }
	terminal	{ cell: "LUT__10697" port: "in[0]" }
 }
net {
	name: "n8285"
	terminal	{ cell: "LUT__10694" port: "out" }
	terminal	{ cell: "LUT__10697" port: "in[1]" }
 }
net {
	name: "n8286"
	terminal	{ cell: "LUT__10695" port: "out" }
	terminal	{ cell: "LUT__10697" port: "in[2]" }
 }
net {
	name: "n8287"
	terminal	{ cell: "LUT__10696" port: "out" }
	terminal	{ cell: "LUT__10697" port: "in[3]" }
 }
net {
	name: "n8288"
	terminal	{ cell: "LUT__10697" port: "out" }
	terminal	{ cell: "LUT__10700" port: "in[2]" }
 }
net {
	name: "n8289"
	terminal	{ cell: "LUT__10698" port: "out" }
	terminal	{ cell: "LUT__10699" port: "in[3]" }
 }
net {
	name: "n8290"
	terminal	{ cell: "LUT__10699" port: "out" }
	terminal	{ cell: "LUT__10700" port: "in[3]" }
 }
net {
	name: "n8291"
	terminal	{ cell: "LUT__10701" port: "out" }
	terminal	{ cell: "LUT__10705" port: "in[0]" }
 }
net {
	name: "n8292"
	terminal	{ cell: "LUT__10702" port: "out" }
	terminal	{ cell: "LUT__10705" port: "in[1]" }
 }
net {
	name: "n8293"
	terminal	{ cell: "LUT__10703" port: "out" }
	terminal	{ cell: "LUT__10705" port: "in[2]" }
 }
net {
	name: "n8294"
	terminal	{ cell: "LUT__10704" port: "out" }
	terminal	{ cell: "LUT__10705" port: "in[3]" }
 }
net {
	name: "n8295"
	terminal	{ cell: "LUT__10705" port: "out" }
	terminal	{ cell: "LUT__10711" port: "in[0]" }
 }
net {
	name: "n8296"
	terminal	{ cell: "LUT__10706" port: "out" }
	terminal	{ cell: "LUT__10710" port: "in[0]" }
 }
net {
	name: "n8297"
	terminal	{ cell: "LUT__10707" port: "out" }
	terminal	{ cell: "LUT__10710" port: "in[1]" }
 }
net {
	name: "n8298"
	terminal	{ cell: "LUT__10708" port: "out" }
	terminal	{ cell: "LUT__10710" port: "in[2]" }
 }
net {
	name: "n8299"
	terminal	{ cell: "LUT__10709" port: "out" }
	terminal	{ cell: "LUT__10710" port: "in[3]" }
 }
net {
	name: "n8300"
	terminal	{ cell: "LUT__10710" port: "out" }
	terminal	{ cell: "LUT__10711" port: "in[1]" }
 }
net {
	name: "n8301"
	terminal	{ cell: "LUT__10712" port: "out" }
	terminal	{ cell: "LUT__10721" port: "in[0]" }
 }
net {
	name: "n8302"
	terminal	{ cell: "LUT__10713" port: "out" }
	terminal	{ cell: "LUT__10721" port: "in[1]" }
 }
net {
	name: "n8303"
	terminal	{ cell: "LUT__10714" port: "out" }
	terminal	{ cell: "LUT__10715" port: "in[3]" }
 }
net {
	name: "n8304"
	terminal	{ cell: "LUT__10715" port: "out" }
	terminal	{ cell: "LUT__10721" port: "in[2]" }
 }
net {
	name: "n8305"
	terminal	{ cell: "LUT__10716" port: "out" }
	terminal	{ cell: "LUT__10720" port: "in[0]" }
 }
net {
	name: "n8306"
	terminal	{ cell: "LUT__10717" port: "out" }
	terminal	{ cell: "LUT__10720" port: "in[1]" }
 }
net {
	name: "n8307"
	terminal	{ cell: "LUT__10718" port: "out" }
	terminal	{ cell: "LUT__10720" port: "in[2]" }
 }
net {
	name: "n8308"
	terminal	{ cell: "LUT__10719" port: "out" }
	terminal	{ cell: "LUT__10720" port: "in[3]" }
 }
net {
	name: "n8309"
	terminal	{ cell: "LUT__10720" port: "out" }
	terminal	{ cell: "LUT__10721" port: "in[3]" }
 }
net {
	name: "n8310"
	terminal	{ cell: "LUT__10722" port: "out" }
	terminal	{ cell: "LUT__10731" port: "in[0]" }
 }
net {
	name: "n8311"
	terminal	{ cell: "LUT__10723" port: "out" }
	terminal	{ cell: "LUT__10731" port: "in[1]" }
 }
net {
	name: "n8312"
	terminal	{ cell: "LUT__10724" port: "out" }
	terminal	{ cell: "LUT__10725" port: "in[3]" }
 }
net {
	name: "n8313"
	terminal	{ cell: "LUT__10725" port: "out" }
	terminal	{ cell: "LUT__10731" port: "in[2]" }
 }
net {
	name: "n8314"
	terminal	{ cell: "LUT__10726" port: "out" }
	terminal	{ cell: "LUT__10730" port: "in[0]" }
 }
net {
	name: "n8315"
	terminal	{ cell: "LUT__10727" port: "out" }
	terminal	{ cell: "LUT__10730" port: "in[1]" }
 }
net {
	name: "n8316"
	terminal	{ cell: "LUT__10728" port: "out" }
	terminal	{ cell: "LUT__10730" port: "in[2]" }
 }
net {
	name: "n8317"
	terminal	{ cell: "LUT__10729" port: "out" }
	terminal	{ cell: "LUT__10730" port: "in[3]" }
 }
net {
	name: "n8318"
	terminal	{ cell: "LUT__10730" port: "out" }
	terminal	{ cell: "LUT__10731" port: "in[3]" }
 }
net {
	name: "n8319"
	terminal	{ cell: "LUT__10732" port: "out" }
	terminal	{ cell: "LUT__10736" port: "in[0]" }
 }
net {
	name: "n8320"
	terminal	{ cell: "LUT__10733" port: "out" }
	terminal	{ cell: "LUT__10736" port: "in[1]" }
 }
net {
	name: "n8321"
	terminal	{ cell: "LUT__10734" port: "out" }
	terminal	{ cell: "LUT__10736" port: "in[2]" }
 }
net {
	name: "n8322"
	terminal	{ cell: "LUT__10735" port: "out" }
	terminal	{ cell: "LUT__10736" port: "in[3]" }
 }
net {
	name: "n8323"
	terminal	{ cell: "LUT__10736" port: "out" }
	terminal	{ cell: "LUT__10742" port: "in[0]" }
 }
net {
	name: "n8324"
	terminal	{ cell: "LUT__10737" port: "out" }
	terminal	{ cell: "LUT__10741" port: "in[0]" }
 }
net {
	name: "n8325"
	terminal	{ cell: "LUT__10738" port: "out" }
	terminal	{ cell: "LUT__10741" port: "in[1]" }
 }
net {
	name: "n8326"
	terminal	{ cell: "LUT__10739" port: "out" }
	terminal	{ cell: "LUT__10741" port: "in[2]" }
 }
net {
	name: "n8327"
	terminal	{ cell: "LUT__10740" port: "out" }
	terminal	{ cell: "LUT__10741" port: "in[3]" }
 }
net {
	name: "n8328"
	terminal	{ cell: "LUT__10741" port: "out" }
	terminal	{ cell: "LUT__10742" port: "in[1]" }
 }
net {
	name: "n8329"
	terminal	{ cell: "LUT__10743" port: "out" }
	terminal	{ cell: "LUT__10753" port: "in[0]" }
 }
net {
	name: "n8330"
	terminal	{ cell: "LUT__10744" port: "out" }
	terminal	{ cell: "LUT__10753" port: "in[1]" }
 }
net {
	name: "n8331"
	terminal	{ cell: "LUT__10745" port: "out" }
	terminal	{ cell: "LUT__10749" port: "in[0]" }
 }
net {
	name: "n8332"
	terminal	{ cell: "LUT__10746" port: "out" }
	terminal	{ cell: "LUT__10749" port: "in[1]" }
 }
net {
	name: "n8333"
	terminal	{ cell: "LUT__10747" port: "out" }
	terminal	{ cell: "LUT__10749" port: "in[2]" }
 }
net {
	name: "n8334"
	terminal	{ cell: "LUT__10748" port: "out" }
	terminal	{ cell: "LUT__10749" port: "in[3]" }
 }
net {
	name: "n8335"
	terminal	{ cell: "LUT__10749" port: "out" }
	terminal	{ cell: "LUT__10753" port: "in[2]" }
 }
net {
	name: "n8336"
	terminal	{ cell: "LUT__10750" port: "out" }
	terminal	{ cell: "LUT__10752" port: "in[0]" }
 }
net {
	name: "n8337"
	terminal	{ cell: "LUT__10751" port: "out" }
	terminal	{ cell: "LUT__10752" port: "in[1]" }
 }
net {
	name: "n8338"
	terminal	{ cell: "LUT__10752" port: "out" }
	terminal	{ cell: "LUT__10753" port: "in[3]" }
 }
net {
	name: "n8339"
	terminal	{ cell: "LUT__10754" port: "out" }
	terminal	{ cell: "LUT__10763" port: "in[0]" }
 }
net {
	name: "n8340"
	terminal	{ cell: "LUT__10755" port: "out" }
	terminal	{ cell: "LUT__10763" port: "in[1]" }
 }
net {
	name: "n8341"
	terminal	{ cell: "LUT__10756" port: "out" }
	terminal	{ cell: "LUT__10763" port: "in[2]" }
 }
net {
	name: "n8342"
	terminal	{ cell: "LUT__10757" port: "out" }
	terminal	{ cell: "LUT__10762" port: "in[0]" }
 }
net {
	name: "n8343"
	terminal	{ cell: "LUT__10758" port: "out" }
	terminal	{ cell: "LUT__10762" port: "in[1]" }
 }
net {
	name: "n8344"
	terminal	{ cell: "LUT__10759" port: "out" }
	terminal	{ cell: "LUT__10762" port: "in[2]" }
 }
net {
	name: "n8345"
	terminal	{ cell: "LUT__10760" port: "out" }
	terminal	{ cell: "LUT__10761" port: "in[3]" }
 }
net {
	name: "n8346"
	terminal	{ cell: "LUT__10761" port: "out" }
	terminal	{ cell: "LUT__10762" port: "in[3]" }
 }
net {
	name: "n8347"
	terminal	{ cell: "LUT__10762" port: "out" }
	terminal	{ cell: "LUT__10763" port: "in[3]" }
 }
net {
	name: "n8348"
	terminal	{ cell: "LUT__10764" port: "out" }
	terminal	{ cell: "LUT__10773" port: "in[0]" }
 }
net {
	name: "n8349"
	terminal	{ cell: "LUT__10765" port: "out" }
	terminal	{ cell: "LUT__10773" port: "in[1]" }
 }
net {
	name: "n8350"
	terminal	{ cell: "LUT__10766" port: "out" }
	terminal	{ cell: "LUT__10767" port: "in[3]" }
 }
net {
	name: "n8351"
	terminal	{ cell: "LUT__10767" port: "out" }
	terminal	{ cell: "LUT__10773" port: "in[2]" }
 }
net {
	name: "n8352"
	terminal	{ cell: "LUT__10768" port: "out" }
	terminal	{ cell: "LUT__10772" port: "in[0]" }
 }
net {
	name: "n8353"
	terminal	{ cell: "LUT__10769" port: "out" }
	terminal	{ cell: "LUT__10772" port: "in[1]" }
 }
net {
	name: "n8354"
	terminal	{ cell: "LUT__10770" port: "out" }
	terminal	{ cell: "LUT__10772" port: "in[2]" }
 }
net {
	name: "n8355"
	terminal	{ cell: "LUT__10771" port: "out" }
	terminal	{ cell: "LUT__10772" port: "in[3]" }
 }
net {
	name: "n8356"
	terminal	{ cell: "LUT__10772" port: "out" }
	terminal	{ cell: "LUT__10773" port: "in[3]" }
 }
net {
	name: "n8357"
	terminal	{ cell: "LUT__10774" port: "out" }
	terminal	{ cell: "LUT__10783" port: "in[0]" }
 }
net {
	name: "n8358"
	terminal	{ cell: "LUT__10775" port: "out" }
	terminal	{ cell: "LUT__10783" port: "in[1]" }
 }
net {
	name: "n8359"
	terminal	{ cell: "LUT__10776" port: "out" }
	terminal	{ cell: "LUT__10777" port: "in[3]" }
 }
net {
	name: "n8360"
	terminal	{ cell: "LUT__10777" port: "out" }
	terminal	{ cell: "LUT__10783" port: "in[2]" }
 }
net {
	name: "n8361"
	terminal	{ cell: "LUT__10778" port: "out" }
	terminal	{ cell: "LUT__10782" port: "in[0]" }
 }
net {
	name: "n8362"
	terminal	{ cell: "LUT__10779" port: "out" }
	terminal	{ cell: "LUT__10782" port: "in[1]" }
 }
net {
	name: "n8363"
	terminal	{ cell: "LUT__10780" port: "out" }
	terminal	{ cell: "LUT__10782" port: "in[2]" }
 }
net {
	name: "n8364"
	terminal	{ cell: "LUT__10781" port: "out" }
	terminal	{ cell: "LUT__10782" port: "in[3]" }
 }
net {
	name: "n8365"
	terminal	{ cell: "LUT__10782" port: "out" }
	terminal	{ cell: "LUT__10783" port: "in[3]" }
 }
net {
	name: "n8366"
	terminal	{ cell: "LUT__10784" port: "out" }
	terminal	{ cell: "LUT__10788" port: "in[0]" }
 }
net {
	name: "n8367"
	terminal	{ cell: "LUT__10785" port: "out" }
	terminal	{ cell: "LUT__10788" port: "in[1]" }
 }
net {
	name: "n8368"
	terminal	{ cell: "LUT__10786" port: "out" }
	terminal	{ cell: "LUT__10788" port: "in[2]" }
 }
net {
	name: "n8369"
	terminal	{ cell: "LUT__10787" port: "out" }
	terminal	{ cell: "LUT__10788" port: "in[3]" }
 }
net {
	name: "n8370"
	terminal	{ cell: "LUT__10788" port: "out" }
	terminal	{ cell: "LUT__10794" port: "in[0]" }
 }
net {
	name: "n8371"
	terminal	{ cell: "LUT__10789" port: "out" }
	terminal	{ cell: "LUT__10793" port: "in[0]" }
 }
net {
	name: "n8372"
	terminal	{ cell: "LUT__10790" port: "out" }
	terminal	{ cell: "LUT__10793" port: "in[1]" }
 }
net {
	name: "n8373"
	terminal	{ cell: "LUT__10791" port: "out" }
	terminal	{ cell: "LUT__10793" port: "in[2]" }
 }
net {
	name: "n8374"
	terminal	{ cell: "LUT__10792" port: "out" }
	terminal	{ cell: "LUT__10793" port: "in[3]" }
 }
net {
	name: "n8375"
	terminal	{ cell: "LUT__10793" port: "out" }
	terminal	{ cell: "LUT__10794" port: "in[1]" }
 }
net {
	name: "n8376"
	terminal	{ cell: "LUT__10795" port: "out" }
	terminal	{ cell: "LUT__10799" port: "in[0]" }
 }
net {
	name: "n8377"
	terminal	{ cell: "LUT__10796" port: "out" }
	terminal	{ cell: "LUT__10799" port: "in[1]" }
 }
net {
	name: "n8378"
	terminal	{ cell: "LUT__10797" port: "out" }
	terminal	{ cell: "LUT__10799" port: "in[2]" }
 }
net {
	name: "n8379"
	terminal	{ cell: "LUT__10798" port: "out" }
	terminal	{ cell: "LUT__10799" port: "in[3]" }
 }
net {
	name: "n8380"
	terminal	{ cell: "LUT__10799" port: "out" }
	terminal	{ cell: "LUT__10805" port: "in[0]" }
 }
net {
	name: "n8381"
	terminal	{ cell: "LUT__10800" port: "out" }
	terminal	{ cell: "LUT__10804" port: "in[0]" }
 }
net {
	name: "n8382"
	terminal	{ cell: "LUT__10801" port: "out" }
	terminal	{ cell: "LUT__10804" port: "in[1]" }
 }
net {
	name: "n8383"
	terminal	{ cell: "LUT__10802" port: "out" }
	terminal	{ cell: "LUT__10804" port: "in[2]" }
 }
net {
	name: "n8384"
	terminal	{ cell: "LUT__10803" port: "out" }
	terminal	{ cell: "LUT__10804" port: "in[3]" }
 }
net {
	name: "n8385"
	terminal	{ cell: "LUT__10804" port: "out" }
	terminal	{ cell: "LUT__10805" port: "in[1]" }
 }
net {
	name: "n8386"
	terminal	{ cell: "LUT__10806" port: "out" }
	terminal	{ cell: "LUT__10810" port: "in[0]" }
 }
net {
	name: "n8387"
	terminal	{ cell: "LUT__10807" port: "out" }
	terminal	{ cell: "LUT__10810" port: "in[1]" }
 }
net {
	name: "n8388"
	terminal	{ cell: "LUT__10808" port: "out" }
	terminal	{ cell: "LUT__10810" port: "in[2]" }
 }
net {
	name: "n8389"
	terminal	{ cell: "LUT__10809" port: "out" }
	terminal	{ cell: "LUT__10810" port: "in[3]" }
 }
net {
	name: "n8390"
	terminal	{ cell: "LUT__10810" port: "out" }
	terminal	{ cell: "LUT__10816" port: "in[0]" }
 }
net {
	name: "n8391"
	terminal	{ cell: "LUT__10811" port: "out" }
	terminal	{ cell: "LUT__10815" port: "in[0]" }
 }
net {
	name: "n8392"
	terminal	{ cell: "LUT__10812" port: "out" }
	terminal	{ cell: "LUT__10815" port: "in[1]" }
 }
net {
	name: "n8393"
	terminal	{ cell: "LUT__10813" port: "out" }
	terminal	{ cell: "LUT__10815" port: "in[2]" }
 }
net {
	name: "n8394"
	terminal	{ cell: "LUT__10814" port: "out" }
	terminal	{ cell: "LUT__10815" port: "in[3]" }
 }
net {
	name: "n8395"
	terminal	{ cell: "LUT__10815" port: "out" }
	terminal	{ cell: "LUT__10816" port: "in[1]" }
 }
net {
	name: "n8396"
	terminal	{ cell: "LUT__10817" port: "out" }
	terminal	{ cell: "LUT__10826" port: "in[0]" }
 }
net {
	name: "n8397"
	terminal	{ cell: "LUT__10818" port: "out" }
	terminal	{ cell: "LUT__10826" port: "in[1]" }
 }
net {
	name: "n8398"
	terminal	{ cell: "LUT__10819" port: "out" }
	terminal	{ cell: "LUT__10823" port: "in[0]" }
 }
net {
	name: "n8399"
	terminal	{ cell: "LUT__10820" port: "out" }
	terminal	{ cell: "LUT__10823" port: "in[1]" }
 }
net {
	name: "n8400"
	terminal	{ cell: "LUT__10821" port: "out" }
	terminal	{ cell: "LUT__10823" port: "in[2]" }
 }
net {
	name: "n8401"
	terminal	{ cell: "LUT__10822" port: "out" }
	terminal	{ cell: "LUT__10823" port: "in[3]" }
 }
net {
	name: "n8402"
	terminal	{ cell: "LUT__10823" port: "out" }
	terminal	{ cell: "LUT__10826" port: "in[2]" }
 }
net {
	name: "n8403"
	terminal	{ cell: "LUT__10824" port: "out" }
	terminal	{ cell: "LUT__10825" port: "in[3]" }
 }
net {
	name: "n8404"
	terminal	{ cell: "LUT__10825" port: "out" }
	terminal	{ cell: "LUT__10826" port: "in[3]" }
 }
net {
	name: "n8405"
	terminal	{ cell: "LUT__10827" port: "out" }
	terminal	{ cell: "LUT__10828" port: "in[0]" }
 }
net {
	name: "n8406"
	terminal	{ cell: "LUT__10829" port: "out" }
	terminal	{ cell: "LUT__10830" port: "in[0]" }
	terminal	{ cell: "LUT__10974" port: "in[0]" }
	terminal	{ cell: "LUT__11362" port: "in[0]" }
	terminal	{ cell: "LUT__11363" port: "in[0]" }
	terminal	{ cell: "LUT__11364" port: "in[0]" }
	terminal	{ cell: "LUT__11365" port: "in[0]" }
	terminal	{ cell: "LUT__11366" port: "in[0]" }
	terminal	{ cell: "LUT__11367" port: "in[0]" }
	terminal	{ cell: "LUT__11368" port: "in[0]" }
	terminal	{ cell: "LUT__11369" port: "in[0]" }
 }
net {
	name: "n8407"
	terminal	{ cell: "LUT__10831" port: "out" }
	terminal	{ cell: "LUT__10832" port: "in[0]" }
 }
net {
	name: "n8408"
	terminal	{ cell: "LUT__10833" port: "out" }
	terminal	{ cell: "LUT__10834" port: "in[0]" }
 }
net {
	name: "n8409"
	terminal	{ cell: "LUT__10836" port: "out" }
	terminal	{ cell: "LUT__10837" port: "in[0]" }
 }
net {
	name: "n8410"
	terminal	{ cell: "LUT__10842" port: "out" }
	terminal	{ cell: "LUT__10843" port: "in[0]" }
 }
net {
	name: "n8411"
	terminal	{ cell: "LUT__10844" port: "out" }
	terminal	{ cell: "LUT__10845" port: "in[0]" }
 }
net {
	name: "n8412"
	terminal	{ cell: "LUT__10846" port: "out" }
	terminal	{ cell: "LUT__10847" port: "in[0]" }
 }
net {
	name: "n8413"
	terminal	{ cell: "LUT__10848" port: "out" }
	terminal	{ cell: "LUT__10849" port: "in[0]" }
 }
net {
	name: "n8414"
	terminal	{ cell: "LUT__10850" port: "out" }
	terminal	{ cell: "LUT__10851" port: "in[0]" }
 }
net {
	name: "n8415"
	terminal	{ cell: "LUT__10852" port: "out" }
	terminal	{ cell: "LUT__10853" port: "in[0]" }
 }
net {
	name: "n8416"
	terminal	{ cell: "LUT__10854" port: "out" }
	terminal	{ cell: "LUT__10855" port: "in[0]" }
 }
net {
	name: "n8417"
	terminal	{ cell: "LUT__10856" port: "out" }
	terminal	{ cell: "LUT__10857" port: "in[0]" }
 }
net {
	name: "n8418"
	terminal	{ cell: "LUT__10858" port: "out" }
	terminal	{ cell: "LUT__10859" port: "in[0]" }
 }
net {
	name: "n8419"
	terminal	{ cell: "LUT__10860" port: "out" }
	terminal	{ cell: "LUT__10861" port: "in[0]" }
 }
net {
	name: "n8420"
	terminal	{ cell: "LUT__10862" port: "out" }
	terminal	{ cell: "LUT__10863" port: "in[0]" }
 }
net {
	name: "n8421"
	terminal	{ cell: "LUT__10864" port: "out" }
	terminal	{ cell: "LUT__10865" port: "in[0]" }
 }
net {
	name: "n8422"
	terminal	{ cell: "LUT__10866" port: "out" }
	terminal	{ cell: "LUT__10867" port: "in[0]" }
 }
net {
	name: "n8423"
	terminal	{ cell: "LUT__10868" port: "out" }
	terminal	{ cell: "LUT__10869" port: "in[0]" }
 }
net {
	name: "n8424"
	terminal	{ cell: "LUT__10870" port: "out" }
	terminal	{ cell: "LUT__10871" port: "in[0]" }
 }
net {
	name: "n8425"
	terminal	{ cell: "LUT__10872" port: "out" }
	terminal	{ cell: "LUT__10873" port: "in[0]" }
 }
net {
	name: "n8426"
	terminal	{ cell: "LUT__10874" port: "out" }
	terminal	{ cell: "LUT__10875" port: "in[0]" }
 }
net {
	name: "n8427"
	terminal	{ cell: "LUT__10876" port: "out" }
	terminal	{ cell: "LUT__10877" port: "in[0]" }
 }
net {
	name: "n8428"
	terminal	{ cell: "LUT__10878" port: "out" }
	terminal	{ cell: "LUT__10879" port: "in[0]" }
 }
net {
	name: "n8429"
	terminal	{ cell: "LUT__10880" port: "out" }
	terminal	{ cell: "LUT__10881" port: "in[0]" }
 }
net {
	name: "n8430"
	terminal	{ cell: "LUT__10882" port: "out" }
	terminal	{ cell: "LUT__10883" port: "in[0]" }
 }
net {
	name: "n8431"
	terminal	{ cell: "LUT__10884" port: "out" }
	terminal	{ cell: "LUT__10885" port: "in[0]" }
 }
net {
	name: "n8432"
	terminal	{ cell: "LUT__10886" port: "out" }
	terminal	{ cell: "LUT__10887" port: "in[0]" }
 }
net {
	name: "n8433"
	terminal	{ cell: "LUT__10888" port: "out" }
	terminal	{ cell: "LUT__10889" port: "in[0]" }
 }
net {
	name: "n8434"
	terminal	{ cell: "LUT__10890" port: "out" }
	terminal	{ cell: "LUT__10891" port: "in[0]" }
 }
net {
	name: "n8435"
	terminal	{ cell: "LUT__10892" port: "out" }
	terminal	{ cell: "LUT__10893" port: "in[0]" }
 }
net {
	name: "n8436"
	terminal	{ cell: "LUT__10894" port: "out" }
	terminal	{ cell: "LUT__10895" port: "in[0]" }
 }
net {
	name: "n8437"
	terminal	{ cell: "LUT__10896" port: "out" }
	terminal	{ cell: "LUT__10897" port: "in[0]" }
 }
net {
	name: "n8438"
	terminal	{ cell: "LUT__10898" port: "out" }
	terminal	{ cell: "LUT__10899" port: "in[0]" }
 }
net {
	name: "n8439"
	terminal	{ cell: "LUT__10900" port: "out" }
	terminal	{ cell: "LUT__10901" port: "in[0]" }
 }
net {
	name: "n8440"
	terminal	{ cell: "LUT__10902" port: "out" }
	terminal	{ cell: "LUT__10903" port: "in[0]" }
 }
net {
	name: "n8441"
	terminal	{ cell: "LUT__10904" port: "out" }
	terminal	{ cell: "LUT__10905" port: "in[0]" }
 }
net {
	name: "n8442"
	terminal	{ cell: "LUT__10906" port: "out" }
	terminal	{ cell: "LUT__10907" port: "in[0]" }
 }
net {
	name: "n8443"
	terminal	{ cell: "LUT__10908" port: "out" }
	terminal	{ cell: "LUT__10909" port: "in[0]" }
 }
net {
	name: "n8444"
	terminal	{ cell: "LUT__10910" port: "out" }
	terminal	{ cell: "LUT__10911" port: "in[0]" }
 }
net {
	name: "n8445"
	terminal	{ cell: "LUT__10912" port: "out" }
	terminal	{ cell: "LUT__10913" port: "in[0]" }
 }
net {
	name: "n8446"
	terminal	{ cell: "LUT__10914" port: "out" }
	terminal	{ cell: "LUT__10915" port: "in[0]" }
 }
net {
	name: "n8447"
	terminal	{ cell: "LUT__10916" port: "out" }
	terminal	{ cell: "LUT__10917" port: "in[0]" }
 }
net {
	name: "n8448"
	terminal	{ cell: "LUT__10918" port: "out" }
	terminal	{ cell: "LUT__10919" port: "in[0]" }
 }
net {
	name: "n8449"
	terminal	{ cell: "LUT__10936" port: "out" }
	terminal	{ cell: "LUT__10937" port: "in[3]" }
 }
net {
	name: "n8450"
	terminal	{ cell: "LUT__10937" port: "out" }
	terminal	{ cell: "LUT__10942" port: "in[0]" }
	terminal	{ cell: "LUT__10953" port: "in[1]" }
 }
net {
	name: "n8451"
	terminal	{ cell: "LUT__10938" port: "out" }
	terminal	{ cell: "LUT__10939" port: "in[3]" }
 }
net {
	name: "n8452"
	terminal	{ cell: "LUT__10939" port: "out" }
	terminal	{ cell: "LUT__10941" port: "in[2]" }
 }
net {
	name: "n8453"
	terminal	{ cell: "LUT__10940" port: "out" }
	terminal	{ cell: "LUT__10941" port: "in[3]" }
 }
net {
	name: "n8454"
	terminal	{ cell: "LUT__10941" port: "out" }
	terminal	{ cell: "LUT__10942" port: "in[2]" }
 }
net {
	name: "n8455"
	terminal	{ cell: "LUT__10943" port: "out" }
	terminal	{ cell: "LUT__10947" port: "in[0]" }
 }
net {
	name: "n8456"
	terminal	{ cell: "LUT__10944" port: "out" }
	terminal	{ cell: "LUT__10947" port: "in[1]" }
 }
net {
	name: "n8457"
	terminal	{ cell: "LUT__10945" port: "out" }
	terminal	{ cell: "LUT__10947" port: "in[2]" }
 }
net {
	name: "n8458"
	terminal	{ cell: "LUT__10946" port: "out" }
	terminal	{ cell: "LUT__10947" port: "in[3]" }
 }
net {
	name: "n8459"
	terminal	{ cell: "LUT__10947" port: "out" }
	terminal	{ cell: "LUT__10950" port: "in[2]" }
 }
net {
	name: "n8460"
	terminal	{ cell: "LUT__10948" port: "out" }
	terminal	{ cell: "LUT__10950" port: "in[0]" }
 }
net {
	name: "n8461"
	terminal	{ cell: "LUT__10949" port: "out" }
	terminal	{ cell: "LUT__10950" port: "in[1]" }
 }
net {
	name: "n8462"
	terminal	{ cell: "LUT__10950" port: "out" }
	terminal	{ cell: "LUT__10951" port: "in[2]" }
 }
net {
	name: "n8463"
	terminal	{ cell: "LUT__10974" port: "out" }
	terminal	{ cell: "LUT__10975" port: "in[0]" }
	terminal	{ cell: "LUT__11323" port: "in[0]" }
	terminal	{ cell: "LUT__11326" port: "in[0]" }
	terminal	{ cell: "LUT__11329" port: "in[0]" }
	terminal	{ cell: "LUT__11332" port: "in[0]" }
	terminal	{ cell: "LUT__11335" port: "in[0]" }
	terminal	{ cell: "LUT__11338" port: "in[0]" }
	terminal	{ cell: "LUT__11341" port: "in[0]" }
	terminal	{ cell: "LUT__11344" port: "in[0]" }
	terminal	{ cell: "LUT__11347" port: "in[1]" }
	terminal	{ cell: "LUT__11349" port: "in[1]" }
	terminal	{ cell: "LUT__11351" port: "in[1]" }
	terminal	{ cell: "LUT__11353" port: "in[1]" }
	terminal	{ cell: "LUT__11355" port: "in[1]" }
	terminal	{ cell: "LUT__11357" port: "in[1]" }
	terminal	{ cell: "LUT__11359" port: "in[1]" }
	terminal	{ cell: "LUT__11361" port: "in[1]" }
 }
net {
	name: "n8464"
	terminal	{ cell: "LUT__10975" port: "out" }
	terminal	{ cell: "LUT__10976" port: "in[2]" }
	terminal	{ cell: "LUT__10977" port: "in[3]" }
	terminal	{ cell: "LUT__11187" port: "in[2]" }
	terminal	{ cell: "LUT__11188" port: "in[3]" }
	terminal	{ cell: "LUT__11208" port: "in[2]" }
	terminal	{ cell: "LUT__11209" port: "in[3]" }
	terminal	{ cell: "LUT__11211" port: "in[2]" }
	terminal	{ cell: "LUT__11212" port: "in[3]" }
	terminal	{ cell: "LUT__11214" port: "in[2]" }
	terminal	{ cell: "LUT__11215" port: "in[3]" }
	terminal	{ cell: "LUT__11217" port: "in[2]" }
	terminal	{ cell: "LUT__11218" port: "in[3]" }
	terminal	{ cell: "LUT__11220" port: "in[2]" }
	terminal	{ cell: "LUT__11221" port: "in[3]" }
	terminal	{ cell: "LUT__11223" port: "in[2]" }
	terminal	{ cell: "LUT__11224" port: "in[3]" }
	terminal	{ cell: "LUT__11226" port: "in[2]" }
	terminal	{ cell: "LUT__11227" port: "in[3]" }
	terminal	{ cell: "LUT__11229" port: "in[2]" }
	terminal	{ cell: "LUT__11230" port: "in[3]" }
	terminal	{ cell: "LUT__11232" port: "in[2]" }
	terminal	{ cell: "LUT__11233" port: "in[3]" }
	terminal	{ cell: "LUT__11235" port: "in[2]" }
	terminal	{ cell: "LUT__11236" port: "in[3]" }
	terminal	{ cell: "LUT__11238" port: "in[2]" }
	terminal	{ cell: "LUT__11239" port: "in[3]" }
	terminal	{ cell: "LUT__11241" port: "in[2]" }
	terminal	{ cell: "LUT__11242" port: "in[3]" }
	terminal	{ cell: "LUT__11244" port: "in[2]" }
	terminal	{ cell: "LUT__11245" port: "in[3]" }
	terminal	{ cell: "LUT__11247" port: "in[2]" }
	terminal	{ cell: "LUT__11248" port: "in[3]" }
	terminal	{ cell: "LUT__11250" port: "in[2]" }
	terminal	{ cell: "LUT__11251" port: "in[3]" }
	terminal	{ cell: "LUT__11253" port: "in[2]" }
	terminal	{ cell: "LUT__11254" port: "in[3]" }
	terminal	{ cell: "LUT__11256" port: "in[2]" }
	terminal	{ cell: "LUT__11257" port: "in[3]" }
	terminal	{ cell: "LUT__11259" port: "in[2]" }
	terminal	{ cell: "LUT__11260" port: "in[3]" }
	terminal	{ cell: "LUT__11262" port: "in[2]" }
	terminal	{ cell: "LUT__11263" port: "in[3]" }
	terminal	{ cell: "LUT__11265" port: "in[2]" }
	terminal	{ cell: "LUT__11266" port: "in[3]" }
	terminal	{ cell: "LUT__11268" port: "in[2]" }
	terminal	{ cell: "LUT__11269" port: "in[3]" }
	terminal	{ cell: "LUT__11271" port: "in[2]" }
	terminal	{ cell: "LUT__11272" port: "in[3]" }
	terminal	{ cell: "LUT__11274" port: "in[2]" }
	terminal	{ cell: "LUT__11275" port: "in[3]" }
	terminal	{ cell: "LUT__11277" port: "in[2]" }
	terminal	{ cell: "LUT__11278" port: "in[3]" }
	terminal	{ cell: "LUT__11280" port: "in[2]" }
	terminal	{ cell: "LUT__11281" port: "in[3]" }
	terminal	{ cell: "LUT__11283" port: "in[2]" }
	terminal	{ cell: "LUT__11284" port: "in[3]" }
	terminal	{ cell: "LUT__11286" port: "in[2]" }
	terminal	{ cell: "LUT__11287" port: "in[3]" }
	terminal	{ cell: "LUT__11289" port: "in[2]" }
	terminal	{ cell: "LUT__11290" port: "in[3]" }
	terminal	{ cell: "LUT__11292" port: "in[2]" }
	terminal	{ cell: "LUT__11293" port: "in[3]" }
	terminal	{ cell: "LUT__11295" port: "in[2]" }
	terminal	{ cell: "LUT__11296" port: "in[3]" }
	terminal	{ cell: "LUT__11298" port: "in[2]" }
	terminal	{ cell: "LUT__11299" port: "in[3]" }
	terminal	{ cell: "LUT__11301" port: "in[2]" }
	terminal	{ cell: "LUT__11302" port: "in[3]" }
	terminal	{ cell: "LUT__11304" port: "in[2]" }
	terminal	{ cell: "LUT__11305" port: "in[3]" }
	terminal	{ cell: "LUT__11307" port: "in[2]" }
	terminal	{ cell: "LUT__11308" port: "in[3]" }
	terminal	{ cell: "LUT__11310" port: "in[2]" }
	terminal	{ cell: "LUT__11311" port: "in[3]" }
	terminal	{ cell: "LUT__11313" port: "in[2]" }
	terminal	{ cell: "LUT__11314" port: "in[3]" }
	terminal	{ cell: "LUT__11316" port: "in[3]" }
	terminal	{ cell: "LUT__11317" port: "in[2]" }
	terminal	{ cell: "LUT__11319" port: "in[3]" }
	terminal	{ cell: "LUT__11320" port: "in[2]" }
 }
net {
	name: "n8465"
	terminal	{ cell: "LUT__10976" port: "out" }
	terminal	{ cell: "LUT__10978" port: "in[1]" }
 }
net {
	name: "n8466"
	terminal	{ cell: "LUT__10977" port: "out" }
	terminal	{ cell: "LUT__10978" port: "in[0]" }
 }
net {
	name: "n8467"
	terminal	{ cell: "LUT__11019" port: "out" }
	terminal	{ cell: "LUT__11020" port: "in[0]" }
 }
net {
	name: "n8468"
	terminal	{ cell: "LUT__11020" port: "out" }
	terminal	{ cell: "LUT__11024" port: "in[1]" }
	terminal	{ cell: "LUT__11783" port: "in[1]" }
 }
net {
	name: "n8469"
	terminal	{ cell: "LUT__11021" port: "out" }
	terminal	{ cell: "LUT__11024" port: "in[2]" }
 }
net {
	name: "n8470"
	terminal	{ cell: "LUT__11022" port: "out" }
	terminal	{ cell: "LUT__11023" port: "in[3]" }
	terminal	{ cell: "LUT__11790" port: "in[3]" }
 }
net {
	name: "n8471"
	terminal	{ cell: "LUT__11023" port: "out" }
	terminal	{ cell: "LUT__11024" port: "in[3]" }
	terminal	{ cell: "LUT__11783" port: "in[0]" }
 }
net {
	name: "n8472"
	terminal	{ cell: "LUT__11025" port: "out" }
	terminal	{ cell: "LUT__11028" port: "in[1]" }
	terminal	{ cell: "LUT__11029" port: "in[2]" }
	terminal	{ cell: "LUT__11038" port: "in[2]" }
	terminal	{ cell: "LUT__11042" port: "in[2]" }
	terminal	{ cell: "LUT__11046" port: "in[2]" }
	terminal	{ cell: "LUT__11050" port: "in[2]" }
	terminal	{ cell: "LUT__11054" port: "in[2]" }
	terminal	{ cell: "LUT__11058" port: "in[2]" }
	terminal	{ cell: "LUT__11062" port: "in[2]" }
	terminal	{ cell: "LUT__11066" port: "in[2]" }
	terminal	{ cell: "LUT__11070" port: "in[2]" }
	terminal	{ cell: "LUT__11074" port: "in[2]" }
	terminal	{ cell: "LUT__11078" port: "in[2]" }
	terminal	{ cell: "LUT__11082" port: "in[2]" }
	terminal	{ cell: "LUT__11086" port: "in[2]" }
	terminal	{ cell: "LUT__11090" port: "in[2]" }
	terminal	{ cell: "LUT__11094" port: "in[2]" }
 }
net {
	name: "n8473"
	terminal	{ cell: "LUT__11026" port: "out" }
	terminal	{ cell: "LUT__11027" port: "in[2]" }
	terminal	{ cell: "LUT__11028" port: "in[2]" }
 }
net {
	name: "n8474"
	terminal	{ cell: "LUT__11027" port: "out" }
	terminal	{ cell: "LUT__11028" port: "in[0]" }
	terminal	{ cell: "LUT__11030" port: "in[2]" }
	terminal	{ cell: "LUT__11039" port: "in[2]" }
	terminal	{ cell: "LUT__11043" port: "in[2]" }
	terminal	{ cell: "LUT__11047" port: "in[2]" }
	terminal	{ cell: "LUT__11051" port: "in[2]" }
	terminal	{ cell: "LUT__11055" port: "in[2]" }
	terminal	{ cell: "LUT__11059" port: "in[2]" }
	terminal	{ cell: "LUT__11063" port: "in[2]" }
	terminal	{ cell: "LUT__11067" port: "in[2]" }
	terminal	{ cell: "LUT__11071" port: "in[2]" }
	terminal	{ cell: "LUT__11075" port: "in[2]" }
	terminal	{ cell: "LUT__11079" port: "in[2]" }
	terminal	{ cell: "LUT__11083" port: "in[2]" }
	terminal	{ cell: "LUT__11087" port: "in[2]" }
	terminal	{ cell: "LUT__11091" port: "in[2]" }
	terminal	{ cell: "LUT__11095" port: "in[2]" }
 }
net {
	name: "n8475"
	terminal	{ cell: "LUT__11028" port: "out" }
	terminal	{ cell: "LUT__11031" port: "in[1]" }
 }
net {
	name: "n8476"
	terminal	{ cell: "LUT__11029" port: "out" }
	terminal	{ cell: "LUT__11030" port: "in[0]" }
	terminal	{ cell: "LUT__11038" port: "in[0]" }
	terminal	{ cell: "LUT__11042" port: "in[0]" }
	terminal	{ cell: "LUT__11046" port: "in[1]" }
	terminal	{ cell: "LUT__11050" port: "in[0]" }
	terminal	{ cell: "LUT__11054" port: "in[0]" }
	terminal	{ cell: "LUT__11058" port: "in[0]" }
	terminal	{ cell: "LUT__11062" port: "in[0]" }
	terminal	{ cell: "LUT__11066" port: "in[0]" }
	terminal	{ cell: "LUT__11070" port: "in[0]" }
	terminal	{ cell: "LUT__11074" port: "in[0]" }
	terminal	{ cell: "LUT__11078" port: "in[0]" }
	terminal	{ cell: "LUT__11082" port: "in[0]" }
	terminal	{ cell: "LUT__11086" port: "in[0]" }
	terminal	{ cell: "LUT__11090" port: "in[0]" }
	terminal	{ cell: "LUT__11094" port: "in[0]" }
 }
net {
	name: "n8477"
	terminal	{ cell: "LUT__11030" port: "out" }
	terminal	{ cell: "LUT__11031" port: "in[0]" }
 }
net {
	name: "n8478"
	terminal	{ cell: "LUT__11032" port: "out" }
	terminal	{ cell: "LUT__11036" port: "in[2]" }
 }
net {
	name: "n8479"
	terminal	{ cell: "LUT__11033" port: "out" }
	terminal	{ cell: "LUT__11035" port: "in[1]" }
 }
net {
	name: "n8480"
	terminal	{ cell: "LUT__11034" port: "out" }
	terminal	{ cell: "LUT__11035" port: "in[3]" }
 }
net {
	name: "n8481"
	terminal	{ cell: "LUT__11035" port: "out" }
	terminal	{ cell: "LUT__11036" port: "in[3]" }
 }
net {
	name: "n8482"
	terminal	{ cell: "LUT__11037" port: "out" }
	terminal	{ cell: "LUT__11039" port: "in[1]" }
 }
net {
	name: "n8483"
	terminal	{ cell: "LUT__11038" port: "out" }
	terminal	{ cell: "LUT__11039" port: "in[0]" }
 }
net {
	name: "n8484"
	terminal	{ cell: "LUT__11039" port: "out" }
	terminal	{ cell: "LUT__11040" port: "in[0]" }
 }
net {
	name: "n8485"
	terminal	{ cell: "LUT__11041" port: "out" }
	terminal	{ cell: "LUT__11043" port: "in[1]" }
 }
net {
	name: "n8486"
	terminal	{ cell: "LUT__11042" port: "out" }
	terminal	{ cell: "LUT__11043" port: "in[0]" }
 }
net {
	name: "n8487"
	terminal	{ cell: "LUT__11043" port: "out" }
	terminal	{ cell: "LUT__11044" port: "in[0]" }
 }
net {
	name: "n8488"
	terminal	{ cell: "LUT__11045" port: "out" }
	terminal	{ cell: "LUT__11047" port: "in[1]" }
 }
net {
	name: "n8489"
	terminal	{ cell: "LUT__11046" port: "out" }
	terminal	{ cell: "LUT__11047" port: "in[0]" }
 }
net {
	name: "n8490"
	terminal	{ cell: "LUT__11047" port: "out" }
	terminal	{ cell: "LUT__11048" port: "in[0]" }
 }
net {
	name: "n8491"
	terminal	{ cell: "LUT__11049" port: "out" }
	terminal	{ cell: "LUT__11051" port: "in[1]" }
 }
net {
	name: "n8492"
	terminal	{ cell: "LUT__11050" port: "out" }
	terminal	{ cell: "LUT__11051" port: "in[0]" }
 }
net {
	name: "n8493"
	terminal	{ cell: "LUT__11051" port: "out" }
	terminal	{ cell: "LUT__11052" port: "in[0]" }
 }
net {
	name: "n8494"
	terminal	{ cell: "LUT__11053" port: "out" }
	terminal	{ cell: "LUT__11055" port: "in[1]" }
 }
net {
	name: "n8495"
	terminal	{ cell: "LUT__11054" port: "out" }
	terminal	{ cell: "LUT__11055" port: "in[0]" }
 }
net {
	name: "n8496"
	terminal	{ cell: "LUT__11055" port: "out" }
	terminal	{ cell: "LUT__11056" port: "in[0]" }
 }
net {
	name: "n8497"
	terminal	{ cell: "LUT__11057" port: "out" }
	terminal	{ cell: "LUT__11059" port: "in[1]" }
 }
net {
	name: "n8498"
	terminal	{ cell: "LUT__11058" port: "out" }
	terminal	{ cell: "LUT__11059" port: "in[0]" }
 }
net {
	name: "n8499"
	terminal	{ cell: "LUT__11059" port: "out" }
	terminal	{ cell: "LUT__11060" port: "in[0]" }
 }
net {
	name: "n8500"
	terminal	{ cell: "LUT__11061" port: "out" }
	terminal	{ cell: "LUT__11063" port: "in[1]" }
 }
net {
	name: "n8501"
	terminal	{ cell: "LUT__11062" port: "out" }
	terminal	{ cell: "LUT__11063" port: "in[0]" }
 }
net {
	name: "n8502"
	terminal	{ cell: "LUT__11063" port: "out" }
	terminal	{ cell: "LUT__11064" port: "in[0]" }
 }
net {
	name: "n8503"
	terminal	{ cell: "LUT__11065" port: "out" }
	terminal	{ cell: "LUT__11067" port: "in[1]" }
 }
net {
	name: "n8504"
	terminal	{ cell: "LUT__11066" port: "out" }
	terminal	{ cell: "LUT__11067" port: "in[0]" }
 }
net {
	name: "n8505"
	terminal	{ cell: "LUT__11067" port: "out" }
	terminal	{ cell: "LUT__11068" port: "in[0]" }
 }
net {
	name: "n8506"
	terminal	{ cell: "LUT__11069" port: "out" }
	terminal	{ cell: "LUT__11071" port: "in[1]" }
 }
net {
	name: "n8507"
	terminal	{ cell: "LUT__11070" port: "out" }
	terminal	{ cell: "LUT__11071" port: "in[0]" }
 }
net {
	name: "n8508"
	terminal	{ cell: "LUT__11071" port: "out" }
	terminal	{ cell: "LUT__11072" port: "in[0]" }
 }
net {
	name: "n8509"
	terminal	{ cell: "LUT__11073" port: "out" }
	terminal	{ cell: "LUT__11075" port: "in[1]" }
 }
net {
	name: "n8510"
	terminal	{ cell: "LUT__11074" port: "out" }
	terminal	{ cell: "LUT__11075" port: "in[0]" }
 }
net {
	name: "n8511"
	terminal	{ cell: "LUT__11075" port: "out" }
	terminal	{ cell: "LUT__11076" port: "in[0]" }
 }
net {
	name: "n8512"
	terminal	{ cell: "LUT__11077" port: "out" }
	terminal	{ cell: "LUT__11079" port: "in[1]" }
 }
net {
	name: "n8513"
	terminal	{ cell: "LUT__11078" port: "out" }
	terminal	{ cell: "LUT__11079" port: "in[0]" }
 }
net {
	name: "n8514"
	terminal	{ cell: "LUT__11079" port: "out" }
	terminal	{ cell: "LUT__11080" port: "in[0]" }
 }
net {
	name: "n8515"
	terminal	{ cell: "LUT__11081" port: "out" }
	terminal	{ cell: "LUT__11083" port: "in[1]" }
 }
net {
	name: "n8516"
	terminal	{ cell: "LUT__11082" port: "out" }
	terminal	{ cell: "LUT__11083" port: "in[0]" }
 }
net {
	name: "n8517"
	terminal	{ cell: "LUT__11083" port: "out" }
	terminal	{ cell: "LUT__11084" port: "in[0]" }
 }
net {
	name: "n8518"
	terminal	{ cell: "LUT__11085" port: "out" }
	terminal	{ cell: "LUT__11087" port: "in[1]" }
 }
net {
	name: "n8519"
	terminal	{ cell: "LUT__11086" port: "out" }
	terminal	{ cell: "LUT__11087" port: "in[0]" }
 }
net {
	name: "n8520"
	terminal	{ cell: "LUT__11087" port: "out" }
	terminal	{ cell: "LUT__11088" port: "in[0]" }
 }
net {
	name: "n8521"
	terminal	{ cell: "LUT__11089" port: "out" }
	terminal	{ cell: "LUT__11091" port: "in[1]" }
 }
net {
	name: "n8522"
	terminal	{ cell: "LUT__11090" port: "out" }
	terminal	{ cell: "LUT__11091" port: "in[0]" }
 }
net {
	name: "n8523"
	terminal	{ cell: "LUT__11091" port: "out" }
	terminal	{ cell: "LUT__11092" port: "in[0]" }
 }
net {
	name: "n8524"
	terminal	{ cell: "LUT__11093" port: "out" }
	terminal	{ cell: "LUT__11095" port: "in[1]" }
 }
net {
	name: "n8525"
	terminal	{ cell: "LUT__11094" port: "out" }
	terminal	{ cell: "LUT__11095" port: "in[0]" }
 }
net {
	name: "n8526"
	terminal	{ cell: "LUT__11095" port: "out" }
	terminal	{ cell: "LUT__11096" port: "in[0]" }
 }
net {
	name: "n8527"
	terminal	{ cell: "LUT__11097" port: "out" }
	terminal	{ cell: "LUT__11098" port: "in[0]" }
 }
net {
	name: "n8528"
	terminal	{ cell: "LUT__11098" port: "out" }
	terminal	{ cell: "LUT__11099" port: "in[1]" }
 }
net {
	name: "n8529"
	terminal	{ cell: "LUT__11100" port: "out" }
	terminal	{ cell: "LUT__11101" port: "in[0]" }
	terminal	{ cell: "LUT__11114" port: "in[0]" }
	terminal	{ cell: "LUT__11118" port: "in[2]" }
	terminal	{ cell: "LUT__11175" port: "in[0]" }
	terminal	{ cell: "LUT__11176" port: "in[0]" }
 }
net {
	name: "n8530"
	terminal	{ cell: "LUT__11101" port: "out" }
	terminal	{ cell: "LUT__11104" port: "in[0]" }
	terminal	{ cell: "LUT__11108" port: "in[0]" }
	terminal	{ cell: "LUT__11178" port: "in[0]" }
 }
net {
	name: "n8531"
	terminal	{ cell: "LUT__11102" port: "out" }
	terminal	{ cell: "LUT__11104" port: "in[1]" }
	terminal	{ cell: "LUT__11121" port: "in[1]" }
 }
net {
	name: "n8532"
	terminal	{ cell: "LUT__11103" port: "out" }
	terminal	{ cell: "LUT__11104" port: "in[2]" }
 }
net {
	name: "n8533"
	terminal	{ cell: "LUT__11104" port: "out" }
	terminal	{ cell: "LUT__11106" port: "in[1]" }
	terminal	{ cell: "LUT__11124" port: "in[0]" }
	terminal	{ cell: "LUT__11183" port: "in[0]" }
	terminal	{ cell: "LUT__11184" port: "in[0]" }
 }
net {
	name: "n8534"
	terminal	{ cell: "LUT__11105" port: "out" }
	terminal	{ cell: "LUT__11106" port: "in[0]" }
	terminal	{ cell: "LUT__11133" port: "in[0]" }
 }
net {
	name: "n8535"
	terminal	{ cell: "LUT__11106" port: "out" }
	terminal	{ cell: "LUT__11120" port: "in[0]" }
 }
net {
	name: "n8536"
	terminal	{ cell: "LUT__11107" port: "out" }
	terminal	{ cell: "LUT__11109" port: "in[1]" }
	terminal	{ cell: "LUT__11132" port: "in[3]" }
	terminal	{ cell: "LUT__11153" port: "in[3]" }
 }
net {
	name: "n8537"
	terminal	{ cell: "LUT__11108" port: "out" }
	terminal	{ cell: "LUT__11109" port: "in[2]" }
	terminal	{ cell: "LUT__11121" port: "in[0]" }
	terminal	{ cell: "LUT__11179" port: "in[0]" }
	terminal	{ cell: "LUT__11180" port: "in[0]" }
 }
net {
	name: "n8538"
	terminal	{ cell: "LUT__11109" port: "out" }
	terminal	{ cell: "LUT__11119" port: "in[0]" }
 }
net {
	name: "n8539"
	terminal	{ cell: "LUT__11110" port: "out" }
	terminal	{ cell: "LUT__11111" port: "in[3]" }
	terminal	{ cell: "LUT__11138" port: "in[0]" }
	terminal	{ cell: "LUT__11158" port: "in[3]" }
 }
net {
	name: "n8540"
	terminal	{ cell: "LUT__11111" port: "out" }
	terminal	{ cell: "LUT__11113" port: "in[1]" }
 }
net {
	name: "n8541"
	terminal	{ cell: "LUT__11112" port: "out" }
	terminal	{ cell: "LUT__11113" port: "in[0]" }
	terminal	{ cell: "LUT__11137" port: "in[0]" }
	terminal	{ cell: "LUT__11140" port: "in[3]" }
	terminal	{ cell: "LUT__11157" port: "in[0]" }
 }
net {
	name: "n8542"
	terminal	{ cell: "LUT__11113" port: "out" }
	terminal	{ cell: "LUT__11119" port: "in[3]" }
 }
net {
	name: "n8543"
	terminal	{ cell: "LUT__11114" port: "out" }
	terminal	{ cell: "LUT__11116" port: "in[1]" }
	terminal	{ cell: "LUT__11177" port: "in[0]" }
 }
net {
	name: "n8544"
	terminal	{ cell: "LUT__11115" port: "out" }
	terminal	{ cell: "LUT__11116" port: "in[0]" }
	terminal	{ cell: "LUT__11129" port: "in[0]" }
 }
net {
	name: "n8545"
	terminal	{ cell: "LUT__11116" port: "out" }
	terminal	{ cell: "LUT__11119" port: "in[1]" }
 }
net {
	name: "n8546"
	terminal	{ cell: "LUT__11117" port: "out" }
	terminal	{ cell: "LUT__11118" port: "in[1]" }
	terminal	{ cell: "LUT__11132" port: "in[1]" }
	terminal	{ cell: "LUT__11159" port: "in[0]" }
 }
net {
	name: "n8547"
	terminal	{ cell: "LUT__11118" port: "out" }
	terminal	{ cell: "LUT__11119" port: "in[2]" }
 }
net {
	name: "n8548"
	terminal	{ cell: "LUT__11119" port: "out" }
	terminal	{ cell: "LUT__11120" port: "in[1]" }
 }
net {
	name: "n8549"
	terminal	{ cell: "LUT__11120" port: "out" }
	terminal	{ cell: "LUT__11139" port: "in[1]" }
	terminal	{ cell: "LUT__11163" port: "in[1]" }
 }
net {
	name: "n8550"
	terminal	{ cell: "LUT__11121" port: "out" }
	terminal	{ cell: "LUT__11123" port: "in[2]" }
	terminal	{ cell: "LUT__11181" port: "in[0]" }
	terminal	{ cell: "LUT__11182" port: "in[0]" }
 }
net {
	name: "n8551"
	terminal	{ cell: "LUT__11122" port: "out" }
	terminal	{ cell: "LUT__11123" port: "in[3]" }
	terminal	{ cell: "LUT__11135" port: "in[3]" }
	terminal	{ cell: "LUT__11147" port: "in[1]" }
 }
net {
	name: "n8552"
	terminal	{ cell: "LUT__11123" port: "out" }
	terminal	{ cell: "LUT__11127" port: "in[0]" }
 }
net {
	name: "n8553"
	terminal	{ cell: "LUT__11124" port: "out" }
	terminal	{ cell: "LUT__11126" port: "in[0]" }
	terminal	{ cell: "LUT__11185" port: "in[0]" }
 }
net {
	name: "n8554"
	terminal	{ cell: "LUT__11125" port: "out" }
	terminal	{ cell: "LUT__11126" port: "in[1]" }
	terminal	{ cell: "LUT__11133" port: "in[1]" }
	terminal	{ cell: "LUT__11152" port: "in[1]" }
 }
net {
	name: "n8555"
	terminal	{ cell: "LUT__11126" port: "out" }
	terminal	{ cell: "LUT__11127" port: "in[1]" }
 }
net {
	name: "n8556"
	terminal	{ cell: "LUT__11127" port: "out" }
	terminal	{ cell: "LUT__11139" port: "in[0]" }
	terminal	{ cell: "LUT__11163" port: "in[0]" }
 }
net {
	name: "n8557"
	terminal	{ cell: "LUT__11128" port: "out" }
	terminal	{ cell: "LUT__11129" port: "in[1]" }
	terminal	{ cell: "LUT__11143" port: "in[1]" }
 }
net {
	name: "n8558"
	terminal	{ cell: "LUT__11129" port: "out" }
	terminal	{ cell: "LUT__11136" port: "in[0]" }
 }
net {
	name: "n8559"
	terminal	{ cell: "LUT__11130" port: "out" }
	terminal	{ cell: "LUT__11132" port: "in[0]" }
	terminal	{ cell: "LUT__11148" port: "in[1]" }
 }
net {
	name: "n8560"
	terminal	{ cell: "LUT__11131" port: "out" }
	terminal	{ cell: "LUT__11132" port: "in[2]" }
	terminal	{ cell: "LUT__11141" port: "in[2]" }
	terminal	{ cell: "LUT__11157" port: "in[3]" }
 }
net {
	name: "n8561"
	terminal	{ cell: "LUT__11132" port: "out" }
	terminal	{ cell: "LUT__11136" port: "in[1]" }
 }
net {
	name: "n8562"
	terminal	{ cell: "LUT__11133" port: "out" }
	terminal	{ cell: "LUT__11136" port: "in[2]" }
	terminal	{ cell: "LUT__11153" port: "in[0]" }
 }
net {
	name: "n8563"
	terminal	{ cell: "LUT__11134" port: "out" }
	terminal	{ cell: "LUT__11135" port: "in[0]" }
	terminal	{ cell: "LUT__11150" port: "in[3]" }
 }
net {
	name: "n8564"
	terminal	{ cell: "LUT__11135" port: "out" }
	terminal	{ cell: "LUT__11136" port: "in[3]" }
 }
net {
	name: "n8565"
	terminal	{ cell: "LUT__11136" port: "out" }
	terminal	{ cell: "LUT__11138" port: "in[2]" }
	terminal	{ cell: "LUT__11161" port: "in[2]" }
 }
net {
	name: "n8566"
	terminal	{ cell: "LUT__11137" port: "out" }
	terminal	{ cell: "LUT__11138" port: "in[1]" }
	terminal	{ cell: "LUT__11140" port: "in[2]" }
 }
net {
	name: "n8567"
	terminal	{ cell: "LUT__11138" port: "out" }
	terminal	{ cell: "LUT__11139" port: "in[2]" }
	terminal	{ cell: "LUT__11163" port: "in[2]" }
 }
net {
	name: "n8568"
	terminal	{ cell: "LUT__11140" port: "out" }
	terminal	{ cell: "LUT__11141" port: "in[0]" }
 }
net {
	name: "n8569"
	terminal	{ cell: "LUT__11141" port: "out" }
	terminal	{ cell: "LUT__11162" port: "in[0]" }
 }
net {
	name: "n8570"
	terminal	{ cell: "LUT__11142" port: "out" }
	terminal	{ cell: "LUT__11143" port: "in[3]" }
	terminal	{ cell: "LUT__11193" port: "in[1]" }
 }
net {
	name: "n8571"
	terminal	{ cell: "LUT__11143" port: "out" }
	terminal	{ cell: "LUT__11154" port: "in[0]" }
 }
net {
	name: "n8572"
	terminal	{ cell: "LUT__11144" port: "out" }
	terminal	{ cell: "LUT__11145" port: "in[0]" }
	terminal	{ cell: "LUT__11148" port: "in[2]" }
	terminal	{ cell: "LUT__11197" port: "in[1]" }
	terminal	{ cell: "LUT__11198" port: "in[1]" }
 }
net {
	name: "n8573"
	terminal	{ cell: "LUT__11145" port: "out" }
	terminal	{ cell: "LUT__11146" port: "in[0]" }
	terminal	{ cell: "LUT__11149" port: "in[0]" }
	terminal	{ cell: "LUT__11153" port: "in[2]" }
 }
net {
	name: "n8574"
	terminal	{ cell: "LUT__11146" port: "out" }
	terminal	{ cell: "LUT__11147" port: "in[2]" }
	terminal	{ cell: "LUT__11202" port: "in[0]" }
 }
net {
	name: "n8575"
	terminal	{ cell: "LUT__11147" port: "out" }
	terminal	{ cell: "LUT__11150" port: "in[0]" }
 }
net {
	name: "n8576"
	terminal	{ cell: "LUT__11148" port: "out" }
	terminal	{ cell: "LUT__11150" port: "in[1]" }
 }
net {
	name: "n8577"
	terminal	{ cell: "LUT__11149" port: "out" }
	terminal	{ cell: "LUT__11150" port: "in[2]" }
 }
net {
	name: "n8578"
	terminal	{ cell: "LUT__11150" port: "out" }
	terminal	{ cell: "LUT__11154" port: "in[2]" }
 }
net {
	name: "n8579"
	terminal	{ cell: "LUT__11151" port: "out" }
	terminal	{ cell: "LUT__11152" port: "in[2]" }
	terminal	{ cell: "LUT__11206" port: "in[1]" }
	terminal	{ cell: "LUT__11207" port: "in[1]" }
 }
net {
	name: "n8580"
	terminal	{ cell: "LUT__11152" port: "out" }
	terminal	{ cell: "LUT__11153" port: "in[1]" }
 }
net {
	name: "n8581"
	terminal	{ cell: "LUT__11153" port: "out" }
	terminal	{ cell: "LUT__11154" port: "in[1]" }
 }
net {
	name: "n8582"
	terminal	{ cell: "LUT__11154" port: "out" }
	terminal	{ cell: "LUT__11162" port: "in[2]" }
 }
net {
	name: "n8583"
	terminal	{ cell: "LUT__11155" port: "out" }
	terminal	{ cell: "LUT__11156" port: "in[0]" }
	terminal	{ cell: "LUT__11191" port: "in[0]" }
	terminal	{ cell: "LUT__11193" port: "in[0]" }
	terminal	{ cell: "LUT__11197" port: "in[0]" }
	terminal	{ cell: "LUT__11198" port: "in[0]" }
	terminal	{ cell: "LUT__11202" port: "in[1]" }
 }
net {
	name: "n8584"
	terminal	{ cell: "LUT__11156" port: "out" }
	terminal	{ cell: "LUT__11157" port: "in[2]" }
	terminal	{ cell: "LUT__11192" port: "in[0]" }
 }
net {
	name: "n8585"
	terminal	{ cell: "LUT__11157" port: "out" }
	terminal	{ cell: "LUT__11159" port: "in[2]" }
 }
net {
	name: "n8586"
	terminal	{ cell: "LUT__11158" port: "out" }
	terminal	{ cell: "LUT__11159" port: "in[3]" }
 }
net {
	name: "n8587"
	terminal	{ cell: "LUT__11159" port: "out" }
	terminal	{ cell: "LUT__11161" port: "in[1]" }
	terminal	{ cell: "LUT__11162" port: "in[1]" }
 }
net {
	name: "n8588"
	terminal	{ cell: "LUT__11160" port: "out" }
	terminal	{ cell: "LUT__11161" port: "in[0]" }
 }
net {
	name: "n8589"
	terminal	{ cell: "LUT__11161" port: "out" }
	terminal	{ cell: "LUT__11162" port: "in[3]" }
 }
net {
	name: "n8590"
	terminal	{ cell: "LUT__11164" port: "out" }
	terminal	{ cell: "LUT__11168" port: "in[0]" }
 }
net {
	name: "n8591"
	terminal	{ cell: "LUT__11165" port: "out" }
	terminal	{ cell: "LUT__11168" port: "in[1]" }
 }
net {
	name: "n8592"
	terminal	{ cell: "LUT__11166" port: "out" }
	terminal	{ cell: "LUT__11168" port: "in[2]" }
 }
net {
	name: "n8593"
	terminal	{ cell: "LUT__11167" port: "out" }
	terminal	{ cell: "LUT__11168" port: "in[3]" }
 }
net {
	name: "n8594"
	terminal	{ cell: "LUT__11168" port: "out" }
	terminal	{ cell: "LUT__11172" port: "in[0]" }
 }
net {
	name: "n8595"
	terminal	{ cell: "LUT__11169" port: "out" }
	terminal	{ cell: "LUT__11172" port: "in[1]" }
 }
net {
	name: "n8596"
	terminal	{ cell: "LUT__11170" port: "out" }
	terminal	{ cell: "LUT__11172" port: "in[2]" }
 }
net {
	name: "n8597"
	terminal	{ cell: "LUT__11171" port: "out" }
	terminal	{ cell: "LUT__11172" port: "in[3]" }
 }
net {
	name: "n8598"
	terminal	{ cell: "LUT__11187" port: "out" }
	terminal	{ cell: "LUT__11189" port: "in[1]" }
 }
net {
	name: "n8599"
	terminal	{ cell: "LUT__11188" port: "out" }
	terminal	{ cell: "LUT__11189" port: "in[0]" }
 }
net {
	name: "n8600"
	terminal	{ cell: "LUT__11193" port: "out" }
	terminal	{ cell: "LUT__11194" port: "in[0]" }
	terminal	{ cell: "LUT__11195" port: "in[0]" }
 }
net {
	name: "n8601"
	terminal	{ cell: "LUT__11195" port: "out" }
	terminal	{ cell: "LUT__11196" port: "in[0]" }
 }
net {
	name: "n8602"
	terminal	{ cell: "LUT__11198" port: "out" }
	terminal	{ cell: "LUT__11199" port: "in[0]" }
	terminal	{ cell: "LUT__11200" port: "in[0]" }
 }
net {
	name: "n8603"
	terminal	{ cell: "LUT__11200" port: "out" }
	terminal	{ cell: "LUT__11201" port: "in[0]" }
	terminal	{ cell: "LUT__11203" port: "in[0]" }
	terminal	{ cell: "LUT__11204" port: "in[0]" }
	terminal	{ cell: "LUT__11206" port: "in[0]" }
	terminal	{ cell: "LUT__11207" port: "in[0]" }
 }
net {
	name: "n8604"
	terminal	{ cell: "LUT__11204" port: "out" }
	terminal	{ cell: "LUT__11205" port: "in[0]" }
 }
net {
	name: "n8605"
	terminal	{ cell: "LUT__11208" port: "out" }
	terminal	{ cell: "LUT__11210" port: "in[1]" }
 }
net {
	name: "n8606"
	terminal	{ cell: "LUT__11209" port: "out" }
	terminal	{ cell: "LUT__11210" port: "in[0]" }
 }
net {
	name: "n8607"
	terminal	{ cell: "LUT__11211" port: "out" }
	terminal	{ cell: "LUT__11213" port: "in[1]" }
 }
net {
	name: "n8608"
	terminal	{ cell: "LUT__11212" port: "out" }
	terminal	{ cell: "LUT__11213" port: "in[0]" }
 }
net {
	name: "n8609"
	terminal	{ cell: "LUT__11214" port: "out" }
	terminal	{ cell: "LUT__11216" port: "in[1]" }
 }
net {
	name: "n8610"
	terminal	{ cell: "LUT__11215" port: "out" }
	terminal	{ cell: "LUT__11216" port: "in[0]" }
 }
net {
	name: "n8611"
	terminal	{ cell: "LUT__11217" port: "out" }
	terminal	{ cell: "LUT__11219" port: "in[1]" }
 }
net {
	name: "n8612"
	terminal	{ cell: "LUT__11218" port: "out" }
	terminal	{ cell: "LUT__11219" port: "in[0]" }
 }
net {
	name: "n8613"
	terminal	{ cell: "LUT__11220" port: "out" }
	terminal	{ cell: "LUT__11222" port: "in[1]" }
 }
net {
	name: "n8614"
	terminal	{ cell: "LUT__11221" port: "out" }
	terminal	{ cell: "LUT__11222" port: "in[0]" }
 }
net {
	name: "n8615"
	terminal	{ cell: "LUT__11223" port: "out" }
	terminal	{ cell: "LUT__11225" port: "in[1]" }
 }
net {
	name: "n8616"
	terminal	{ cell: "LUT__11224" port: "out" }
	terminal	{ cell: "LUT__11225" port: "in[0]" }
 }
net {
	name: "n8617"
	terminal	{ cell: "LUT__11226" port: "out" }
	terminal	{ cell: "LUT__11228" port: "in[1]" }
 }
net {
	name: "n8618"
	terminal	{ cell: "LUT__11227" port: "out" }
	terminal	{ cell: "LUT__11228" port: "in[0]" }
 }
net {
	name: "n8619"
	terminal	{ cell: "LUT__11229" port: "out" }
	terminal	{ cell: "LUT__11231" port: "in[1]" }
 }
net {
	name: "n8620"
	terminal	{ cell: "LUT__11230" port: "out" }
	terminal	{ cell: "LUT__11231" port: "in[0]" }
 }
net {
	name: "n8621"
	terminal	{ cell: "LUT__11232" port: "out" }
	terminal	{ cell: "LUT__11234" port: "in[1]" }
 }
net {
	name: "n8622"
	terminal	{ cell: "LUT__11233" port: "out" }
	terminal	{ cell: "LUT__11234" port: "in[0]" }
 }
net {
	name: "n8623"
	terminal	{ cell: "LUT__11235" port: "out" }
	terminal	{ cell: "LUT__11237" port: "in[1]" }
 }
net {
	name: "n8624"
	terminal	{ cell: "LUT__11236" port: "out" }
	terminal	{ cell: "LUT__11237" port: "in[0]" }
 }
net {
	name: "n8625"
	terminal	{ cell: "LUT__11238" port: "out" }
	terminal	{ cell: "LUT__11240" port: "in[1]" }
 }
net {
	name: "n8626"
	terminal	{ cell: "LUT__11239" port: "out" }
	terminal	{ cell: "LUT__11240" port: "in[0]" }
 }
net {
	name: "n8627"
	terminal	{ cell: "LUT__11241" port: "out" }
	terminal	{ cell: "LUT__11243" port: "in[1]" }
 }
net {
	name: "n8628"
	terminal	{ cell: "LUT__11242" port: "out" }
	terminal	{ cell: "LUT__11243" port: "in[0]" }
 }
net {
	name: "n8629"
	terminal	{ cell: "LUT__11244" port: "out" }
	terminal	{ cell: "LUT__11246" port: "in[1]" }
 }
net {
	name: "n8630"
	terminal	{ cell: "LUT__11245" port: "out" }
	terminal	{ cell: "LUT__11246" port: "in[0]" }
 }
net {
	name: "n8631"
	terminal	{ cell: "LUT__11247" port: "out" }
	terminal	{ cell: "LUT__11249" port: "in[1]" }
 }
net {
	name: "n8632"
	terminal	{ cell: "LUT__11248" port: "out" }
	terminal	{ cell: "LUT__11249" port: "in[0]" }
 }
net {
	name: "n8633"
	terminal	{ cell: "LUT__11250" port: "out" }
	terminal	{ cell: "LUT__11252" port: "in[1]" }
 }
net {
	name: "n8634"
	terminal	{ cell: "LUT__11251" port: "out" }
	terminal	{ cell: "LUT__11252" port: "in[0]" }
 }
net {
	name: "n8635"
	terminal	{ cell: "LUT__11253" port: "out" }
	terminal	{ cell: "LUT__11255" port: "in[1]" }
 }
net {
	name: "n8636"
	terminal	{ cell: "LUT__11254" port: "out" }
	terminal	{ cell: "LUT__11255" port: "in[0]" }
 }
net {
	name: "n8637"
	terminal	{ cell: "LUT__11256" port: "out" }
	terminal	{ cell: "LUT__11258" port: "in[1]" }
 }
net {
	name: "n8638"
	terminal	{ cell: "LUT__11257" port: "out" }
	terminal	{ cell: "LUT__11258" port: "in[0]" }
 }
net {
	name: "n8639"
	terminal	{ cell: "LUT__11259" port: "out" }
	terminal	{ cell: "LUT__11261" port: "in[1]" }
 }
net {
	name: "n8640"
	terminal	{ cell: "LUT__11260" port: "out" }
	terminal	{ cell: "LUT__11261" port: "in[0]" }
 }
net {
	name: "n8641"
	terminal	{ cell: "LUT__11262" port: "out" }
	terminal	{ cell: "LUT__11264" port: "in[1]" }
 }
net {
	name: "n8642"
	terminal	{ cell: "LUT__11263" port: "out" }
	terminal	{ cell: "LUT__11264" port: "in[0]" }
 }
net {
	name: "n8643"
	terminal	{ cell: "LUT__11265" port: "out" }
	terminal	{ cell: "LUT__11267" port: "in[1]" }
 }
net {
	name: "n8644"
	terminal	{ cell: "LUT__11266" port: "out" }
	terminal	{ cell: "LUT__11267" port: "in[0]" }
 }
net {
	name: "n8645"
	terminal	{ cell: "LUT__11268" port: "out" }
	terminal	{ cell: "LUT__11270" port: "in[1]" }
 }
net {
	name: "n8646"
	terminal	{ cell: "LUT__11269" port: "out" }
	terminal	{ cell: "LUT__11270" port: "in[0]" }
 }
net {
	name: "n8647"
	terminal	{ cell: "LUT__11271" port: "out" }
	terminal	{ cell: "LUT__11273" port: "in[1]" }
 }
net {
	name: "n8648"
	terminal	{ cell: "LUT__11272" port: "out" }
	terminal	{ cell: "LUT__11273" port: "in[0]" }
 }
net {
	name: "n8649"
	terminal	{ cell: "LUT__11274" port: "out" }
	terminal	{ cell: "LUT__11276" port: "in[1]" }
 }
net {
	name: "n8650"
	terminal	{ cell: "LUT__11275" port: "out" }
	terminal	{ cell: "LUT__11276" port: "in[0]" }
 }
net {
	name: "n8651"
	terminal	{ cell: "LUT__11277" port: "out" }
	terminal	{ cell: "LUT__11279" port: "in[1]" }
 }
net {
	name: "n8652"
	terminal	{ cell: "LUT__11278" port: "out" }
	terminal	{ cell: "LUT__11279" port: "in[0]" }
 }
net {
	name: "n8653"
	terminal	{ cell: "LUT__11280" port: "out" }
	terminal	{ cell: "LUT__11282" port: "in[1]" }
 }
net {
	name: "n8654"
	terminal	{ cell: "LUT__11281" port: "out" }
	terminal	{ cell: "LUT__11282" port: "in[0]" }
 }
net {
	name: "n8655"
	terminal	{ cell: "LUT__11283" port: "out" }
	terminal	{ cell: "LUT__11285" port: "in[1]" }
 }
net {
	name: "n8656"
	terminal	{ cell: "LUT__11284" port: "out" }
	terminal	{ cell: "LUT__11285" port: "in[0]" }
 }
net {
	name: "n8657"
	terminal	{ cell: "LUT__11286" port: "out" }
	terminal	{ cell: "LUT__11288" port: "in[1]" }
 }
net {
	name: "n8658"
	terminal	{ cell: "LUT__11287" port: "out" }
	terminal	{ cell: "LUT__11288" port: "in[0]" }
 }
net {
	name: "n8659"
	terminal	{ cell: "LUT__11289" port: "out" }
	terminal	{ cell: "LUT__11291" port: "in[1]" }
 }
net {
	name: "n8660"
	terminal	{ cell: "LUT__11290" port: "out" }
	terminal	{ cell: "LUT__11291" port: "in[0]" }
 }
net {
	name: "n8661"
	terminal	{ cell: "LUT__11292" port: "out" }
	terminal	{ cell: "LUT__11294" port: "in[1]" }
 }
net {
	name: "n8662"
	terminal	{ cell: "LUT__11293" port: "out" }
	terminal	{ cell: "LUT__11294" port: "in[0]" }
 }
net {
	name: "n8663"
	terminal	{ cell: "LUT__11295" port: "out" }
	terminal	{ cell: "LUT__11297" port: "in[1]" }
 }
net {
	name: "n8664"
	terminal	{ cell: "LUT__11296" port: "out" }
	terminal	{ cell: "LUT__11297" port: "in[0]" }
 }
net {
	name: "n8665"
	terminal	{ cell: "LUT__11298" port: "out" }
	terminal	{ cell: "LUT__11300" port: "in[1]" }
 }
net {
	name: "n8666"
	terminal	{ cell: "LUT__11299" port: "out" }
	terminal	{ cell: "LUT__11300" port: "in[0]" }
 }
net {
	name: "n8667"
	terminal	{ cell: "LUT__11301" port: "out" }
	terminal	{ cell: "LUT__11303" port: "in[1]" }
 }
net {
	name: "n8668"
	terminal	{ cell: "LUT__11302" port: "out" }
	terminal	{ cell: "LUT__11303" port: "in[0]" }
 }
net {
	name: "n8669"
	terminal	{ cell: "LUT__11304" port: "out" }
	terminal	{ cell: "LUT__11306" port: "in[1]" }
 }
net {
	name: "n8670"
	terminal	{ cell: "LUT__11305" port: "out" }
	terminal	{ cell: "LUT__11306" port: "in[0]" }
 }
net {
	name: "n8671"
	terminal	{ cell: "LUT__11307" port: "out" }
	terminal	{ cell: "LUT__11309" port: "in[1]" }
 }
net {
	name: "n8672"
	terminal	{ cell: "LUT__11308" port: "out" }
	terminal	{ cell: "LUT__11309" port: "in[0]" }
 }
net {
	name: "n8673"
	terminal	{ cell: "LUT__11310" port: "out" }
	terminal	{ cell: "LUT__11312" port: "in[1]" }
 }
net {
	name: "n8674"
	terminal	{ cell: "LUT__11311" port: "out" }
	terminal	{ cell: "LUT__11312" port: "in[0]" }
 }
net {
	name: "n8675"
	terminal	{ cell: "LUT__11313" port: "out" }
	terminal	{ cell: "LUT__11315" port: "in[1]" }
 }
net {
	name: "n8676"
	terminal	{ cell: "LUT__11314" port: "out" }
	terminal	{ cell: "LUT__11315" port: "in[0]" }
 }
net {
	name: "n8677"
	terminal	{ cell: "LUT__11316" port: "out" }
	terminal	{ cell: "LUT__11318" port: "in[1]" }
 }
net {
	name: "n8678"
	terminal	{ cell: "LUT__11317" port: "out" }
	terminal	{ cell: "LUT__11318" port: "in[0]" }
 }
net {
	name: "n8679"
	terminal	{ cell: "LUT__11319" port: "out" }
	terminal	{ cell: "LUT__11321" port: "in[1]" }
 }
net {
	name: "n8680"
	terminal	{ cell: "LUT__11320" port: "out" }
	terminal	{ cell: "LUT__11321" port: "in[0]" }
 }
net {
	name: "n8681"
	terminal	{ cell: "LUT__11322" port: "out" }
	terminal	{ cell: "LUT__11323" port: "in[2]" }
 }
net {
	name: "n8682"
	terminal	{ cell: "LUT__11323" port: "out" }
	terminal	{ cell: "LUT__11324" port: "in[0]" }
 }
net {
	name: "n8683"
	terminal	{ cell: "LUT__11325" port: "out" }
	terminal	{ cell: "LUT__11326" port: "in[2]" }
 }
net {
	name: "n8684"
	terminal	{ cell: "LUT__11326" port: "out" }
	terminal	{ cell: "LUT__11327" port: "in[0]" }
 }
net {
	name: "n8685"
	terminal	{ cell: "LUT__11328" port: "out" }
	terminal	{ cell: "LUT__11329" port: "in[2]" }
 }
net {
	name: "n8686"
	terminal	{ cell: "LUT__11329" port: "out" }
	terminal	{ cell: "LUT__11330" port: "in[0]" }
 }
net {
	name: "n8687"
	terminal	{ cell: "LUT__11331" port: "out" }
	terminal	{ cell: "LUT__11332" port: "in[2]" }
 }
net {
	name: "n8688"
	terminal	{ cell: "LUT__11332" port: "out" }
	terminal	{ cell: "LUT__11333" port: "in[0]" }
 }
net {
	name: "n8689"
	terminal	{ cell: "LUT__11334" port: "out" }
	terminal	{ cell: "LUT__11335" port: "in[2]" }
 }
net {
	name: "n8690"
	terminal	{ cell: "LUT__11335" port: "out" }
	terminal	{ cell: "LUT__11336" port: "in[0]" }
 }
net {
	name: "n8691"
	terminal	{ cell: "LUT__11337" port: "out" }
	terminal	{ cell: "LUT__11338" port: "in[2]" }
 }
net {
	name: "n8692"
	terminal	{ cell: "LUT__11338" port: "out" }
	terminal	{ cell: "LUT__11339" port: "in[0]" }
 }
net {
	name: "n8693"
	terminal	{ cell: "LUT__11340" port: "out" }
	terminal	{ cell: "LUT__11341" port: "in[2]" }
 }
net {
	name: "n8694"
	terminal	{ cell: "LUT__11341" port: "out" }
	terminal	{ cell: "LUT__11342" port: "in[0]" }
 }
net {
	name: "n8695"
	terminal	{ cell: "LUT__11343" port: "out" }
	terminal	{ cell: "LUT__11344" port: "in[2]" }
 }
net {
	name: "n8696"
	terminal	{ cell: "LUT__11344" port: "out" }
	terminal	{ cell: "LUT__11345" port: "in[0]" }
 }
net {
	name: "n8697"
	terminal	{ cell: "LUT__11346" port: "out" }
	terminal	{ cell: "LUT__11347" port: "in[2]" }
 }
net {
	name: "n8698"
	terminal	{ cell: "LUT__11348" port: "out" }
	terminal	{ cell: "LUT__11349" port: "in[2]" }
 }
net {
	name: "n8699"
	terminal	{ cell: "LUT__11350" port: "out" }
	terminal	{ cell: "LUT__11351" port: "in[2]" }
 }
net {
	name: "n8700"
	terminal	{ cell: "LUT__11352" port: "out" }
	terminal	{ cell: "LUT__11353" port: "in[2]" }
 }
net {
	name: "n8701"
	terminal	{ cell: "LUT__11354" port: "out" }
	terminal	{ cell: "LUT__11355" port: "in[2]" }
 }
net {
	name: "n8702"
	terminal	{ cell: "LUT__11356" port: "out" }
	terminal	{ cell: "LUT__11357" port: "in[2]" }
 }
net {
	name: "n8703"
	terminal	{ cell: "LUT__11358" port: "out" }
	terminal	{ cell: "LUT__11359" port: "in[2]" }
 }
net {
	name: "n8704"
	terminal	{ cell: "LUT__11360" port: "out" }
	terminal	{ cell: "LUT__11361" port: "in[2]" }
 }
net {
	name: "n8705"
	terminal	{ cell: "LUT__11372" port: "out" }
	terminal	{ cell: "LUT__11373" port: "in[0]" }
 }
net {
	name: "n8706"
	terminal	{ cell: "LUT__11378" port: "out" }
	terminal	{ cell: "LUT__11379" port: "in[0]" }
 }
net {
	name: "n8707"
	terminal	{ cell: "LUT__11380" port: "out" }
	terminal	{ cell: "LUT__11381" port: "in[0]" }
 }
net {
	name: "n8708"
	terminal	{ cell: "LUT__11382" port: "out" }
	terminal	{ cell: "LUT__11383" port: "in[0]" }
 }
net {
	name: "n8709"
	terminal	{ cell: "LUT__11384" port: "out" }
	terminal	{ cell: "LUT__11385" port: "in[0]" }
 }
net {
	name: "n8710"
	terminal	{ cell: "LUT__11386" port: "out" }
	terminal	{ cell: "LUT__11387" port: "in[0]" }
 }
net {
	name: "n8711"
	terminal	{ cell: "LUT__11388" port: "out" }
	terminal	{ cell: "LUT__11389" port: "in[0]" }
 }
net {
	name: "n8712"
	terminal	{ cell: "LUT__11390" port: "out" }
	terminal	{ cell: "LUT__11391" port: "in[0]" }
 }
net {
	name: "n8713"
	terminal	{ cell: "LUT__11392" port: "out" }
	terminal	{ cell: "LUT__11393" port: "in[0]" }
 }
net {
	name: "n8714"
	terminal	{ cell: "LUT__11394" port: "out" }
	terminal	{ cell: "LUT__11395" port: "in[0]" }
 }
net {
	name: "n8715"
	terminal	{ cell: "LUT__11396" port: "out" }
	terminal	{ cell: "LUT__11397" port: "in[0]" }
 }
net {
	name: "n8716"
	terminal	{ cell: "LUT__11398" port: "out" }
	terminal	{ cell: "LUT__11399" port: "in[0]" }
 }
net {
	name: "n8717"
	terminal	{ cell: "LUT__11400" port: "out" }
	terminal	{ cell: "LUT__11401" port: "in[0]" }
 }
net {
	name: "n8718"
	terminal	{ cell: "LUT__11402" port: "out" }
	terminal	{ cell: "LUT__11403" port: "in[0]" }
 }
net {
	name: "n8719"
	terminal	{ cell: "LUT__11404" port: "out" }
	terminal	{ cell: "LUT__11405" port: "in[0]" }
 }
net {
	name: "n8720"
	terminal	{ cell: "LUT__11406" port: "out" }
	terminal	{ cell: "LUT__11407" port: "in[0]" }
 }
net {
	name: "n8721"
	terminal	{ cell: "LUT__11408" port: "out" }
	terminal	{ cell: "LUT__11409" port: "in[0]" }
 }
net {
	name: "n8722"
	terminal	{ cell: "LUT__11410" port: "out" }
	terminal	{ cell: "LUT__11411" port: "in[0]" }
 }
net {
	name: "n8723"
	terminal	{ cell: "LUT__11412" port: "out" }
	terminal	{ cell: "LUT__11413" port: "in[0]" }
 }
net {
	name: "n8724"
	terminal	{ cell: "LUT__11414" port: "out" }
	terminal	{ cell: "LUT__11415" port: "in[0]" }
 }
net {
	name: "n8725"
	terminal	{ cell: "LUT__11416" port: "out" }
	terminal	{ cell: "LUT__11417" port: "in[0]" }
 }
net {
	name: "n8726"
	terminal	{ cell: "LUT__11418" port: "out" }
	terminal	{ cell: "LUT__11419" port: "in[0]" }
 }
net {
	name: "n8727"
	terminal	{ cell: "LUT__11420" port: "out" }
	terminal	{ cell: "LUT__11421" port: "in[0]" }
 }
net {
	name: "n8728"
	terminal	{ cell: "LUT__11422" port: "out" }
	terminal	{ cell: "LUT__11423" port: "in[0]" }
 }
net {
	name: "n8729"
	terminal	{ cell: "LUT__11424" port: "out" }
	terminal	{ cell: "LUT__11425" port: "in[0]" }
 }
net {
	name: "n8730"
	terminal	{ cell: "LUT__11426" port: "out" }
	terminal	{ cell: "LUT__11427" port: "in[0]" }
 }
net {
	name: "n8731"
	terminal	{ cell: "LUT__11428" port: "out" }
	terminal	{ cell: "LUT__11429" port: "in[0]" }
 }
net {
	name: "n8732"
	terminal	{ cell: "LUT__11430" port: "out" }
	terminal	{ cell: "LUT__11431" port: "in[0]" }
 }
net {
	name: "n8733"
	terminal	{ cell: "LUT__11432" port: "out" }
	terminal	{ cell: "LUT__11433" port: "in[0]" }
 }
net {
	name: "n8734"
	terminal	{ cell: "LUT__11434" port: "out" }
	terminal	{ cell: "LUT__11435" port: "in[0]" }
 }
net {
	name: "n8735"
	terminal	{ cell: "LUT__11436" port: "out" }
	terminal	{ cell: "LUT__11437" port: "in[0]" }
 }
net {
	name: "n8736"
	terminal	{ cell: "LUT__11438" port: "out" }
	terminal	{ cell: "LUT__11439" port: "in[0]" }
 }
net {
	name: "n8737"
	terminal	{ cell: "LUT__11440" port: "out" }
	terminal	{ cell: "LUT__11441" port: "in[0]" }
 }
net {
	name: "n8738"
	terminal	{ cell: "LUT__11442" port: "out" }
	terminal	{ cell: "LUT__11443" port: "in[0]" }
 }
net {
	name: "n8739"
	terminal	{ cell: "LUT__11444" port: "out" }
	terminal	{ cell: "LUT__11445" port: "in[0]" }
 }
net {
	name: "n8740"
	terminal	{ cell: "LUT__11446" port: "out" }
	terminal	{ cell: "LUT__11447" port: "in[0]" }
 }
net {
	name: "n8741"
	terminal	{ cell: "LUT__11448" port: "out" }
	terminal	{ cell: "LUT__11449" port: "in[0]" }
 }
net {
	name: "n8742"
	terminal	{ cell: "LUT__11450" port: "out" }
	terminal	{ cell: "LUT__11451" port: "in[0]" }
 }
net {
	name: "n8743"
	terminal	{ cell: "LUT__11452" port: "out" }
	terminal	{ cell: "LUT__11453" port: "in[0]" }
 }
net {
	name: "n8744"
	terminal	{ cell: "LUT__11454" port: "out" }
	terminal	{ cell: "LUT__11455" port: "in[0]" }
 }
net {
	name: "n8745"
	terminal	{ cell: "LUT__11456" port: "out" }
	terminal	{ cell: "LUT__11457" port: "in[0]" }
 }
net {
	name: "n8746"
	terminal	{ cell: "LUT__11458" port: "out" }
	terminal	{ cell: "LUT__11459" port: "in[0]" }
 }
net {
	name: "n8747"
	terminal	{ cell: "LUT__11460" port: "out" }
	terminal	{ cell: "LUT__11461" port: "in[0]" }
 }
net {
	name: "n8748"
	terminal	{ cell: "LUT__11462" port: "out" }
	terminal	{ cell: "LUT__11463" port: "in[0]" }
 }
net {
	name: "n8749"
	terminal	{ cell: "LUT__11464" port: "out" }
	terminal	{ cell: "LUT__11465" port: "in[0]" }
 }
net {
	name: "n8750"
	terminal	{ cell: "LUT__11466" port: "out" }
	terminal	{ cell: "LUT__11467" port: "in[0]" }
 }
net {
	name: "n8751"
	terminal	{ cell: "LUT__11468" port: "out" }
	terminal	{ cell: "LUT__11469" port: "in[0]" }
 }
net {
	name: "n8752"
	terminal	{ cell: "LUT__11470" port: "out" }
	terminal	{ cell: "LUT__11471" port: "in[0]" }
 }
net {
	name: "n8753"
	terminal	{ cell: "LUT__11472" port: "out" }
	terminal	{ cell: "LUT__11473" port: "in[0]" }
 }
net {
	name: "n8754"
	terminal	{ cell: "LUT__11474" port: "out" }
	terminal	{ cell: "LUT__11475" port: "in[0]" }
 }
net {
	name: "n8755"
	terminal	{ cell: "LUT__11476" port: "out" }
	terminal	{ cell: "LUT__11477" port: "in[0]" }
 }
net {
	name: "n8756"
	terminal	{ cell: "LUT__11478" port: "out" }
	terminal	{ cell: "LUT__11479" port: "in[0]" }
 }
net {
	name: "n8757"
	terminal	{ cell: "LUT__11480" port: "out" }
	terminal	{ cell: "LUT__11481" port: "in[0]" }
 }
net {
	name: "n8758"
	terminal	{ cell: "LUT__11482" port: "out" }
	terminal	{ cell: "LUT__11483" port: "in[0]" }
 }
net {
	name: "n8759"
	terminal	{ cell: "LUT__11484" port: "out" }
	terminal	{ cell: "LUT__11485" port: "in[0]" }
 }
net {
	name: "n8760"
	terminal	{ cell: "LUT__11486" port: "out" }
	terminal	{ cell: "LUT__11487" port: "in[0]" }
 }
net {
	name: "n8761"
	terminal	{ cell: "LUT__11488" port: "out" }
	terminal	{ cell: "LUT__11489" port: "in[0]" }
 }
net {
	name: "n8762"
	terminal	{ cell: "LUT__11490" port: "out" }
	terminal	{ cell: "LUT__11491" port: "in[0]" }
 }
net {
	name: "n8763"
	terminal	{ cell: "LUT__11492" port: "out" }
	terminal	{ cell: "LUT__11493" port: "in[0]" }
 }
net {
	name: "n8764"
	terminal	{ cell: "LUT__11494" port: "out" }
	terminal	{ cell: "LUT__11495" port: "in[0]" }
 }
net {
	name: "n8765"
	terminal	{ cell: "LUT__11496" port: "out" }
	terminal	{ cell: "LUT__11497" port: "in[0]" }
 }
net {
	name: "n8766"
	terminal	{ cell: "LUT__11498" port: "out" }
	terminal	{ cell: "LUT__11499" port: "in[0]" }
 }
net {
	name: "n8767"
	terminal	{ cell: "LUT__11500" port: "out" }
	terminal	{ cell: "LUT__11501" port: "in[0]" }
 }
net {
	name: "n8768"
	terminal	{ cell: "LUT__11502" port: "out" }
	terminal	{ cell: "LUT__11503" port: "in[0]" }
 }
net {
	name: "n8769"
	terminal	{ cell: "LUT__11505" port: "out" }
	terminal	{ cell: "LUT__11508" port: "in[2]" }
	terminal	{ cell: "LUT__11516" port: "in[1]" }
	terminal	{ cell: "LUT__11525" port: "in[2]" }
 }
net {
	name: "n8770"
	terminal	{ cell: "LUT__11506" port: "out" }
	terminal	{ cell: "LUT__11507" port: "in[2]" }
	terminal	{ cell: "LUT__11518" port: "in[2]" }
	terminal	{ cell: "LUT__11527" port: "in[2]" }
 }
net {
	name: "n8771"
	terminal	{ cell: "LUT__11507" port: "out" }
	terminal	{ cell: "LUT__11508" port: "in[3]" }
	terminal	{ cell: "LUT__11528" port: "in[1]" }
 }
net {
	name: "n8772"
	terminal	{ cell: "LUT__11508" port: "out" }
	terminal	{ cell: "LUT__11511" port: "in[0]" }
 }
net {
	name: "n8773"
	terminal	{ cell: "LUT__11509" port: "out" }
	terminal	{ cell: "LUT__11510" port: "in[2]" }
	terminal	{ cell: "LUT__11522" port: "in[0]" }
 }
net {
	name: "n8774"
	terminal	{ cell: "LUT__11510" port: "out" }
	terminal	{ cell: "LUT__11511" port: "in[1]" }
	terminal	{ cell: "LUT__11526" port: "in[0]" }
 }
net {
	name: "n8775"
	terminal	{ cell: "LUT__11511" port: "out" }
	terminal	{ cell: "LUT__11513" port: "in[2]" }
	terminal	{ cell: "LUT__11530" port: "in[3]" }
 }
net {
	name: "n8776"
	terminal	{ cell: "LUT__11512" port: "out" }
	terminal	{ cell: "LUT__11513" port: "in[3]" }
 }
net {
	name: "n8777"
	terminal	{ cell: "LUT__11515" port: "out" }
	terminal	{ cell: "LUT__11516" port: "in[2]" }
	terminal	{ cell: "LUT__11517" port: "in[0]" }
	terminal	{ cell: "LUT__11528" port: "in[3]" }
	terminal	{ cell: "LUT__11546" port: "in[0]" }
 }
net {
	name: "n8778"
	terminal	{ cell: "LUT__11516" port: "out" }
	terminal	{ cell: "LUT__11531" port: "in[1]" }
 }
net {
	name: "n8779"
	terminal	{ cell: "LUT__11517" port: "out" }
	terminal	{ cell: "LUT__11518" port: "in[0]" }
	terminal	{ cell: "LUT__11525" port: "in[0]" }
	terminal	{ cell: "LUT__11547" port: "in[0]" }
	terminal	{ cell: "LUT__11548" port: "in[0]" }
 }
net {
	name: "n8780"
	terminal	{ cell: "LUT__11518" port: "out" }
	terminal	{ cell: "LUT__11524" port: "in[2]" }
 }
net {
	name: "n8781"
	terminal	{ cell: "LUT__11519" port: "out" }
	terminal	{ cell: "LUT__11520" port: "in[2]" }
	terminal	{ cell: "LUT__11530" port: "in[0]" }
 }
net {
	name: "n8782"
	terminal	{ cell: "LUT__11520" port: "out" }
	terminal	{ cell: "LUT__11524" port: "in[0]" }
 }
net {
	name: "n8783"
	terminal	{ cell: "LUT__11521" port: "out" }
	terminal	{ cell: "LUT__11522" port: "in[1]" }
 }
net {
	name: "n8784"
	terminal	{ cell: "LUT__11522" port: "out" }
	terminal	{ cell: "LUT__11524" port: "in[1]" }
	terminal	{ cell: "LUT__11526" port: "in[1]" }
 }
net {
	name: "n8785"
	terminal	{ cell: "LUT__11523" port: "out" }
	terminal	{ cell: "LUT__11524" port: "in[3]" }
 }
net {
	name: "n8786"
	terminal	{ cell: "LUT__11524" port: "out" }
	terminal	{ cell: "LUT__11531" port: "in[0]" }
 }
net {
	name: "n8787"
	terminal	{ cell: "LUT__11525" port: "out" }
	terminal	{ cell: "LUT__11526" port: "in[2]" }
 }
net {
	name: "n8788"
	terminal	{ cell: "LUT__11526" port: "out" }
	terminal	{ cell: "LUT__11529" port: "in[1]" }
 }
net {
	name: "n8789"
	terminal	{ cell: "LUT__11527" port: "out" }
	terminal	{ cell: "LUT__11528" port: "in[0]" }
 }
net {
	name: "n8790"
	terminal	{ cell: "LUT__11528" port: "out" }
	terminal	{ cell: "LUT__11529" port: "in[0]" }
 }
net {
	name: "n8791"
	terminal	{ cell: "LUT__11529" port: "out" }
	terminal	{ cell: "LUT__11531" port: "in[2]" }
 }
net {
	name: "n8792"
	terminal	{ cell: "LUT__11530" port: "out" }
	terminal	{ cell: "LUT__11531" port: "in[3]" }
 }
net {
	name: "n8793"
	terminal	{ cell: "LUT__11532" port: "out" }
	terminal	{ cell: "LUT__11536" port: "in[0]" }
 }
net {
	name: "n8794"
	terminal	{ cell: "LUT__11533" port: "out" }
	terminal	{ cell: "LUT__11536" port: "in[1]" }
 }
net {
	name: "n8795"
	terminal	{ cell: "LUT__11534" port: "out" }
	terminal	{ cell: "LUT__11536" port: "in[2]" }
 }
net {
	name: "n8796"
	terminal	{ cell: "LUT__11535" port: "out" }
	terminal	{ cell: "LUT__11536" port: "in[3]" }
 }
net {
	name: "n8797"
	terminal	{ cell: "LUT__11536" port: "out" }
	terminal	{ cell: "LUT__11538" port: "in[0]" }
 }
net {
	name: "n8798"
	terminal	{ cell: "LUT__11537" port: "out" }
	terminal	{ cell: "LUT__11538" port: "in[1]" }
 }
net {
	name: "n8799"
	terminal	{ cell: "LUT__11542" port: "out" }
	terminal	{ cell: "LUT__11543" port: "in[0]" }
	terminal	{ cell: "LUT__11544" port: "in[0]" }
	terminal	{ cell: "LUT__11545" port: "in[0]" }
	terminal	{ cell: "LUT__11546" port: "in[1]" }
	terminal	{ cell: "LUT__11547" port: "in[1]" }
	terminal	{ cell: "LUT__11548" port: "in[1]" }
 }
net {
	name: "n8800"
	terminal	{ cell: "LUT__11550" port: "out" }
	terminal	{ cell: "LUT__11551" port: "in[3]" }
 }
net {
	name: "n8801"
	terminal	{ cell: "LUT__11551" port: "out" }
	terminal	{ cell: "LUT__11553" port: "in[0]" }
 }
net {
	name: "n8802"
	terminal	{ cell: "LUT__11552" port: "out" }
	terminal	{ cell: "LUT__11553" port: "in[1]" }
 }
net {
	name: "n8803"
	terminal	{ cell: "LUT__11555" port: "out" }
	terminal	{ cell: "LUT__11556" port: "in[3]" }
 }
net {
	name: "n8804"
	terminal	{ cell: "LUT__11556" port: "out" }
	terminal	{ cell: "LUT__11557" port: "in[0]" }
 }
net {
	name: "n8805"
	terminal	{ cell: "LUT__11557" port: "out" }
	terminal	{ cell: "LUT__11559" port: "in[0]" }
	terminal	{ cell: "LUT__11562" port: "in[1]" }
	terminal	{ cell: "LUT__11576" port: "in[1]" }
 }
net {
	name: "n8806"
	terminal	{ cell: "LUT__11558" port: "out" }
	terminal	{ cell: "LUT__11559" port: "in[1]" }
	terminal	{ cell: "LUT__11562" port: "in[2]" }
 }
net {
	name: "n8807"
	terminal	{ cell: "LUT__11559" port: "out" }
	terminal	{ cell: "LUT__11561" port: "in[0]" }
	terminal	{ cell: "LUT__11567" port: "in[0]" }
 }
net {
	name: "n8808"
	terminal	{ cell: "LUT__11560" port: "out" }
	terminal	{ cell: "LUT__11561" port: "in[1]" }
	terminal	{ cell: "LUT__11566" port: "in[3]" }
	terminal	{ cell: "LUT__11569" port: "in[1]" }
 }
net {
	name: "n8809"
	terminal	{ cell: "LUT__11563" port: "out" }
	terminal	{ cell: "LUT__11564" port: "in[0]" }
	terminal	{ cell: "LUT__11770" port: "in[0]" }
	terminal	{ cell: "LUT__11771" port: "in[0]" }
	terminal	{ cell: "LUT__11772" port: "in[0]" }
 }
net {
	name: "n8810"
	terminal	{ cell: "LUT__11564" port: "out" }
	terminal	{ cell: "LUT__11565" port: "in[1]" }
	terminal	{ cell: "LUT__11773" port: "in[0]" }
 }
net {
	name: "n8811"
	terminal	{ cell: "LUT__11565" port: "out" }
	terminal	{ cell: "LUT__11566" port: "in[0]" }
 }
net {
	name: "n8812"
	terminal	{ cell: "LUT__11575" port: "out" }
	terminal	{ cell: "LUT__11576" port: "in[2]" }
 }
net {
	name: "n8813"
	terminal	{ cell: "LUT__11578" port: "out" }
	terminal	{ cell: "LUT__11580" port: "in[0]" }
	terminal	{ cell: "LUT__11586" port: "in[0]" }
	terminal	{ cell: "LUT__11587" port: "in[1]" }
	terminal	{ cell: "LUT__11589" port: "in[0]" }
	terminal	{ cell: "LUT__11593" port: "in[2]" }
	terminal	{ cell: "LUT__11595" port: "in[0]" }
	terminal	{ cell: "LUT__11601" port: "in[2]" }
	terminal	{ cell: "LUT__11603" port: "in[2]" }
	terminal	{ cell: "LUT__11605" port: "in[1]" }
	terminal	{ cell: "LUT__11607" port: "in[0]" }
	terminal	{ cell: "LUT__11610" port: "in[0]" }
	terminal	{ cell: "LUT__11616" port: "in[2]" }
	terminal	{ cell: "LUT__11626" port: "in[1]" }
	terminal	{ cell: "LUT__11632" port: "in[2]" }
	terminal	{ cell: "LUT__11633" port: "in[0]" }
	terminal	{ cell: "LUT__11645" port: "in[0]" }
	terminal	{ cell: "LUT__11649" port: "in[3]" }
	terminal	{ cell: "LUT__11720" port: "in[0]" }
	terminal	{ cell: "LUT__11722" port: "in[1]" }
	terminal	{ cell: "LUT__11723" port: "in[1]" }
	terminal	{ cell: "LUT__11724" port: "in[1]" }
	terminal	{ cell: "LUT__11727" port: "in[0]" }
	terminal	{ cell: "LUT__11729" port: "in[1]" }
	terminal	{ cell: "LUT__11731" port: "in[0]" }
 }
net {
	name: "n8814"
	terminal	{ cell: "LUT__11579" port: "out" }
	terminal	{ cell: "LUT__11580" port: "in[1]" }
	terminal	{ cell: "LUT__11607" port: "in[1]" }
	terminal	{ cell: "LUT__11616" port: "in[1]" }
	terminal	{ cell: "LUT__11618" port: "in[1]" }
 }
net {
	name: "n8815"
	terminal	{ cell: "LUT__11580" port: "out" }
	terminal	{ cell: "LUT__11582" port: "in[0]" }
 }
net {
	name: "n8816"
	terminal	{ cell: "LUT__11581" port: "out" }
	terminal	{ cell: "LUT__11582" port: "in[3]" }
	terminal	{ cell: "LUT__11584" port: "in[0]" }
	terminal	{ cell: "LUT__11588" port: "in[3]" }
	terminal	{ cell: "LUT__11602" port: "in[3]" }
	terminal	{ cell: "LUT__11608" port: "in[1]" }
	terminal	{ cell: "LUT__11613" port: "in[1]" }
	terminal	{ cell: "LUT__11643" port: "in[1]" }
	terminal	{ cell: "LUT__11645" port: "in[2]" }
	terminal	{ cell: "LUT__11652" port: "in[0]" }
	terminal	{ cell: "LUT__11731" port: "in[2]" }
 }
net {
	name: "n8817"
	terminal	{ cell: "LUT__11582" port: "out" }
	terminal	{ cell: "LUT__11583" port: "in[1]" }
	terminal	{ cell: "LUT__11653" port: "in[2]" }
	terminal	{ cell: "LUT__11654" port: "in[3]" }
	terminal	{ cell: "LUT__11656" port: "in[1]" }
	terminal	{ cell: "LUT__11658" port: "in[2]" }
	terminal	{ cell: "LUT__11659" port: "in[3]" }
	terminal	{ cell: "LUT__11661" port: "in[2]" }
	terminal	{ cell: "LUT__11663" port: "in[2]" }
 }
net {
	name: "n8818"
	terminal	{ cell: "LUT__11584" port: "out" }
	terminal	{ cell: "LUT__11585" port: "in[1]" }
	terminal	{ cell: "LUT__11676" port: "in[2]" }
	terminal	{ cell: "LUT__11677" port: "in[3]" }
 }
net {
	name: "n8819"
	terminal	{ cell: "LUT__11586" port: "out" }
	terminal	{ cell: "LUT__11588" port: "in[0]" }
	terminal	{ cell: "LUT__11685" port: "in[1]" }
	terminal	{ cell: "LUT__11686" port: "in[3]" }
	terminal	{ cell: "LUT__11696" port: "in[3]" }
	terminal	{ cell: "LUT__11701" port: "in[3]" }
	terminal	{ cell: "LUT__11706" port: "in[3]" }
 }
net {
	name: "n8820"
	terminal	{ cell: "LUT__11587" port: "out" }
	terminal	{ cell: "LUT__11588" port: "in[1]" }
	terminal	{ cell: "LUT__11618" port: "in[0]" }
 }
net {
	name: "n8821"
	terminal	{ cell: "LUT__11589" port: "out" }
	terminal	{ cell: "LUT__11591" port: "in[2]" }
	terminal	{ cell: "LUT__11595" port: "in[2]" }
	terminal	{ cell: "LUT__11620" port: "in[0]" }
	terminal	{ cell: "LUT__11641" port: "in[0]" }
	terminal	{ cell: "LUT__11732" port: "in[0]" }
 }
net {
	name: "n8822"
	terminal	{ cell: "LUT__11590" port: "out" }
	terminal	{ cell: "LUT__11591" port: "in[3]" }
	terminal	{ cell: "LUT__11628" port: "in[1]" }
	terminal	{ cell: "LUT__11732" port: "in[2]" }
 }
net {
	name: "n8823"
	terminal	{ cell: "LUT__11591" port: "out" }
	terminal	{ cell: "LUT__11598" port: "in[2]" }
 }
net {
	name: "n8824"
	terminal	{ cell: "LUT__11592" port: "out" }
	terminal	{ cell: "LUT__11598" port: "in[1]" }
 }
net {
	name: "n8825"
	terminal	{ cell: "LUT__11593" port: "out" }
	terminal	{ cell: "LUT__11597" port: "in[2]" }
 }
net {
	name: "n8826"
	terminal	{ cell: "LUT__11594" port: "out" }
	terminal	{ cell: "LUT__11595" port: "in[1]" }
	terminal	{ cell: "LUT__11613" port: "in[0]" }
	terminal	{ cell: "LUT__11627" port: "in[0]" }
	terminal	{ cell: "LUT__11720" port: "in[1]" }
	terminal	{ cell: "LUT__11725" port: "in[0]" }
 }
net {
	name: "n8827"
	terminal	{ cell: "LUT__11595" port: "out" }
	terminal	{ cell: "LUT__11597" port: "in[1]" }
	terminal	{ cell: "LUT__11639" port: "in[0]" }
	terminal	{ cell: "LUT__11642" port: "in[0]" }
	terminal	{ cell: "LUT__11727" port: "in[3]" }
 }
net {
	name: "n8828"
	terminal	{ cell: "LUT__11596" port: "out" }
	terminal	{ cell: "LUT__11597" port: "in[0]" }
	terminal	{ cell: "LUT__11625" port: "in[1]" }
	terminal	{ cell: "LUT__11632" port: "in[0]" }
	terminal	{ cell: "LUT__11639" port: "in[1]" }
	terminal	{ cell: "LUT__11723" port: "in[0]" }
	terminal	{ cell: "LUT__11730" port: "in[0]" }
 }
net {
	name: "n8829"
	terminal	{ cell: "LUT__11597" port: "out" }
	terminal	{ cell: "LUT__11598" port: "in[0]" }
	terminal	{ cell: "LUT__11600" port: "in[1]" }
 }
net {
	name: "n8830"
	terminal	{ cell: "LUT__11598" port: "out" }
	terminal	{ cell: "LUT__11606" port: "in[0]" }
 }
net {
	name: "n8831"
	terminal	{ cell: "LUT__11599" port: "out" }
	terminal	{ cell: "LUT__11600" port: "in[0]" }
	terminal	{ cell: "LUT__11634" port: "in[1]" }
	terminal	{ cell: "LUT__11639" port: "in[3]" }
	terminal	{ cell: "LUT__11722" port: "in[2]" }
	terminal	{ cell: "LUT__11727" port: "in[2]" }
 }
net {
	name: "n8832"
	terminal	{ cell: "LUT__11600" port: "out" }
	terminal	{ cell: "LUT__11602" port: "in[2]" }
 }
net {
	name: "n8833"
	terminal	{ cell: "LUT__11601" port: "out" }
	terminal	{ cell: "LUT__11602" port: "in[0]" }
 }
net {
	name: "n8834"
	terminal	{ cell: "LUT__11602" port: "out" }
	terminal	{ cell: "LUT__11606" port: "in[3]" }
 }
net {
	name: "n8835"
	terminal	{ cell: "LUT__11603" port: "out" }
	terminal	{ cell: "LUT__11604" port: "in[0]" }
 }
net {
	name: "n8836"
	terminal	{ cell: "LUT__11604" port: "out" }
	terminal	{ cell: "LUT__11605" port: "in[0]" }
	terminal	{ cell: "LUT__11644" port: "in[3]" }
 }
net {
	name: "n8837"
	terminal	{ cell: "LUT__11605" port: "out" }
	terminal	{ cell: "LUT__11606" port: "in[2]" }
 }
net {
	name: "n8838"
	terminal	{ cell: "LUT__11607" port: "out" }
	terminal	{ cell: "LUT__11611" port: "in[1]" }
	terminal	{ cell: "LUT__11728" port: "in[0]" }
 }
net {
	name: "n8839"
	terminal	{ cell: "LUT__11608" port: "out" }
	terminal	{ cell: "LUT__11611" port: "in[2]" }
	terminal	{ cell: "LUT__11612" port: "in[3]" }
	terminal	{ cell: "LUT__11616" port: "in[3]" }
 }
net {
	name: "n8840"
	terminal	{ cell: "LUT__11609" port: "out" }
	terminal	{ cell: "LUT__11610" port: "in[3]" }
	terminal	{ cell: "LUT__11730" port: "in[3]" }
 }
net {
	name: "n8841"
	terminal	{ cell: "LUT__11610" port: "out" }
	terminal	{ cell: "LUT__11611" port: "in[3]" }
	terminal	{ cell: "LUT__11647" port: "in[1]" }
 }
net {
	name: "n8842"
	terminal	{ cell: "LUT__11611" port: "out" }
	terminal	{ cell: "LUT__11612" port: "in[0]" }
	terminal	{ cell: "LUT__11732" port: "in[3]" }
 }
net {
	name: "n8843"
	terminal	{ cell: "LUT__11613" port: "out" }
	terminal	{ cell: "LUT__11615" port: "in[1]" }
 }
net {
	name: "n8844"
	terminal	{ cell: "LUT__11614" port: "out" }
	terminal	{ cell: "LUT__11615" port: "in[0]" }
 }
net {
	name: "n8845"
	terminal	{ cell: "LUT__11618" port: "out" }
	terminal	{ cell: "LUT__11619" port: "in[0]" }
 }
net {
	name: "n8846"
	terminal	{ cell: "LUT__11619" port: "out" }
	terminal	{ cell: "LUT__11621" port: "in[0]" }
 }
net {
	name: "n8847"
	terminal	{ cell: "LUT__11620" port: "out" }
	terminal	{ cell: "LUT__11621" port: "in[1]" }
 }
net {
	name: "n8848"
	terminal	{ cell: "LUT__11622" port: "out" }
	terminal	{ cell: "LUT__11631" port: "in[2]" }
	terminal	{ cell: "LUT__11689" port: "in[2]" }
	terminal	{ cell: "LUT__11692" port: "in[2]" }
	terminal	{ cell: "LUT__11694" port: "in[2]" }
	terminal	{ cell: "LUT__11699" port: "in[2]" }
	terminal	{ cell: "LUT__11704" port: "in[2]" }
	terminal	{ cell: "LUT__11709" port: "in[2]" }
	terminal	{ cell: "LUT__11711" port: "in[2]" }
 }
net {
	name: "n8849"
	terminal	{ cell: "LUT__11623" port: "out" }
	terminal	{ cell: "LUT__11624" port: "in[1]" }
	terminal	{ cell: "LUT__11648" port: "in[2]" }
 }
net {
	name: "n8850"
	terminal	{ cell: "LUT__11624" port: "out" }
	terminal	{ cell: "LUT__11630" port: "in[2]" }
	terminal	{ cell: "LUT__11689" port: "in[1]" }
	terminal	{ cell: "LUT__11691" port: "in[3]" }
	terminal	{ cell: "LUT__11699" port: "in[1]" }
	terminal	{ cell: "LUT__11704" port: "in[1]" }
	terminal	{ cell: "LUT__11709" port: "in[1]" }
 }
net {
	name: "n8851"
	terminal	{ cell: "LUT__11625" port: "out" }
	terminal	{ cell: "LUT__11626" port: "in[0]" }
	terminal	{ cell: "LUT__11724" port: "in[0]" }
	terminal	{ cell: "LUT__11729" port: "in[0]" }
 }
net {
	name: "n8852"
	terminal	{ cell: "LUT__11626" port: "out" }
	terminal	{ cell: "LUT__11630" port: "in[3]" }
	terminal	{ cell: "LUT__11688" port: "in[2]" }
	terminal	{ cell: "LUT__11691" port: "in[2]" }
	terminal	{ cell: "LUT__11698" port: "in[2]" }
	terminal	{ cell: "LUT__11703" port: "in[2]" }
	terminal	{ cell: "LUT__11708" port: "in[2]" }
 }
net {
	name: "n8853"
	terminal	{ cell: "LUT__11627" port: "out" }
	terminal	{ cell: "LUT__11628" port: "in[0]" }
 }
net {
	name: "n8854"
	terminal	{ cell: "LUT__11628" port: "out" }
	terminal	{ cell: "LUT__11630" port: "in[0]" }
	terminal	{ cell: "LUT__11685" port: "in[0]" }
	terminal	{ cell: "LUT__11686" port: "in[0]" }
	terminal	{ cell: "LUT__11696" port: "in[0]" }
	terminal	{ cell: "LUT__11701" port: "in[0]" }
	terminal	{ cell: "LUT__11706" port: "in[0]" }
 }
net {
	name: "n8855"
	terminal	{ cell: "LUT__11629" port: "out" }
	terminal	{ cell: "LUT__11630" port: "in[1]" }
	terminal	{ cell: "LUT__11652" port: "in[1]" }
	terminal	{ cell: "LUT__11687" port: "in[3]" }
	terminal	{ cell: "LUT__11691" port: "in[1]" }
	terminal	{ cell: "LUT__11697" port: "in[3]" }
	terminal	{ cell: "LUT__11702" port: "in[3]" }
	terminal	{ cell: "LUT__11707" port: "in[3]" }
 }
net {
	name: "n8856"
	terminal	{ cell: "LUT__11630" port: "out" }
	terminal	{ cell: "LUT__11631" port: "in[0]" }
	terminal	{ cell: "LUT__11692" port: "in[0]" }
	terminal	{ cell: "LUT__11694" port: "in[0]" }
	terminal	{ cell: "LUT__11711" port: "in[0]" }
 }
net {
	name: "n8857"
	terminal	{ cell: "LUT__11632" port: "out" }
	terminal	{ cell: "LUT__11634" port: "in[0]" }
 }
net {
	name: "n8858"
	terminal	{ cell: "LUT__11633" port: "out" }
	terminal	{ cell: "LUT__11634" port: "in[2]" }
	terminal	{ cell: "LUT__11728" port: "in[1]" }
 }
net {
	name: "n8861"
	terminal	{ cell: "LUT__11639" port: "out" }
	terminal	{ cell: "LUT__11646" port: "in[1]" }
 }
net {
	name: "n8862"
	terminal	{ cell: "LUT__11640" port: "out" }
	terminal	{ cell: "LUT__11642" port: "in[1]" }
 }
net {
	name: "n8863"
	terminal	{ cell: "LUT__11641" port: "out" }
	terminal	{ cell: "LUT__11642" port: "in[2]" }
 }
net {
	name: "n8864"
	terminal	{ cell: "LUT__11642" port: "out" }
	terminal	{ cell: "LUT__11644" port: "in[0]" }
 }
net {
	name: "n8865"
	terminal	{ cell: "LUT__11643" port: "out" }
	terminal	{ cell: "LUT__11644" port: "in[2]" }
	terminal	{ cell: "LUT__11721" port: "in[2]" }
 }
net {
	name: "n8866"
	terminal	{ cell: "LUT__11644" port: "out" }
	terminal	{ cell: "LUT__11646" port: "in[0]" }
 }
net {
	name: "n8867"
	terminal	{ cell: "LUT__11645" port: "out" }
	terminal	{ cell: "LUT__11646" port: "in[2]" }
 }
net {
	name: "n8868"
	terminal	{ cell: "LUT__11649" port: "out" }
	terminal	{ cell: "LUT__11651" port: "in[0]" }
 }
net {
	name: "n8869"
	terminal	{ cell: "LUT__11650" port: "out" }
	terminal	{ cell: "LUT__11651" port: "in[1]" }
 }
net {
	name: "n8870"
	terminal	{ cell: "LUT__11655" port: "out" }
	terminal	{ cell: "LUT__11656" port: "in[0]" }
 }
net {
	name: "n8871"
	terminal	{ cell: "LUT__11657" port: "out" }
	terminal	{ cell: "LUT__11658" port: "in[0]" }
	terminal	{ cell: "LUT__11659" port: "in[0]" }
	terminal	{ cell: "LUT__11660" port: "in[0]" }
 }
net {
	name: "n8872"
	terminal	{ cell: "LUT__11660" port: "out" }
	terminal	{ cell: "LUT__11661" port: "in[0]" }
	terminal	{ cell: "LUT__11662" port: "in[0]" }
 }
net {
	name: "n8873"
	terminal	{ cell: "LUT__11662" port: "out" }
	terminal	{ cell: "LUT__11663" port: "in[0]" }
 }
net {
	name: "n8878"
	terminal	{ cell: "LUT__11685" port: "out" }
	terminal	{ cell: "LUT__11687" port: "in[1]" }
	terminal	{ cell: "LUT__11691" port: "in[0]" }
	terminal	{ cell: "LUT__11697" port: "in[1]" }
	terminal	{ cell: "LUT__11702" port: "in[1]" }
	terminal	{ cell: "LUT__11707" port: "in[1]" }
 }
net {
	name: "n8879"
	terminal	{ cell: "LUT__11686" port: "out" }
	terminal	{ cell: "LUT__11687" port: "in[2]" }
 }
net {
	name: "n8880"
	terminal	{ cell: "LUT__11687" port: "out" }
	terminal	{ cell: "LUT__11690" port: "in[0]" }
 }
net {
	name: "n8881"
	terminal	{ cell: "LUT__11688" port: "out" }
	terminal	{ cell: "LUT__11689" port: "in[0]" }
 }
net {
	name: "n8882"
	terminal	{ cell: "LUT__11689" port: "out" }
	terminal	{ cell: "LUT__11690" port: "in[1]" }
 }
net {
	name: "n8883"
	terminal	{ cell: "LUT__11691" port: "out" }
	terminal	{ cell: "LUT__11693" port: "in[0]" }
	terminal	{ cell: "LUT__11695" port: "in[0]" }
	terminal	{ cell: "LUT__11712" port: "in[0]" }
 }
net {
	name: "n8884"
	terminal	{ cell: "LUT__11692" port: "out" }
	terminal	{ cell: "LUT__11693" port: "in[2]" }
 }
net {
	name: "n8885"
	terminal	{ cell: "LUT__11694" port: "out" }
	terminal	{ cell: "LUT__11695" port: "in[2]" }
 }
net {
	name: "n8886"
	terminal	{ cell: "LUT__11696" port: "out" }
	terminal	{ cell: "LUT__11697" port: "in[2]" }
 }
net {
	name: "n8887"
	terminal	{ cell: "LUT__11697" port: "out" }
	terminal	{ cell: "LUT__11700" port: "in[0]" }
 }
net {
	name: "n8888"
	terminal	{ cell: "LUT__11698" port: "out" }
	terminal	{ cell: "LUT__11699" port: "in[0]" }
 }
net {
	name: "n8889"
	terminal	{ cell: "LUT__11699" port: "out" }
	terminal	{ cell: "LUT__11700" port: "in[1]" }
 }
net {
	name: "n8890"
	terminal	{ cell: "LUT__11701" port: "out" }
	terminal	{ cell: "LUT__11702" port: "in[2]" }
 }
net {
	name: "n8891"
	terminal	{ cell: "LUT__11702" port: "out" }
	terminal	{ cell: "LUT__11705" port: "in[0]" }
 }
net {
	name: "n8892"
	terminal	{ cell: "LUT__11703" port: "out" }
	terminal	{ cell: "LUT__11704" port: "in[0]" }
 }
net {
	name: "n8893"
	terminal	{ cell: "LUT__11704" port: "out" }
	terminal	{ cell: "LUT__11705" port: "in[1]" }
 }
net {
	name: "n8894"
	terminal	{ cell: "LUT__11706" port: "out" }
	terminal	{ cell: "LUT__11707" port: "in[2]" }
 }
net {
	name: "n8895"
	terminal	{ cell: "LUT__11707" port: "out" }
	terminal	{ cell: "LUT__11710" port: "in[0]" }
 }
net {
	name: "n8896"
	terminal	{ cell: "LUT__11708" port: "out" }
	terminal	{ cell: "LUT__11709" port: "in[0]" }
 }
net {
	name: "n8897"
	terminal	{ cell: "LUT__11709" port: "out" }
	terminal	{ cell: "LUT__11710" port: "in[1]" }
 }
net {
	name: "n8898"
	terminal	{ cell: "LUT__11711" port: "out" }
	terminal	{ cell: "LUT__11712" port: "in[2]" }
 }
net {
	name: "n8899"
	terminal	{ cell: "LUT__11720" port: "out" }
	terminal	{ cell: "LUT__11721" port: "in[1]" }
 }
net {
	name: "n8900"
	terminal	{ cell: "LUT__11723" port: "out" }
	terminal	{ cell: "LUT__11726" port: "in[1]" }
 }
net {
	name: "n8901"
	terminal	{ cell: "LUT__11724" port: "out" }
	terminal	{ cell: "LUT__11725" port: "in[2]" }
 }
net {
	name: "n8902"
	terminal	{ cell: "LUT__11725" port: "out" }
	terminal	{ cell: "LUT__11726" port: "in[0]" }
 }
net {
	name: "n8903"
	terminal	{ cell: "LUT__11727" port: "out" }
	terminal	{ cell: "LUT__11728" port: "in[2]" }
 }
net {
	name: "n8904"
	terminal	{ cell: "LUT__11729" port: "out" }
	terminal	{ cell: "LUT__11730" port: "in[2]" }
 }
net {
	name: "n8905"
	terminal	{ cell: "LUT__11730" port: "out" }
	terminal	{ cell: "LUT__11731" port: "in[3]" }
 }
net {
	name: "n8906"
	terminal	{ cell: "LUT__11734" port: "out" }
	terminal	{ cell: "LUT__11735" port: "in[0]" }
 }
net {
	name: "n8907"
	terminal	{ cell: "LUT__11736" port: "out" }
	terminal	{ cell: "LUT__11737" port: "in[0]" }
	terminal	{ cell: "LUT__11738" port: "in[0]" }
 }
net {
	name: "n8908"
	terminal	{ cell: "LUT__11738" port: "out" }
	terminal	{ cell: "LUT__11739" port: "in[0]" }
	terminal	{ cell: "LUT__11740" port: "in[0]" }
	terminal	{ cell: "LUT__11741" port: "in[0]" }
 }
net {
	name: "n8909"
	terminal	{ cell: "LUT__11741" port: "out" }
	terminal	{ cell: "LUT__11742" port: "in[0]" }
	terminal	{ cell: "LUT__11743" port: "in[0]" }
 }
net {
	name: "n8910"
	terminal	{ cell: "LUT__11743" port: "out" }
	terminal	{ cell: "LUT__11744" port: "in[0]" }
	terminal	{ cell: "LUT__11745" port: "in[0]" }
 }
net {
	name: "n8911"
	terminal	{ cell: "LUT__11749" port: "out" }
	terminal	{ cell: "LUT__11750" port: "in[0]" }
	terminal	{ cell: "LUT__11751" port: "in[0]" }
	terminal	{ cell: "LUT__11752" port: "in[0]" }
 }
net {
	name: "n8912"
	terminal	{ cell: "LUT__11752" port: "out" }
	terminal	{ cell: "LUT__11753" port: "in[0]" }
	terminal	{ cell: "LUT__11754" port: "in[0]" }
	terminal	{ cell: "LUT__11755" port: "in[0]" }
 }
net {
	name: "n8913"
	terminal	{ cell: "LUT__11755" port: "out" }
	terminal	{ cell: "LUT__11756" port: "in[0]" }
	terminal	{ cell: "LUT__11757" port: "in[0]" }
 }
net {
	name: "n8914"
	terminal	{ cell: "LUT__11757" port: "out" }
	terminal	{ cell: "LUT__11758" port: "in[0]" }
	terminal	{ cell: "LUT__11759" port: "in[0]" }
	terminal	{ cell: "LUT__11760" port: "in[0]" }
 }
net {
	name: "n8915"
	terminal	{ cell: "LUT__11760" port: "out" }
	terminal	{ cell: "LUT__11761" port: "in[0]" }
	terminal	{ cell: "LUT__11762" port: "in[0]" }
	terminal	{ cell: "LUT__11763" port: "in[0]" }
 }
net {
	name: "n8916"
	terminal	{ cell: "LUT__11763" port: "out" }
	terminal	{ cell: "LUT__11764" port: "in[0]" }
	terminal	{ cell: "LUT__11765" port: "in[0]" }
	terminal	{ cell: "LUT__11766" port: "in[0]" }
 }
net {
	name: "n8917"
	terminal	{ cell: "LUT__11781" port: "out" }
	terminal	{ cell: "LUT__11782" port: "in[0]" }
 }
net {
	name: "n8918"
	terminal	{ cell: "LUT__11783" port: "out" }
	terminal	{ cell: "LUT__11784" port: "in[0]" }
	terminal	{ cell: "LUT__11796" port: "in[0]" }
	terminal	{ cell: "LUT__11797" port: "in[0]" }
	terminal	{ cell: "LUT__11798" port: "in[0]" }
	terminal	{ cell: "LUT__11799" port: "in[0]" }
	terminal	{ cell: "LUT__11800" port: "in[0]" }
 }
net {
	name: "n8919"
	terminal	{ cell: "LUT__11785" port: "out" }
	terminal	{ cell: "LUT__11786" port: "in[2]" }
 }
net {
	name: "n8920"
	terminal	{ cell: "LUT__11786" port: "out" }
	terminal	{ cell: "LUT__11788" port: "in[0]" }
	terminal	{ cell: "LUT__11802" port: "in[3]" }
 }
net {
	name: "n8921"
	terminal	{ cell: "LUT__11790" port: "out" }
	terminal	{ cell: "LUT__11793" port: "in[1]" }
 }
net {
	name: "n8922"
	terminal	{ cell: "LUT__11791" port: "out" }
	terminal	{ cell: "LUT__11792" port: "in[0]" }
	terminal	{ cell: "LUT__11803" port: "in[2]" }
 }
net {
	name: "n8923"
	terminal	{ cell: "LUT__11792" port: "out" }
	terminal	{ cell: "LUT__11793" port: "in[3]" }
 }
net {
	name: "n8924"
	terminal	{ cell: "LUT__11801" port: "out" }
	terminal	{ cell: "LUT__11803" port: "in[0]" }
 }
net {
	name: "n8925"
	terminal	{ cell: "LUT__11802" port: "out" }
	terminal	{ cell: "LUT__11803" port: "in[3]" }
 }
net {
	name: "n8926"
	terminal	{ cell: "LUT__11805" port: "out" }
	terminal	{ cell: "LUT__11811" port: "in[1]" }
	terminal	{ cell: "LUT__11836" port: "in[2]" }
	terminal	{ cell: "LUT__11842" port: "in[0]" }
	terminal	{ cell: "LUT__11843" port: "in[3]" }
	terminal	{ cell: "LUT__11846" port: "in[1]" }
	terminal	{ cell: "LUT__11851" port: "in[1]" }
	terminal	{ cell: "LUT__11893" port: "in[2]" }
	terminal	{ cell: "LUT__11894" port: "in[1]" }
	terminal	{ cell: "LUT__11905" port: "in[3]" }
 }
net {
	name: "n8927"
	terminal	{ cell: "LUT__11806" port: "out" }
	terminal	{ cell: "LUT__11807" port: "in[0]" }
	terminal	{ cell: "LUT__11825" port: "in[2]" }
	terminal	{ cell: "LUT__11921" port: "in[0]" }
	terminal	{ cell: "LUT__11922" port: "in[0]" }
 }
net {
	name: "n8928"
	terminal	{ cell: "LUT__11807" port: "out" }
	terminal	{ cell: "LUT__11808" port: "in[0]" }
	terminal	{ cell: "LUT__11823" port: "in[1]" }
	terminal	{ cell: "LUT__11923" port: "in[0]" }
	terminal	{ cell: "LUT__11924" port: "in[0]" }
 }
net {
	name: "n8929"
	terminal	{ cell: "LUT__11808" port: "out" }
	terminal	{ cell: "LUT__11809" port: "in[0]" }
	terminal	{ cell: "LUT__11812" port: "in[0]" }
	terminal	{ cell: "LUT__11821" port: "in[1]" }
	terminal	{ cell: "LUT__11925" port: "in[0]" }
	terminal	{ cell: "LUT__11926" port: "in[0]" }
 }
net {
	name: "n8930"
	terminal	{ cell: "LUT__11809" port: "out" }
	terminal	{ cell: "LUT__11810" port: "in[0]" }
	terminal	{ cell: "LUT__11819" port: "in[1]" }
	terminal	{ cell: "LUT__11928" port: "in[0]" }
	terminal	{ cell: "LUT__11929" port: "in[0]" }
 }
net {
	name: "n8931"
	terminal	{ cell: "LUT__11810" port: "out" }
	terminal	{ cell: "LUT__11811" port: "in[2]" }
	terminal	{ cell: "LUT__11930" port: "in[0]" }
	terminal	{ cell: "LUT__11931" port: "in[0]" }
 }
net {
	name: "n8932"
	terminal	{ cell: "LUT__11811" port: "out" }
	terminal	{ cell: "LUT__11838" port: "in[0]" }
 }
net {
	name: "n8933"
	terminal	{ cell: "LUT__11812" port: "out" }
	terminal	{ cell: "LUT__11817" port: "in[0]" }
	terminal	{ cell: "LUT__11927" port: "in[0]" }
 }
net {
	name: "n8934"
	terminal	{ cell: "LUT__11813" port: "out" }
	terminal	{ cell: "LUT__11817" port: "in[1]" }
	terminal	{ cell: "LUT__11867" port: "in[2]" }
	terminal	{ cell: "LUT__11875" port: "in[0]" }
	terminal	{ cell: "LUT__11909" port: "in[1]" }
 }
net {
	name: "n8935"
	terminal	{ cell: "LUT__11814" port: "out" }
	terminal	{ cell: "LUT__11816" port: "in[3]" }
	terminal	{ cell: "LUT__11829" port: "in[2]" }
	terminal	{ cell: "LUT__11871" port: "in[1]" }
	terminal	{ cell: "LUT__11898" port: "in[2]" }
 }
net {
	name: "n8936"
	terminal	{ cell: "LUT__11815" port: "out" }
	terminal	{ cell: "LUT__11816" port: "in[2]" }
 }
net {
	name: "n8937"
	terminal	{ cell: "LUT__11816" port: "out" }
	terminal	{ cell: "LUT__11817" port: "in[2]" }
	terminal	{ cell: "LUT__11888" port: "in[3]" }
 }
net {
	name: "n8938"
	terminal	{ cell: "LUT__11817" port: "out" }
	terminal	{ cell: "LUT__11838" port: "in[2]" }
 }
net {
	name: "n8939"
	terminal	{ cell: "LUT__11818" port: "out" }
	terminal	{ cell: "LUT__11819" port: "in[0]" }
	terminal	{ cell: "LUT__11836" port: "in[0]" }
	terminal	{ cell: "LUT__11851" port: "in[2]" }
	terminal	{ cell: "LUT__11874" port: "in[2]" }
	terminal	{ cell: "LUT__11879" port: "in[2]" }
	terminal	{ cell: "LUT__11897" port: "in[0]" }
	terminal	{ cell: "LUT__11901" port: "in[0]" }
	terminal	{ cell: "LUT__11912" port: "in[2]" }
 }
net {
	name: "n8940"
	terminal	{ cell: "LUT__11819" port: "out" }
	terminal	{ cell: "LUT__11826" port: "in[0]" }
 }
net {
	name: "n8941"
	terminal	{ cell: "LUT__11820" port: "out" }
	terminal	{ cell: "LUT__11821" port: "in[0]" }
	terminal	{ cell: "LUT__11844" port: "in[2]" }
	terminal	{ cell: "LUT__11852" port: "in[0]" }
	terminal	{ cell: "LUT__11889" port: "in[3]" }
	terminal	{ cell: "LUT__11909" port: "in[2]" }
 }
net {
	name: "n8942"
	terminal	{ cell: "LUT__11821" port: "out" }
	terminal	{ cell: "LUT__11826" port: "in[1]" }
 }
net {
	name: "n8943"
	terminal	{ cell: "LUT__11822" port: "out" }
	terminal	{ cell: "LUT__11823" port: "in[0]" }
	terminal	{ cell: "LUT__11852" port: "in[1]" }
	terminal	{ cell: "LUT__11881" port: "in[2]" }
	terminal	{ cell: "LUT__11887" port: "in[1]" }
	terminal	{ cell: "LUT__11902" port: "in[1]" }
 }
net {
	name: "n8944"
	terminal	{ cell: "LUT__11823" port: "out" }
	terminal	{ cell: "LUT__11826" port: "in[2]" }
 }
net {
	name: "n8945"
	terminal	{ cell: "LUT__11824" port: "out" }
	terminal	{ cell: "LUT__11825" port: "in[1]" }
	terminal	{ cell: "LUT__11835" port: "in[1]" }
	terminal	{ cell: "LUT__11872" port: "in[2]" }
	terminal	{ cell: "LUT__11886" port: "in[1]" }
	terminal	{ cell: "LUT__11898" port: "in[0]" }
	terminal	{ cell: "LUT__11904" port: "in[0]" }
	terminal	{ cell: "LUT__11906" port: "in[1]" }
	terminal	{ cell: "LUT__11917" port: "in[0]" }
 }
net {
	name: "n8946"
	terminal	{ cell: "LUT__11825" port: "out" }
	terminal	{ cell: "LUT__11826" port: "in[3]" }
 }
net {
	name: "n8947"
	terminal	{ cell: "LUT__11826" port: "out" }
	terminal	{ cell: "LUT__11838" port: "in[1]" }
 }
net {
	name: "n8948"
	terminal	{ cell: "LUT__11827" port: "out" }
	terminal	{ cell: "LUT__11829" port: "in[1]" }
 }
net {
	name: "n8949"
	terminal	{ cell: "LUT__11828" port: "out" }
	terminal	{ cell: "LUT__11829" port: "in[0]" }
	terminal	{ cell: "LUT__11886" port: "in[0]" }
	terminal	{ cell: "LUT__11896" port: "in[3]" }
	terminal	{ cell: "LUT__11902" port: "in[0]" }
 }
net {
	name: "n8950"
	terminal	{ cell: "LUT__11829" port: "out" }
	terminal	{ cell: "LUT__11837" port: "in[2]" }
	terminal	{ cell: "LUT__11882" port: "in[3]" }
 }
net {
	name: "n8951"
	terminal	{ cell: "LUT__11830" port: "out" }
	terminal	{ cell: "LUT__11833" port: "in[0]" }
	terminal	{ cell: "LUT__11876" port: "in[1]" }
	terminal	{ cell: "LUT__11885" port: "in[0]" }
	terminal	{ cell: "LUT__11900" port: "in[2]" }
 }
net {
	name: "n8952"
	terminal	{ cell: "LUT__11831" port: "out" }
	terminal	{ cell: "LUT__11833" port: "in[1]" }
	terminal	{ cell: "LUT__11879" port: "in[0]" }
	terminal	{ cell: "LUT__11901" port: "in[1]" }
 }
net {
	name: "n8953"
	terminal	{ cell: "LUT__11832" port: "out" }
	terminal	{ cell: "LUT__11833" port: "in[2]" }
	terminal	{ cell: "LUT__11880" port: "in[0]" }
 }
net {
	name: "n8954"
	terminal	{ cell: "LUT__11833" port: "out" }
	terminal	{ cell: "LUT__11837" port: "in[0]" }
	terminal	{ cell: "LUT__11885" port: "in[3]" }
	terminal	{ cell: "LUT__11897" port: "in[1]" }
 }
net {
	name: "n8955"
	terminal	{ cell: "LUT__11834" port: "out" }
	terminal	{ cell: "LUT__11835" port: "in[0]" }
	terminal	{ cell: "LUT__11857" port: "in[2]" }
	terminal	{ cell: "LUT__11874" port: "in[1]" }
	terminal	{ cell: "LUT__11893" port: "in[1]" }
	terminal	{ cell: "LUT__11894" port: "in[0]" }
	terminal	{ cell: "LUT__11915" port: "in[0]" }
 }
net {
	name: "n8956"
	terminal	{ cell: "LUT__11835" port: "out" }
	terminal	{ cell: "LUT__11836" port: "in[1]" }
 }
net {
	name: "n8957"
	terminal	{ cell: "LUT__11836" port: "out" }
	terminal	{ cell: "LUT__11837" port: "in[1]" }
 }
net {
	name: "n8958"
	terminal	{ cell: "LUT__11837" port: "out" }
	terminal	{ cell: "LUT__11838" port: "in[3]" }
 }
net {
	name: "n8959"
	terminal	{ cell: "LUT__11839" port: "out" }
	terminal	{ cell: "LUT__11846" port: "in[0]" }
	terminal	{ cell: "LUT__11852" port: "in[2]" }
	terminal	{ cell: "LUT__11887" port: "in[2]" }
 }
net {
	name: "n8960"
	terminal	{ cell: "LUT__11840" port: "out" }
	terminal	{ cell: "LUT__11842" port: "in[1]" }
	terminal	{ cell: "LUT__11843" port: "in[2]" }
	terminal	{ cell: "LUT__11857" port: "in[0]" }
	terminal	{ cell: "LUT__11874" port: "in[0]" }
 }
net {
	name: "n8961"
	terminal	{ cell: "LUT__11841" port: "out" }
	terminal	{ cell: "LUT__11842" port: "in[2]" }
	terminal	{ cell: "LUT__11843" port: "in[0]" }
	terminal	{ cell: "LUT__11857" port: "in[1]" }
 }
net {
	name: "n8962"
	terminal	{ cell: "LUT__11842" port: "out" }
	terminal	{ cell: "LUT__11845" port: "in[1]" }
	terminal	{ cell: "LUT__11862" port: "in[1]" }
 }
net {
	name: "n8963"
	terminal	{ cell: "LUT__11843" port: "out" }
	terminal	{ cell: "LUT__11845" port: "in[0]" }
	terminal	{ cell: "LUT__11862" port: "in[0]" }
 }
net {
	name: "n8964"
	terminal	{ cell: "LUT__11844" port: "out" }
	terminal	{ cell: "LUT__11845" port: "in[2]" }
 }
net {
	name: "n8965"
	terminal	{ cell: "LUT__11845" port: "out" }
	terminal	{ cell: "LUT__11846" port: "in[2]" }
 }
net {
	name: "n8966"
	terminal	{ cell: "LUT__11846" port: "out" }
	terminal	{ cell: "LUT__11877" port: "in[3]" }
 }
net {
	name: "n8967"
	terminal	{ cell: "LUT__11847" port: "out" }
	terminal	{ cell: "LUT__11851" port: "in[0]" }
 }
net {
	name: "n8968"
	terminal	{ cell: "LUT__11848" port: "out" }
	terminal	{ cell: "LUT__11850" port: "in[0]" }
	terminal	{ cell: "LUT__11879" port: "in[1]" }
	terminal	{ cell: "LUT__11912" port: "in[1]" }
	terminal	{ cell: "LUT__11948" port: "in[1]" }
	terminal	{ cell: "LUT__11949" port: "in[0]" }
 }
net {
	name: "n8969"
	terminal	{ cell: "LUT__11849" port: "out" }
	terminal	{ cell: "LUT__11850" port: "in[1]" }
	terminal	{ cell: "LUT__11854" port: "in[2]" }
	terminal	{ cell: "LUT__11861" port: "in[1]" }
	terminal	{ cell: "LUT__11866" port: "in[1]" }
	terminal	{ cell: "LUT__11870" port: "in[2]" }
	terminal	{ cell: "LUT__11879" port: "in[3]" }
 }
net {
	name: "n8970"
	terminal	{ cell: "LUT__11850" port: "out" }
	terminal	{ cell: "LUT__11851" port: "in[3]" }
	terminal	{ cell: "LUT__11874" port: "in[3]" }
 }
net {
	name: "n8971"
	terminal	{ cell: "LUT__11851" port: "out" }
	terminal	{ cell: "LUT__11869" port: "in[0]" }
	terminal	{ cell: "LUT__11888" port: "in[0]" }
 }
net {
	name: "n8972"
	terminal	{ cell: "LUT__11852" port: "out" }
	terminal	{ cell: "LUT__11854" port: "in[1]" }
	terminal	{ cell: "LUT__11872" port: "in[1]" }
 }
net {
	name: "n8973"
	terminal	{ cell: "LUT__11853" port: "out" }
	terminal	{ cell: "LUT__11854" port: "in[0]" }
	terminal	{ cell: "LUT__11870" port: "in[1]" }
	terminal	{ cell: "LUT__11887" port: "in[0]" }
	terminal	{ cell: "LUT__11890" port: "in[0]" }
	terminal	{ cell: "LUT__11914" port: "in[1]" }
 }
net {
	name: "n8974"
	terminal	{ cell: "LUT__11854" port: "out" }
	terminal	{ cell: "LUT__11869" port: "in[2]" }
 }
net {
	name: "n8975"
	terminal	{ cell: "LUT__11855" port: "out" }
	terminal	{ cell: "LUT__11856" port: "in[0]" }
	terminal	{ cell: "LUT__11935" port: "in[1]" }
 }
net {
	name: "n8976"
	terminal	{ cell: "LUT__11856" port: "out" }
	terminal	{ cell: "LUT__11869" port: "in[1]" }
 }
net {
	name: "n8977"
	terminal	{ cell: "LUT__11857" port: "out" }
	terminal	{ cell: "LUT__11868" port: "in[0]" }
	terminal	{ cell: "LUT__11878" port: "in[2]" }
	terminal	{ cell: "LUT__11882" port: "in[2]" }
	terminal	{ cell: "LUT__11915" port: "in[1]" }
 }
net {
	name: "n8978"
	terminal	{ cell: "LUT__11858" port: "out" }
	terminal	{ cell: "LUT__11861" port: "in[0]" }
 }
net {
	name: "n8979"
	terminal	{ cell: "LUT__11859" port: "out" }
	terminal	{ cell: "LUT__11861" port: "in[2]" }
	terminal	{ cell: "LUT__11875" port: "in[1]" }
	terminal	{ cell: "LUT__11911" port: "in[1]" }
	terminal	{ cell: "LUT__11946" port: "in[1]" }
 }
net {
	name: "n8980"
	terminal	{ cell: "LUT__11860" port: "out" }
	terminal	{ cell: "LUT__11861" port: "in[3]" }
	terminal	{ cell: "LUT__11875" port: "in[2]" }
	terminal	{ cell: "LUT__11911" port: "in[3]" }
 }
net {
	name: "n8981"
	terminal	{ cell: "LUT__11861" port: "out" }
	terminal	{ cell: "LUT__11862" port: "in[2]" }
 }
net {
	name: "n8982"
	terminal	{ cell: "LUT__11862" port: "out" }
	terminal	{ cell: "LUT__11868" port: "in[1]" }
	terminal	{ cell: "LUT__11883" port: "in[2]" }
 }
net {
	name: "n8983"
	terminal	{ cell: "LUT__11863" port: "out" }
	terminal	{ cell: "LUT__11864" port: "in[0]" }
	terminal	{ cell: "LUT__11870" port: "in[0]" }
	terminal	{ cell: "LUT__11900" port: "in[1]" }
	terminal	{ cell: "LUT__11910" port: "in[2]" }
 }
net {
	name: "n8984"
	terminal	{ cell: "LUT__11864" port: "out" }
	terminal	{ cell: "LUT__11867" port: "in[0]" }
 }
net {
	name: "n8985"
	terminal	{ cell: "LUT__11865" port: "out" }
	terminal	{ cell: "LUT__11866" port: "in[0]" }
	terminal	{ cell: "LUT__11944" port: "in[0]" }
 }
net {
	name: "n8986"
	terminal	{ cell: "LUT__11866" port: "out" }
	terminal	{ cell: "LUT__11867" port: "in[1]" }
	terminal	{ cell: "LUT__11876" port: "in[3]" }
	terminal	{ cell: "LUT__11878" port: "in[0]" }
 }
net {
	name: "n8987"
	terminal	{ cell: "LUT__11867" port: "out" }
	terminal	{ cell: "LUT__11868" port: "in[2]" }
	terminal	{ cell: "LUT__11883" port: "in[3]" }
 }
net {
	name: "n8988"
	terminal	{ cell: "LUT__11868" port: "out" }
	terminal	{ cell: "LUT__11869" port: "in[3]" }
 }
net {
	name: "n8989"
	terminal	{ cell: "LUT__11869" port: "out" }
	terminal	{ cell: "LUT__11877" port: "in[2]" }
 }
net {
	name: "n8990"
	terminal	{ cell: "LUT__11870" port: "out" }
	terminal	{ cell: "LUT__11872" port: "in[0]" }
 }
net {
	name: "n8991"
	terminal	{ cell: "LUT__11871" port: "out" }
	terminal	{ cell: "LUT__11872" port: "in[3]" }
 }
net {
	name: "n8992"
	terminal	{ cell: "LUT__11872" port: "out" }
	terminal	{ cell: "LUT__11873" port: "in[2]" }
 }
net {
	name: "n8993"
	terminal	{ cell: "LUT__11873" port: "out" }
	terminal	{ cell: "LUT__11877" port: "in[0]" }
 }
net {
	name: "n8994"
	terminal	{ cell: "LUT__11874" port: "out" }
	terminal	{ cell: "LUT__11876" port: "in[2]" }
 }
net {
	name: "n8995"
	terminal	{ cell: "LUT__11875" port: "out" }
	terminal	{ cell: "LUT__11876" port: "in[0]" }
	terminal	{ cell: "LUT__11878" port: "in[1]" }
 }
net {
	name: "n8996"
	terminal	{ cell: "LUT__11876" port: "out" }
	terminal	{ cell: "LUT__11877" port: "in[1]" }
 }
net {
	name: "n8997"
	terminal	{ cell: "LUT__11877" port: "out" }
	terminal	{ cell: "LUT__11918" port: "in[0]" }
 }
net {
	name: "n8998"
	terminal	{ cell: "LUT__11878" port: "out" }
	terminal	{ cell: "LUT__11899" port: "in[1]" }
 }
net {
	name: "n8999"
	terminal	{ cell: "LUT__11879" port: "out" }
	terminal	{ cell: "LUT__11883" port: "in[0]" }
 }
net {
	name: "n9000"
	terminal	{ cell: "LUT__11880" port: "out" }
	terminal	{ cell: "LUT__11882" port: "in[0]" }
 }
net {
	name: "n9001"
	terminal	{ cell: "LUT__11881" port: "out" }
	terminal	{ cell: "LUT__11882" port: "in[1]" }
 }
net {
	name: "n9002"
	terminal	{ cell: "LUT__11882" port: "out" }
	terminal	{ cell: "LUT__11883" port: "in[1]" }
 }
net {
	name: "n9003"
	terminal	{ cell: "LUT__11883" port: "out" }
	terminal	{ cell: "LUT__11899" port: "in[0]" }
 }
net {
	name: "n9004"
	terminal	{ cell: "LUT__11884" port: "out" }
	terminal	{ cell: "LUT__11885" port: "in[1]" }
 }
net {
	name: "n9005"
	terminal	{ cell: "LUT__11885" port: "out" }
	terminal	{ cell: "LUT__11892" port: "in[2]" }
 }
net {
	name: "n9006"
	terminal	{ cell: "LUT__11886" port: "out" }
	terminal	{ cell: "LUT__11888" port: "in[2]" }
 }
net {
	name: "n9007"
	terminal	{ cell: "LUT__11887" port: "out" }
	terminal	{ cell: "LUT__11888" port: "in[1]" }
 }
net {
	name: "n9008"
	terminal	{ cell: "LUT__11888" port: "out" }
	terminal	{ cell: "LUT__11892" port: "in[3]" }
 }
net {
	name: "n9009"
	terminal	{ cell: "LUT__11889" port: "out" }
	terminal	{ cell: "LUT__11891" port: "in[1]" }
 }
net {
	name: "n9010"
	terminal	{ cell: "LUT__11890" port: "out" }
	terminal	{ cell: "LUT__11891" port: "in[0]" }
 }
net {
	name: "n9011"
	terminal	{ cell: "LUT__11891" port: "out" }
	terminal	{ cell: "LUT__11892" port: "in[0]" }
 }
net {
	name: "n9012"
	terminal	{ cell: "LUT__11892" port: "out" }
	terminal	{ cell: "LUT__11899" port: "in[3]" }
 }
net {
	name: "n9013"
	terminal	{ cell: "LUT__11893" port: "out" }
	terminal	{ cell: "LUT__11896" port: "in[2]" }
 }
net {
	name: "n9014"
	terminal	{ cell: "LUT__11894" port: "out" }
	terminal	{ cell: "LUT__11896" port: "in[0]" }
	terminal	{ cell: "LUT__11904" port: "in[2]" }
 }
net {
	name: "n9015"
	terminal	{ cell: "LUT__11895" port: "out" }
	terminal	{ cell: "LUT__11896" port: "in[1]" }
 }
net {
	name: "n9016"
	terminal	{ cell: "LUT__11896" port: "out" }
	terminal	{ cell: "LUT__11898" port: "in[1]" }
 }
net {
	name: "n9017"
	terminal	{ cell: "LUT__11897" port: "out" }
	terminal	{ cell: "LUT__11898" port: "in[3]" }
 }
net {
	name: "n9018"
	terminal	{ cell: "LUT__11898" port: "out" }
	terminal	{ cell: "LUT__11899" port: "in[2]" }
 }
net {
	name: "n9019"
	terminal	{ cell: "LUT__11899" port: "out" }
	terminal	{ cell: "LUT__11918" port: "in[1]" }
 }
net {
	name: "n9020"
	terminal	{ cell: "LUT__11900" port: "out" }
	terminal	{ cell: "LUT__11903" port: "in[0]" }
 }
net {
	name: "n9021"
	terminal	{ cell: "LUT__11901" port: "out" }
	terminal	{ cell: "LUT__11903" port: "in[1]" }
 }
net {
	name: "n9022"
	terminal	{ cell: "LUT__11902" port: "out" }
	terminal	{ cell: "LUT__11903" port: "in[2]" }
 }
net {
	name: "n9023"
	terminal	{ cell: "LUT__11903" port: "out" }
	terminal	{ cell: "LUT__11904" port: "in[1]" }
 }
net {
	name: "n9024"
	terminal	{ cell: "LUT__11904" port: "out" }
	terminal	{ cell: "LUT__11906" port: "in[2]" }
	terminal	{ cell: "LUT__11917" port: "in[1]" }
 }
net {
	name: "n9025"
	terminal	{ cell: "LUT__11905" port: "out" }
	terminal	{ cell: "LUT__11906" port: "in[3]" }
 }
net {
	name: "n9026"
	terminal	{ cell: "LUT__11906" port: "out" }
	terminal	{ cell: "LUT__11917" port: "in[2]" }
 }
net {
	name: "n9027"
	terminal	{ cell: "LUT__11907" port: "out" }
	terminal	{ cell: "LUT__11908" port: "in[0]" }
	terminal	{ cell: "LUT__11911" port: "in[0]" }
	terminal	{ cell: "LUT__11912" port: "in[0]" }
	terminal	{ cell: "LUT__11940" port: "in[1]" }
	terminal	{ cell: "LUT__11942" port: "in[1]" }
	terminal	{ cell: "LUT__11944" port: "in[2]" }
	terminal	{ cell: "LUT__11946" port: "in[2]" }
	terminal	{ cell: "LUT__11949" port: "in[1]" }
 }
net {
	name: "n9028"
	terminal	{ cell: "LUT__11908" port: "out" }
	terminal	{ cell: "LUT__11909" port: "in[3]" }
 }
net {
	name: "n9029"
	terminal	{ cell: "LUT__11909" port: "out" }
	terminal	{ cell: "LUT__11916" port: "in[0]" }
 }
net {
	name: "n9030"
	terminal	{ cell: "LUT__11910" port: "out" }
	terminal	{ cell: "LUT__11911" port: "in[2]" }
 }
net {
	name: "n9031"
	terminal	{ cell: "LUT__11911" port: "out" }
	terminal	{ cell: "LUT__11912" port: "in[3]" }
 }
net {
	name: "n9032"
	terminal	{ cell: "LUT__11912" port: "out" }
	terminal	{ cell: "LUT__11916" port: "in[1]" }
 }
net {
	name: "n9033"
	terminal	{ cell: "LUT__11913" port: "out" }
	terminal	{ cell: "LUT__11914" port: "in[2]" }
	terminal	{ cell: "LUT__11939" port: "in[1]" }
 }
net {
	name: "n9034"
	terminal	{ cell: "LUT__11914" port: "out" }
	terminal	{ cell: "LUT__11915" port: "in[2]" }
 }
net {
	name: "n9035"
	terminal	{ cell: "LUT__11915" port: "out" }
	terminal	{ cell: "LUT__11916" port: "in[2]" }
 }
net {
	name: "n9036"
	terminal	{ cell: "LUT__11916" port: "out" }
	terminal	{ cell: "LUT__11917" port: "in[3]" }
 }
net {
	name: "n9037"
	terminal	{ cell: "LUT__11917" port: "out" }
	terminal	{ cell: "LUT__11918" port: "in[2]" }
 }
net {
	name: "n9038"
	terminal	{ cell: "LUT__11934" port: "out" }
	terminal	{ cell: "LUT__11935" port: "in[0]" }
	terminal	{ cell: "LUT__11936" port: "in[0]" }
	terminal	{ cell: "LUT__11937" port: "in[0]" }
	terminal	{ cell: "LUT__11938" port: "in[0]" }
	terminal	{ cell: "LUT__11939" port: "in[0]" }
	terminal	{ cell: "LUT__11940" port: "in[0]" }
	terminal	{ cell: "LUT__11942" port: "in[0]" }
	terminal	{ cell: "LUT__11944" port: "in[1]" }
	terminal	{ cell: "LUT__11946" port: "in[0]" }
	terminal	{ cell: "LUT__11950" port: "in[1]" }
 }
net {
	name: "n9039"
	terminal	{ cell: "LUT__11940" port: "out" }
	terminal	{ cell: "LUT__11941" port: "in[0]" }
	terminal	{ cell: "LUT__11948" port: "in[0]" }
 }
net {
	name: "n9040"
	terminal	{ cell: "LUT__11942" port: "out" }
	terminal	{ cell: "LUT__11943" port: "in[0]" }
 }
net {
	name: "n9041"
	terminal	{ cell: "LUT__11944" port: "out" }
	terminal	{ cell: "LUT__11945" port: "in[0]" }
 }
net {
	name: "n9042"
	terminal	{ cell: "LUT__11946" port: "out" }
	terminal	{ cell: "LUT__11947" port: "in[0]" }
 }
net {
	name: "n9043"
	terminal	{ cell: "LUT__11949" port: "out" }
	terminal	{ cell: "LUT__11950" port: "in[0]" }
 }
net {
	name: "n9044"
	terminal	{ cell: "LUT__11950" port: "out" }
	terminal	{ cell: "LUT__11951" port: "in[0]" }
	terminal	{ cell: "LUT__11952" port: "in[0]" }
 }
net {
	name: "n9045"
	terminal	{ cell: "LUT__11995" port: "out" }
	terminal	{ cell: "LUT__11998" port: "in[0]" }
 }
net {
	name: "n9046"
	terminal	{ cell: "LUT__11996" port: "out" }
	terminal	{ cell: "LUT__11998" port: "in[1]" }
 }
net {
	name: "n9047"
	terminal	{ cell: "LUT__11997" port: "out" }
	terminal	{ cell: "LUT__11998" port: "in[2]" }
 }
net {
	name: "n9048"
	terminal	{ cell: "LUT__11998" port: "out" }
	terminal	{ cell: "LUT__12001" port: "in[1]" }
 }
net {
	name: "n9049"
	terminal	{ cell: "LUT__11999" port: "out" }
	terminal	{ cell: "LUT__12001" port: "in[2]" }
 }
net {
	name: "n9050"
	terminal	{ cell: "LUT__12000" port: "out" }
	terminal	{ cell: "LUT__12001" port: "in[3]" }
 }
net {
	name: "n9051"
	terminal	{ cell: "LUT__12003" port: "out" }
	terminal	{ cell: "LUT__12006" port: "in[1]" }
 }
net {
	name: "n9052"
	terminal	{ cell: "LUT__12004" port: "out" }
	terminal	{ cell: "LUT__12005" port: "in[2]" }
 }
net {
	name: "n9053"
	terminal	{ cell: "LUT__12005" port: "out" }
	terminal	{ cell: "LUT__12006" port: "in[2]" }
 }
net {
	name: "n9054"
	terminal	{ cell: "LUT__12010" port: "out" }
	terminal	{ cell: "LUT__12013" port: "in[1]" }
 }
net {
	name: "n9055"
	terminal	{ cell: "LUT__12011" port: "out" }
	terminal	{ cell: "LUT__12012" port: "in[2]" }
 }
net {
	name: "n9056"
	terminal	{ cell: "LUT__12012" port: "out" }
	terminal	{ cell: "LUT__12013" port: "in[2]" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN1"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "D" }
	terminal	{ cell: "LUT__8950" port: "in[1]" }
 }
net {
	name: "iAdv7511Scl"
	terminal	{ cell: "iAdv7511Scl" port: "in" }
	terminal	{ cell: "LUT__11579" port: "in[0]" }
 }
net {
	name: "iAdv7511Sda"
	terminal	{ cell: "iAdv7511Sda" port: "in" }
	terminal	{ cell: "LUT__11586" port: "in[1]" }
	terminal	{ cell: "LUT__11592" port: "in[0]" }
	terminal	{ cell: "LUT__11594" port: "in[0]" }
	terminal	{ cell: "LUT__11596" port: "in[0]" }
	terminal	{ cell: "LUT__11601" port: "in[1]" }
	terminal	{ cell: "LUT__11614" port: "in[0]" }
	terminal	{ cell: "LUT__11640" port: "in[2]" }
	terminal	{ cell: "LUT__11643" port: "in[0]" }
	terminal	{ cell: "LUT__11649" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[3]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[5]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[6]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[7]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[8]" }
 }
net {
	name: "MipiDphyRx1_RX_VALID_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "in" }
	terminal	{ cell: "LUT__8976" port: "in[0]" }
	terminal	{ cell: "LUT__9452" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_RX_SYNC_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "D" }
	terminal	{ cell: "LUT__9468" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_VALID_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "in" }
	terminal	{ cell: "LUT__9464" port: "in[0]" }
	terminal	{ cell: "LUT__9468" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_RX_SYNC_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "D" }
	terminal	{ cell: "LUT__9452" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[13]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[14]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WCLK" }
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "out" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[1]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[2]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[3]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[5]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[6]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[7]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[8]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[0]" }
 }
net {
	name: "pll_inst2_LOCKED"
	terminal	{ cell: "pll_inst2_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__8935" port: "in[1]" }
 }
net {
	name: "iVCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iVCLK" port: "inpad" }
	terminal	{ cell: "rVRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_0_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "iVCLK~CLKOUT~2~605" port: "outpad" }
	terminal	{ cell: "iVCLK~CLKOUT~333~329" port: "outpad" }
 }
net {
	name: "pll_inst1_LOCKED"
	terminal	{ cell: "pll_inst1_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__8935" port: "in[0]" }
	terminal	{ cell: "LUT__11560" port: "in[1]" }
 }
net {
	name: "iFCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iFCLK" port: "inpad" }
	terminal	{ cell: "rFRST~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wDualFifoEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wDualFifoRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[13]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/n22~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "wVideoVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CLK" }
	terminal	{ cell: "wVideofull~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$1" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo__D$2" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
 }
net {
	name: "iPCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iPCLK" port: "inpad" }
	terminal	{ cell: "rPRST~FF" port: "CLK" }
	terminal	{ cell: "rnPRST~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wDualFifoFull[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[13]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[12]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[13]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[14]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[15]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[16]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[17]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[18]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[19]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[20]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[21]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[22]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[23]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rTmpCount[24]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].MSPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rTmpCount[12]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].MSPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].MSPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rTmpCount[12]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].MSPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[8].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[9].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[10].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[11].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[12].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[13].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[14].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[15].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[16].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[17].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[18].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[19].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[20].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[21].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[22].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[23].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[24].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[25].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[26].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[27].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[28].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[29].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[30].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[31].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[32].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[33].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[34].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[35].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[36].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[37].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[38].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[39].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[40].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[41].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[42].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[43].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[44].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[45].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[46].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[47].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[48].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[49].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[50].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[51].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[52].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[53].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[54].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[55].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[56].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[57].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[58].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[59].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[60].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[61].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[62].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$3" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[63].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$0" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF_frt_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF_frt_1" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF_frt_0" port: "CLK" }
 }
net {
	name: "iBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iBCLK" port: "inpad" }
	terminal	{ cell: "rBRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RCLK" }
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "outpad" }
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "out" }
 }
net {
	name: "iSCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iSCLK" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CLK" }
 }
net {
	name: "iPushSw[0]"
	terminal	{ cell: "iPushSw[0]" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "SR" }
	terminal	{ cell: "rPRST~FF" port: "SR" }
	terminal	{ cell: "rnPRST~FF" port: "SR" }
	terminal	{ cell: "rFRST~FF" port: "SR" }
	terminal	{ cell: "rBRST~FF" port: "SR" }
	terminal	{ cell: "rVRST~FF" port: "SR" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[1]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[2]" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN0"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "D" }
	terminal	{ cell: "LUT__8950" port: "in[0]" }
 }
net {
	name: "iCfgCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iCfgCLK" port: "inpad" }
	terminal	{ cell: "iCfgCLK~CLKOUT~1~37" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "OUT" }
	terminal	{ cell: "pt_input_flop_7" port: "CLK" }
	terminal	{ cell: "pt_input_flop_6" port: "CLK" }
	terminal	{ cell: "pt_input_flop_5" port: "CLK" }
	terminal	{ cell: "pt_input_flop_4" port: "CLK" }
	terminal	{ cell: "pt_input_flop_3" port: "CLK" }
	terminal	{ cell: "pt_input_flop_2" port: "CLK" }
	terminal	{ cell: "pt_input_flop_1" port: "CLK" }
	terminal	{ cell: "pt_input_flop_0" port: "CLK" }
	terminal	{ cell: "pt_input_flop_15" port: "CLK" }
	terminal	{ cell: "pt_input_flop_14" port: "CLK" }
	terminal	{ cell: "pt_input_flop_13" port: "CLK" }
	terminal	{ cell: "pt_input_flop_12" port: "CLK" }
	terminal	{ cell: "pt_input_flop_11" port: "CLK" }
	terminal	{ cell: "pt_input_flop_10" port: "CLK" }
	terminal	{ cell: "pt_input_flop_9" port: "CLK" }
	terminal	{ cell: "pt_input_flop_8" port: "CLK" }
	terminal	{ cell: "pt_input_flop_16" port: "CLK" }
	terminal	{ cell: "pt_input_flop_17" port: "CLK" }
	terminal	{ cell: "pt_input_flop_18" port: "CLK" }
	terminal	{ cell: "pt_input_flop_19" port: "CLK" }
	terminal	{ cell: "pt_input_flop_20" port: "CLK" }
	terminal	{ cell: "pt_input_flop_21" port: "CLK" }
	terminal	{ cell: "pt_output_flop_24" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~334_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "OUT" }
	terminal	{ cell: "pt_input_flop_23" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~335_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "OUT" }
	terminal	{ cell: "pt_input_flop_22" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~337_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "OUT" }
	terminal	{ cell: "pt_output_flop_25" port: "CLK" }
 }
net {
	name: "pt_input_flop_0_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_0" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_1_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_1" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_10_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_10" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_11_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_11" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_12_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_12" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_13_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_13" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_14_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_14" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_15_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_15" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_16_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_16" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_17_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_17" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_18_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_18" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_19_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_19" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_2_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_2" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_20_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_20" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_21_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_21" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_22_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_22" port: "Q" }
	terminal	{ cell: "iAdv7511Scl" port: "IN" }
 }
net {
	name: "pt_input_flop_23_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_23" port: "Q" }
	terminal	{ cell: "iAdv7511Sda" port: "IN" }
 }
net {
	name: "pt_input_flop_3_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_3" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_4_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_4" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_5_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_5" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_6_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_6" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_7_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_7" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_8_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_8" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_9_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_9" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "IN" }
 }
net {
	name: "MipiDphyRx1_RST0_N_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "OUT" }
	terminal	{ cell: "pt_output_flop_24" port: "D" }
 }
net {
	name: "oAdv7511SclOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SclOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_25" port: "D" }
 }
