module Clock_divider (
    input  clock_in,   // 10 MHz input clock
    output reg clock_out  // divided clock output
);
    // Adjust Divisor for the speed you want:
    // 10_000_000 / (2 * Divisor) = output frequency (Hz)
    parameter Divisor = 28'd10_000_000; // ~0.5 Hz output from 10 MHz input

    reg [27:0] counter = 28'd0;

    always @(posedge clock_in)
    begin
        if (counter >= (Divisor - 1))
            counter <= 0;
        else
            counter <= counter + 1;

        clock_out <= (counter < (Divisor >> 1)) ? 1'b0 : 1'b1;
    end
endmodule
