// Seed: 813900362
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    input wand id_11
);
  logic id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5
  );
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    if ((1)) id_13 = 1;
  end
  assign id_9 = -1;
endmodule
