Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 25 15:54:00 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file A_B_control_sets_placed.rpt
| Design       : A_B
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |              29 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------+---------------------------+------------------+----------------+--------------+
|      Clock Signal     |        Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------+---------------------------+------------------+----------------+--------------+
|  A/ctr_en_reg_i_2_n_0 |                            |                           |                1 |              1 |         1.00 |
|  A/REQ_reg_i_2_n_0    |                            |                           |                2 |              2 |         1.00 |
|  A/state_n            |                            |                           |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG        | B/ctr_en                   |                           |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG        | A/s_ACKa                   |                           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG        | A/rom_read                 |                           |                1 |              5 |         5.00 |
|  A/state_c_reg[1]     |                            |                           |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG        | B/mem/y[7]_i_1_n_0         |                           |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG        | B/TMP_sum_print[7]_i_1_n_0 |                           |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG        | B/mem_sum_0                | RST_IBUF                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG        |                            | RST_IBUF                  |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG        | BTN/deb.count[31]_i_2_n_0  | BTN/deb.count[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG        |                            |                           |               51 |            133 |         2.61 |
+-----------------------+----------------------------+---------------------------+------------------+----------------+--------------+


