#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jun 19 03:16:17 2024
# Process ID: 3006756
# Current directory: /home/ricky/asoc/final_project/fsic_fpga/vivado
# Command line: vivado -source vvd_caravel_fpga_fsic_sim.tcl -mode tcl
# Log file: /home/ricky/asoc/final_project/fsic_fpga/vivado/vivado.log
# Journal file: /home/ricky/asoc/final_project/fsic_fpga/vivado/vivado.jou
# Running On: ricky-lab, OS: Linux, CPU Frequency: 4629.756 MHz, CPU Physical cores: 14, Host memory: 33393 MB
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/ricky/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/ricky/.Xilinx/Vivado/init.tcl'
source vvd_caravel_fpga_fsic_sim.tcl
# proc checkRequiredFiles { origin_dir} {
#   set status true
#   set files [list \
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/vip/RAM128.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/vip/RAM256.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/chip_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/caravel.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/sw_fpga.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/ps_axil.v"]"\
#  "[file normalize "$origin_dir/vitis_prj/verilog_spiflash/spiflash.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/header/user_defines.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/header/defines.v"]"\
#  "[file normalize "$origin_dir/fsic_defines.v"]"\
#  "[file normalize "$origin_dir/fsic.coe"]"\
#  "[file normalize "$origin_dir/fsic_tb.sv"]"\
#  "[file normalize "$origin_dir/fsic_tb_behav.wcfg"]"\
#   ]
#   foreach ifile $files {
#     if { ![file isfile $ifile] } {
#       puts " Could not find remote file $ifile "
#       set status false
#     }
#   }
# 
#   set paths [list \
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_output_pin"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_read_romcode"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_userdma"]"]"\
#   ]
#   foreach ipath $paths {
#     if { ![file isdirectory $ipath] } {
#       puts " Could not access $ipath "
#       set status false
#     }
#   }
# 
#   return $status
# }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "vvd_caravel_fpga_sim"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "vvd_caravel_fpga_sim.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/vvd_caravel_fpga_sim"]"
# set validate_required 0
# if { $validate_required } {
#   if { [checkRequiredFiles $origin_dir] } {
#     puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
#   } else {
#     puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
#     return
#   }
# }
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg400-1
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "tul.com.tw:pynq-z2:part0:1.0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_resource_estimation" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "platform.board_id" -value "pynq-z2" -objects $obj
# set_property -name "revised_directory_structure" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "webtalk.activehdl_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.ies_export_sim" -value "10" -objects $obj
# set_property -name "webtalk.modelsim_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.questa_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.riviera_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.vcs_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.xcelium_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.xsim_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.xsim_launch_sim" -value "84" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# if { $obj != {} } {
#    set_property "ip_repo_paths" "[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"] [file normalize "$origin_dir/vitis_prj/hls_output_pin"] [file normalize "$origin_dir/vitis_prj/hls_read_romcode"] [file normalize "$origin_dir/vitis_prj/hls_userdma"]" $obj
# 
#    # Rebuild user ip_repo's index before adding any source files
#    update_ip_catalog -rebuild
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/vip/RAM128.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/vip/RAM256.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/chip_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/caravel.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/sw_fpga.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/ps_axil.v"] \
#  [file normalize "${origin_dir}/vitis_prj/verilog_spiflash/spiflash.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/header/user_defines.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/header/defines.v"] \
#  [file normalize "${origin_dir}/fsic_defines.v"] \
#  [file normalize "${origin_dir}/fsic.coe"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/header/user_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/header/defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/fsic_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "top" -value "design_1_wrapper" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/fsic_tb.sv"] \
#  [file normalize "${origin_dir}/fsic_tb_behav.wcfg"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/fsic_tb.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "0" -objects $file_obj
# set obj [get_filesets sim_1]
# set_property -name "top" -value "fsic_tb" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "verilog_define" -value "USER_PROJECT_SIDEBAND_SUPPORT=1 USE_EDGEDETECT_IP=1 pSERIALIO_WIDTH=13" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# proc cr_bd_design_1 { parentCell } {
# # The design that will be created by this Tcl proc contains the following 
# # module references:
# # caravel, ps_axil, spiflash
# 
# 
# 
#   # CHANGE DESIGN NAME HERE
#   set design_name design_1
# 
#   common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#   create_bd_design $design_name
# 
#   set bCheckIPsPassed 1
#   ##################################################################
#   # CHECK IPs
#   ##################################################################
#   set bCheckIPs 1
#   if { $bCheckIPs == 1 } {
#      set list_check_ips "\ 
#   xilinx.com:ip:smartconnect:1.0\
#   xilinx.com:ip:axi_vip:1.1\
#   xilinx.com:ip:blk_mem_gen:8.4\
#   xilinx.com:ip:clk_wiz:6.0\
#   xilinx.com:ip:proc_sys_reset:5.0\
#   xilinx.com:hls:userdma:1.0\
#   "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
#   }
# 
#   ##################################################################
#   # CHECK Modules
#   ##################################################################
#   set bCheckModules 1
#   if { $bCheckModules == 1 } {
#      set list_check_mods "\ 
#   caravel\
#   ps_axil\
#   spiflash\
#   "
# 
#    set list_mods_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
# 
#   if { $bCheckIPsPassed != 1 } {
#     common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#     return 3
#   }
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
#   set resetb_0 [ create_bd_port -dir I resetb_0 ]
#   set sys_clock [ create_bd_port -dir I -type clk -freq_hz 250000000 sys_clock ]
#   set_property -dict [ list \
#    CONFIG.PHASE {0.0} \
#  ] $sys_clock
#   set sys_reset [ create_bd_port -dir I -type rst sys_reset ]
#   set_property -dict [ list \
#    CONFIG.POLARITY {ACTIVE_LOW} \
#  ] $sys_reset
# 
#   # Create instance: axi_smc, and set properties
#   set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc
# 
#   # Create instance: axi_smc_1, and set properties
#   set axi_smc_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc_1 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc_1
# 
#   # Create instance: axi_smc_2, and set properties
#   set axi_smc_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc_2 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc_2
# 
#   # Create instance: axi_vip_0, and set properties
#   set axi_vip_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0 ]
#   set_property -dict [ list \
#    CONFIG.ADDR_WIDTH {32} \
#    CONFIG.ARUSER_WIDTH {0} \
#    CONFIG.AWUSER_WIDTH {0} \
#    CONFIG.BUSER_WIDTH {0} \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.HAS_BRESP {1} \
#    CONFIG.HAS_BURST {0} \
#    CONFIG.HAS_CACHE {0} \
#    CONFIG.HAS_LOCK {0} \
#    CONFIG.HAS_PROT {0} \
#    CONFIG.HAS_QOS {0} \
#    CONFIG.HAS_REGION {0} \
#    CONFIG.HAS_RRESP {1} \
#    CONFIG.HAS_WSTRB {1} \
#    CONFIG.ID_WIDTH {0} \
#    CONFIG.INTERFACE_MODE {MASTER} \
#    CONFIG.PROTOCOL {AXI4LITE} \
#    CONFIG.READ_WRITE_MODE {READ_WRITE} \
#    CONFIG.RUSER_BITS_PER_BYTE {0} \
#    CONFIG.RUSER_WIDTH {0} \
#    CONFIG.SUPPORTS_NARROW {0} \
#    CONFIG.WUSER_BITS_PER_BYTE {0} \
#    CONFIG.WUSER_WIDTH {0} \
#  ] $axi_vip_0
# 
#   # Create instance: axi_vip_0_axi_periph, and set properties
#   set axi_vip_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_vip_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {3} \
#  ] $axi_vip_0_axi_periph
# 
#   # Create instance: axi_vip_1, and set properties
#   set axi_vip_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_1
# 
#   # Create instance: axi_vip_2, and set properties
#   set axi_vip_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_2 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_2
# 
#   # Create instance: axi_vip_3, and set properties
#   set axi_vip_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_3 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_3
# 
#   # Create instance: blk_mem_gen_0, and set properties
#   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
#   set_property -dict [ list \
#    CONFIG.Byte_Size {8} \
# CONFIG.Coe_File {/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic.coe} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_A {Use_ENA_Pin} \
#    CONFIG.Enable_B {Always_Enabled} \
#    CONFIG.Fill_Remaining_Memory_Locations {true} \
#    CONFIG.Load_Init_File {true} \
#    CONFIG.Memory_Type {Single_Port_RAM} \
#    CONFIG.Operating_Mode_A {READ_FIRST} \
#    CONFIG.Port_A_Write_Rate {50} \
#    CONFIG.Port_B_Clock {0} \
#    CONFIG.Port_B_Enable_Rate {0} \
#    CONFIG.Port_B_Write_Rate {0} \
#    CONFIG.Register_PortA_Output_of_Memory_Core {false} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Reset_Priority_A {CE} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $blk_mem_gen_0
# 
#   # Create instance: caravel_0, and set properties
#   set block_name caravel
#   set block_cell_name caravel_0
#   if { [catch {set caravel_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $caravel_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: clk_wiz_0, and set properties
#   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
#   set_property -dict [ list \
#    CONFIG.CLKIN1_JITTER_PS {40.0} \
#    CONFIG.CLKOUT1_JITTER {925.151} \
#    CONFIG.CLKOUT1_PHASE_ERROR {919.522} \
#    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} \
#    CONFIG.CLKOUT2_JITTER {761.006} \
#    CONFIG.CLKOUT2_PHASE_ERROR {919.522} \
#    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20} \
#    CONFIG.CLKOUT2_USED {true} \
#    CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
#    CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} \
#    CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#    CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} \
#    CONFIG.MMCM_CLKOUT1_DIVIDE {32} \
#    CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#    CONFIG.NUM_OUT_CLKS {2} \
#    CONFIG.RESET_PORT {resetn} \
#    CONFIG.RESET_TYPE {ACTIVE_LOW} \
#    CONFIG.USE_BOARD_FLOW {true} \
#  ] $clk_wiz_0
# 
#   # Create instance: ps_axil_0, and set properties
#   set block_name ps_axil
#   set block_cell_name ps_axil_0
#   if { [catch {set ps_axil_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $ps_axil_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   set_property -dict [ list \
#    CONFIG.FREQ_HZ {5000000} \
#  ] [get_bd_intf_pins /ps_axil_0/ladma_mm]
# 
#   # Create instance: rst_clk_wiz_0_5M, and set properties
#   set rst_clk_wiz_0_5M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_5M ]
# 
#   # Create instance: spiflash_0, and set properties
#   set block_name spiflash
#   set block_cell_name spiflash_0
#   if { [catch {set spiflash_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $spiflash_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: userdma_0, and set properties
#   set userdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:userdma:1.0 userdma_0 ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net axi_smc_1_M00_AXI [get_bd_intf_pins axi_smc_1/M00_AXI] [get_bd_intf_pins axi_vip_2/S_AXI]
#   connect_bd_intf_net -intf_net axi_smc_2_M00_AXI [get_bd_intf_pins axi_smc_2/M00_AXI] [get_bd_intf_pins axi_vip_3/S_AXI]
#   connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins axi_vip_1/S_AXI]
#   connect_bd_intf_net -intf_net axi_vip_0_M_AXI [get_bd_intf_pins axi_vip_0/M_AXI] [get_bd_intf_pins axi_vip_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M00_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M00_AXI] [get_bd_intf_pins ps_axil_0/s_axi]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M01_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M01_AXI] [get_bd_intf_pins ps_axil_0/ladma_s]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M02_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M02_AXI] [get_bd_intf_pins userdma_0/s_axi_control]
#   connect_bd_intf_net -intf_net ps_axil_0_ladma_mm [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins ps_axil_0/ladma_mm]
#   connect_bd_intf_net -intf_net ps_axil_0_updma_so [get_bd_intf_pins ps_axil_0/updma_so] [get_bd_intf_pins userdma_0/inStreamTop]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem0 [get_bd_intf_pins axi_smc_1/S00_AXI] [get_bd_intf_pins userdma_0/m_axi_gmem0]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem1 [get_bd_intf_pins axi_smc_2/S00_AXI] [get_bd_intf_pins userdma_0/m_axi_gmem1]
#   connect_bd_intf_net -intf_net userdma_0_outStreamTop [get_bd_intf_pins ps_axil_0/updma_si] [get_bd_intf_pins userdma_0/outStreamTop]
# 
#   # Create port connections
#   connect_bd_net -net blk_mem_gen_0_douta [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins spiflash_0/romcode_Dout_A]
#   connect_bd_net -net caravel_0_flash_clk [get_bd_pins caravel_0/flash_clk] [get_bd_pins spiflash_0/spiclk]
#   connect_bd_net -net caravel_0_flash_csb [get_bd_pins caravel_0/flash_csb] [get_bd_pins spiflash_0/csb]
#   connect_bd_net -net caravel_0_flash_io0 [get_bd_pins caravel_0/flash_io0] [get_bd_pins spiflash_0/io0]
#   connect_bd_net -net caravel_0_mprj_o [get_bd_pins caravel_0/mprj_o] [get_bd_pins ps_axil_0/caravel_mprj_in]
#   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins axi_smc/aclk] [get_bd_pins axi_smc_1/aclk] [get_bd_pins axi_smc_2/aclk] [get_bd_pins axi_vip_0/aclk] [get_bd_pins axi_vip_0_axi_periph/ACLK] [get_bd_pins axi_vip_0_axi_periph/M00_ACLK] [get_bd_pins axi_vip_0_axi_periph/M01_ACLK] [get_bd_pins axi_vip_0_axi_periph/M02_ACLK] [get_bd_pins axi_vip_0_axi_periph/S00_ACLK] [get_bd_pins axi_vip_1/aclk] [get_bd_pins axi_vip_2/aclk] [get_bd_pins axi_vip_3/aclk] [get_bd_pins caravel_0/clock] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_axil_0/axi_clk] [get_bd_pins ps_axil_0/axi_clk_m] [get_bd_pins ps_axil_0/axi_clk_udso] [get_bd_pins ps_axil_0/axi_clk_usdi] [get_bd_pins ps_axil_0/axis_clk] [get_bd_pins rst_clk_wiz_0_5M/slowest_sync_clk] [get_bd_pins spiflash_0/ap_clk] [get_bd_pins userdma_0/ap_clk]
#   connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ps_axil_0/is_ioclk]
#   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_5M/dcm_locked]
#   connect_bd_net -net ps_axil_0_caravel_mprj_out [get_bd_pins caravel_0/mprj_i] [get_bd_pins ps_axil_0/caravel_mprj_out]
#   connect_bd_net -net reset_rtl_1 [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins rst_clk_wiz_0_5M/ext_reset_in]
#   connect_bd_net -net resetb_0_1 [get_bd_ports resetb_0] [get_bd_pins caravel_0/resetb]
#   connect_bd_net -net rst_clk_wiz_0_5M_peripheral_aresetn [get_bd_pins axi_smc/aresetn] [get_bd_pins axi_smc_1/aresetn] [get_bd_pins axi_smc_2/aresetn] [get_bd_pins axi_vip_0/aresetn] [get_bd_pins axi_vip_0_axi_periph/ARESETN] [get_bd_pins axi_vip_0_axi_periph/M00_ARESETN] [get_bd_pins axi_vip_0_axi_periph/M01_ARESETN] [get_bd_pins axi_vip_0_axi_periph/M02_ARESETN] [get_bd_pins axi_vip_0_axi_periph/S00_ARESETN] [get_bd_pins axi_vip_1/aresetn] [get_bd_pins axi_vip_2/aresetn] [get_bd_pins axi_vip_3/aresetn] [get_bd_pins ps_axil_0/axi_reset_m_n] [get_bd_pins ps_axil_0/axi_reset_n] [get_bd_pins ps_axil_0/axi_reset_udso_n] [get_bd_pins ps_axil_0/axi_reset_usdi_n] [get_bd_pins ps_axil_0/axis_rst_n] [get_bd_pins rst_clk_wiz_0_5M/peripheral_aresetn] [get_bd_pins userdma_0/ap_rst_n]
#   connect_bd_net -net rst_clk_wiz_0_5M_peripheral_reset [get_bd_pins rst_clk_wiz_0_5M/peripheral_reset] [get_bd_pins spiflash_0/ap_rst]
#   connect_bd_net -net spiflash_0_io1 [get_bd_pins caravel_0/flash_io1] [get_bd_pins spiflash_0/io1]
#   connect_bd_net -net spiflash_0_romcode_Addr_A [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins spiflash_0/romcode_Addr_A]
#   connect_bd_net -net spiflash_0_romcode_Clk_A [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins spiflash_0/romcode_Clk_A]
#   connect_bd_net -net spiflash_0_romcode_Din_A [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins spiflash_0/romcode_Din_A]
#   connect_bd_net -net spiflash_0_romcode_EN_A [get_bd_pins blk_mem_gen_0/ena] [get_bd_pins spiflash_0/romcode_EN_A]
#   connect_bd_net -net spiflash_0_romcode_Rst_A [get_bd_pins blk_mem_gen_0/rsta] [get_bd_pins spiflash_0/romcode_Rst_A]
#   connect_bd_net -net spiflash_0_romcode_WEN_A [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins spiflash_0/romcode_WEN_A]
#   connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
# 
#   # Create address segments
#   assign_bd_address -offset 0x60000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs ps_axil_0/s_axi/reg0] -force
#   assign_bd_address -offset 0x60008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs ps_axil_0/ladma_s/reg0] -force
#   assign_bd_address -offset 0x60009000 -range 0x00001000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs userdma_0/s_axi_control/Reg] -force
#   assign_bd_address -offset 0x44A00000 -range 0x00008000 -target_address_space [get_bd_addr_spaces ps_axil_0/ladma_mm] [get_bd_addr_segs axi_vip_1/S_AXI/Reg] -force
#   assign_bd_address -offset 0x45000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem0] [get_bd_addr_segs axi_vip_2/S_AXI/Reg] -force
#   assign_bd_address -offset 0x45080000 -range 0x00080000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem1] [get_bd_addr_segs axi_vip_3/S_AXI/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
#   close_bd_design $design_name 
# }
# cr_bd_design_1 ""
INFO: [BD::TCL 103-2010] Currently there is no design <design_1> in project, so creating one...
Wrote  : </home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
  xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:axi_vip:1.1 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:hls:userdma:1.0  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
  caravel ps_axil spiflash  .
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic.coe' provided. It will be converted relative to IP Instance files '../../../../../../../fsic.coe'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'flash_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clock' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 'flash_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'flash_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_DIVCLK_DIVIDE' from '5' to '25' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '32.000' to '64.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '4.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'clk_wiz_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_si' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_so' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_mm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_s' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aa_mb_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aa_mb_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ladma_interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_mm'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_m_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_si'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_so'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_s'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_m' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udsi' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udso' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'ap_clk' has no FREQ_HZ parameter.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <spiflash_0_romcode_Addr_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clka> is being overridden by the user with net <spiflash_0_romcode_Clk_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/dina> is being overridden by the user with net <spiflash_0_romcode_Din_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <spiflash_0_romcode_EN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/rsta> is being overridden by the user with net <spiflash_0_romcode_Rst_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <spiflash_0_romcode_WEN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
Slave segment '/ps_axil_0/s_axi/reg0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_0000 [ 32K ]>.
Slave segment '/ps_axil_0/ladma_s/reg0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_8000 [ 4K ]>.
Slave segment '/userdma_0/s_axi_control/Reg' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_9000 [ 4K ]>.
Slave segment '/axi_vip_1/S_AXI/Reg' is being assigned into address space '/ps_axil_0/ladma_mm' at <0x44A0_0000 [ 32K ]>.
Slave segment '/axi_vip_2/S_AXI/Reg' is being assigned into address space '/userdma_0/Data_m_axi_gmem0' at <0x4500_0000 [ 512K ]>.
Slave segment '/axi_vip_3/S_AXI/Reg' is being assigned into address space '/userdma_0/Data_m_axi_gmem1' at <0x4508_0000 [ 512K ]>.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
INFO: [BD 5-943] Reserving offset range <0x4500_0000 [ 512K ]> from slave interface '/axi_smc_1/S00_AXI' to master interface '/axi_smc_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1_0: SmartConnect design_1_axi_smc_1_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x4508_0000 [ 512K ]> from slave interface '/axi_smc_2/S00_AXI' to master interface '/axi_smc_2/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2_0: SmartConnect design_1_axi_smc_2_0 is in High-performance Mode.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

Wrote  : </home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd> 
# set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
# set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 
# if { [get_property IS_LOCKED [ get_files -norecurse design_1.bd] ] == 1  } {
#   import_files -fileset sources_1 [file normalize "${origin_dir}/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" ]
# } else {
#   set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse design_1.bd] -top]
#   add_files -norecurse -fileset sources_1 $wrapper_path
# }
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# set idrFlowPropertiesConstraints ""
# catch {
#  set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
#  set_param runs.disableIDRFlowPropertyConstraints 1
# }
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7z020clg400-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2020" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# 
# }
# set obj [get_runs synth_1]
# set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7z020clg400-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2020" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "options.verbose" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# current_run -implementation [get_runs impl_1]
# catch {
#  if { $idrFlowPropertiesConstraints != {} } {
#    set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
#  }
# }
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:vvd_caravel_fpga_sim
# if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
# create_dashboard_gadget -name {drc_1} -type drc
# }
# set obj [get_dashboard_gadgets [ list "drc_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
# create_dashboard_gadget -name {methodology_1} -type methodology
# }
# set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
# create_dashboard_gadget -name {power_1} -type power
# }
# set obj [get_dashboard_gadgets [ list "power_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
# create_dashboard_gadget -name {timing_1} -type timing
# }
# set obj [get_dashboard_gadgets [ list "timing_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
# create_dashboard_gadget -name {utilization_1} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
# set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
# set_property -name "run.step" -value "synth_design" -objects $obj
# set_property -name "run.type" -value "synthesis" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
# create_dashboard_gadget -name {utilization_2} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
# set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
# move_dashboard_gadget -name {utilization_1} -row 0 -col 0
# move_dashboard_gadget -name {power_1} -row 1 -col 0
# move_dashboard_gadget -name {drc_1} -row 2 -col 0
# move_dashboard_gadget -name {timing_1} -row 0 -col 1
# move_dashboard_gadget -name {utilization_2} -row 1 -col 1
# move_dashboard_gadget -name {methodology_1} -row 2 -col 1
# set_property target_simulator "XSim" [current_project]  
# set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/hw_handoff/design_1_axi_smc_2_0.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/synth/design_1_axi_smc_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_axil_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_5M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spiflash_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block userdma_0 .
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccs_in_wait_v1
INFO: [VRFC 10-311] analyzing module ccs_out_wait_v1
INFO: [VRFC 10-311] analyzing module AES128_ENmgc_rom_18_256_8_1
INFO: [VRFC 10-311] analyzing module AES128_ENmgc_rom_19_512_8_1
INFO: [VRFC 10-311] analyzing module AES128_EN_run_run_fsm
INFO: [VRFC 10-311] analyzing module AES128_EN_run_staller
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci_ciphertext_out_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci_ciphertext_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci_key_in_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci_key_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci_plaintext_in_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci_plaintext_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run
INFO: [VRFC 10-311] analyzing module AES128_EN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IOz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ctrl_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caravel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_entry_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d8_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d8_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w33_d128_A_ram
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w33_d128_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_getinstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_regslice_both
INFO: [VRFC 10-311] analyzing module ladmatr_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_start_for_streamtoparallelwithburst_U0_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/sw_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SWz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_axil
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/verilog_spiflash/spiflash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiflash
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878
INFO: [VRFC 10-311] analyzing module clk_map_imp_G6MO4E
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1I3LT8L
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_I9HTTY
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_NF95JW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888
INFO: [VRFC 10-311] analyzing module clk_map_imp_1GNU3PT
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_J937NU
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1J0OY2X
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1MT4N83
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_caravel_0_0/sim/design_1_caravel_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_caravel_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_ps_axil_0_0/sim/design_1_ps_axil_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ps_axil_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_spiflash_0_0/sim/design_1_spiflash_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_spiflash_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_entry_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w33_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d64_A
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d64_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_getinstream_Pipeline_VITIS_LOOP_49_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream_Pipeline_VITIS_LOOP_49_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_paralleltostreamwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_regslice_both
INFO: [VRFC 10-311] analyzing module userdma_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_sendoutstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_sendoutstream_Pipeline_VITIS_LOOP_128_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream_Pipeline_VITIS_LOOP_128_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_sendoutstream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_userdma_0_0/sim/design_1_userdma_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_userdma_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_NA355P
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1GCZ8ZG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_NX0Y1Q
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1BEKOF3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
WARNING: [VRFC 10-8895] design contains a SystemVerilog implicit generate region [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv:92]
WARNING: [VRFC 10-8986] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a878_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/sim/bd_a888_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a888_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_5M_0/sim/design_1_rst_clk_wiz_0_5M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_0_5M_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L axi_vip_v1_1_15 -L generic_baseblocks_v2_1_1 -L fifo_generator_v13_2_9 -L axi_data_fifo_v2_1_28 -L axi_crossbar_v2_1_30 -L blk_mem_gen_v8_4_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L axi_vip_v1_1_15 -L generic_baseblocks_v2_1_1 -L fifo_generator_v13_2_9 -L axi_data_fifo_v2_1_28 -L axi_crossbar_v2_1_30 -L blk_mem_gen_v8_4_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'key_in_rsc_vld' [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:176]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:718]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:849]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:497]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:413]
WARNING: [VRFC 10-3129] assignment to input 'flash_io1' [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:371]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w64_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w1_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_streamtoparallelwithburst_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_sendoutstream_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling package xil_defaultlib.$unit_user_defines_v_3073216456
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_2_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_3_0_pkg
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module xil_defaultlib.bd_a878_one_0
Compiling architecture bd_a878_psr_aclk_0_arch of entity xil_defaultlib.bd_a878_psr_aclk_0 [bd_a878_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G6MO4E
Compiling module xil_defaultlib.bd_a878_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1I3LT8L
Compiling module xil_defaultlib.bd_a878_m00s2a_0
Compiling module xil_defaultlib.bd_a878_s00a2s_0
Compiling module xil_defaultlib.bd_a878_s00mmu_0
Compiling module xil_defaultlib.bd_a878_s00sic_0
Compiling module xil_defaultlib.bd_a878_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_I9HTTY
Compiling module xil_defaultlib.bd_a878_sawn_0
Compiling module xil_defaultlib.bd_a878_sbn_0
Compiling module xil_defaultlib.bd_a878_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_NF95JW
Compiling module xil_defaultlib.bd_a878
Compiling module xil_defaultlib.design_1_axi_smc_1_0
Compiling module xil_defaultlib.bd_a888_one_0
Compiling architecture bd_a888_psr_aclk_0_arch of entity xil_defaultlib.bd_a888_psr_aclk_0 [bd_a888_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1GNU3PT
Compiling module xil_defaultlib.bd_a888_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_J937NU
Compiling module xil_defaultlib.bd_a888_m00s2a_0
Compiling module xil_defaultlib.bd_a888_s00a2s_0
Compiling module xil_defaultlib.bd_a888_s00mmu_0
Compiling module xil_defaultlib.bd_a888_s00sic_0
Compiling module xil_defaultlib.bd_a888_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1J0OY2X
Compiling module xil_defaultlib.bd_a888_sarn_0
Compiling module xil_defaultlib.bd_a888_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1MT4N83
Compiling module xil_defaultlib.bd_a888
Compiling module xil_defaultlib.design_1_axi_smc_2_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.m00_couplers_imp_NA355P
Compiling module xil_defaultlib.m01_couplers_imp_1GCZ8ZG
Compiling module xil_defaultlib.m02_couplers_imp_NX0Y1Q
Compiling module xil_defaultlib.s00_couplers_imp_1BEKOF3
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_arbite...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_carry_...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_decode...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_splitter(C_...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_splitter
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_decerr_slav...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_crossbar_sa...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_vip_0_axi_periph_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_AWUSER_WIDTH=1,...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_AWUSER...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_3_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.boledu_io
Compiling module xil_defaultlib.mprj_io_default
Compiling module xil_defaultlib.chip_io
Compiling module xil_defaultlib.RAM256_default
Compiling module xil_defaultlib.RAM128_default
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.mgmt_core
Compiling module xil_defaultlib.mgmt_core_wrapper
Compiling module xil_defaultlib.CFG_CTRL(pADDR_WIDTH=15)
Compiling module xil_defaultlib.axilite_master
Compiling module xil_defaultlib.axilite_slave
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.axi_ctrl_logic
Compiling module xil_defaultlib.AXIL_AXIS
Compiling module xil_defaultlib.AXIS_SW(pADDR_WIDTH=15)
Compiling module xil_defaultlib.fsic_coreclk_phase_cnt
Compiling module xil_defaultlib.fsic_io_serdes_rx
Compiling module xil_defaultlib.IO_SERDES_default
Compiling module xil_defaultlib.sram_default
Compiling module xil_defaultlib.LOGIC_ANLZ
Compiling module xil_defaultlib.AXIL_SLAV
Compiling module xil_defaultlib.AES128_ENmgc_rom_18_256_8_1
Compiling module xil_defaultlib.AES128_ENmgc_rom_19_512_8_1
Compiling module xil_defaultlib.ccs_in_wait_v1(width=128)
Compiling module xil_defaultlib.AES128_EN_run_plaintext_in_rsci_...
Compiling module xil_defaultlib.AES128_EN_run_plaintext_in_rsci_...
Compiling module xil_defaultlib.AES128_EN_run_plaintext_in_rsci
Compiling module xil_defaultlib.AES128_EN_run_key_in_rsci_key_in...
Compiling module xil_defaultlib.AES128_EN_run_key_in_rsci_key_in...
Compiling module xil_defaultlib.AES128_EN_run_key_in_rsci
Compiling module xil_defaultlib.ccs_out_wait_v1(rscid=3,width=12...
Compiling module xil_defaultlib.AES128_EN_run_ciphertext_out_rsc...
Compiling module xil_defaultlib.AES128_EN_run_ciphertext_out_rsc...
Compiling module xil_defaultlib.AES128_EN_run_ciphertext_out_rsc...
Compiling module xil_defaultlib.AES128_EN_run_staller
Compiling module xil_defaultlib.AES128_EN_run_run_fsm
Compiling module xil_defaultlib.AES128_EN_run
Compiling module xil_defaultlib.AES128_EN
Compiling module xil_defaultlib.USER_PRJ0
Compiling module xil_defaultlib.USER_PRJ1
Compiling module xil_defaultlib.USER_PRJ2
Compiling module xil_defaultlib.USER_PRJ3
Compiling module xil_defaultlib.AXIS_SLAV
Compiling module xil_defaultlib.AXIS_MSTR
Compiling module xil_defaultlib.IRQ_MUX
Compiling module xil_defaultlib.LA_MUX
Compiling module xil_defaultlib.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC_CLKRST
Compiling module xil_defaultlib.MPRJ_IOz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC
Compiling module xil_defaultlib.user_project_wrapper
Compiling module xil_defaultlib.boledu_fd_sc_hd__clkbuf_8
Compiling module xil_defaultlib.housekeeping_spi
Compiling module xil_defaultlib.housekeeping
Compiling module xil_defaultlib.gpio_defaults_block
Compiling module xil_defaultlib.gpio_control_block
Compiling module xil_defaultlib.caravel_default
Compiling module xil_defaultlib.design_1_caravel_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=64.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.AXIS_SWz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.ladmatr_control_s_axi
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.ladmatr_entry_proc
Compiling module xil_defaultlib.ladmatr_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.ladmatr_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.ladmatr_regslice_both
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_getinstream
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A_ram
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr
Compiling module xil_defaultlib.ps_axil
Compiling module xil_defaultlib.design_1_ps_axil_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_0_5m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_5M_0 [design_1_rst_clk_wiz_0_5m_0_defa...]
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.design_1_spiflash_0_0
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_burst_conver...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_burst_conver...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_idx0_monito...
Compiling module xil_defaultlib.userdma(C_M_AXI_GMEM0_USER_VALUE...
Compiling module xil_defaultlib.design_1_userdma_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fsic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsic_tb_behav
execute_script: Time (s): cpu = 00:01:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2215.211 ; gain = 0.000 ; free physical = 22859 ; free virtual = 29625
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_mm
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_s
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_si
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_so
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/inStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem0
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/outStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/s_axi_control
Time resolution is 1 ps
open_wave_config /home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
## current_wave_config
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2510.062 ; gain = 494.785 ; free physical = 22498 ; free virtual = 29291
# run all
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting Fpga2Soc_CfgRead() test...
             8177458=> =======================================================================
             8177458=> Fpga2Soc_Read testing: SOC_CC
             8188058=> AXI4LITE_READ_BURST 60005000, value: 001f, resp: 00
             8198058=> Fpga2Soc_Read SOC_CC offset 000 = 0000001f, PASS
             8198058=> Fpga2Soc_Read testing: SOC_AS
             8208458=> AXI4LITE_READ_BURST 60004000, value: 0006, resp: 00
             8218458=> Fpga2Soc_Read SOC_AS = 00000006, PASS
             8218458=> Fpga2Soc_Read testing: SOC_IS
             8228858=> AXI4LITE_READ_BURST 60003000, value: 0001, resp: 00
             8238858=> Fpga2Soc_Read SOC_IS = 00000001, PASS
             8238858=> Fpga2Soc_Read testing: SOC_LA
             8249258=> AXI4LITE_READ_BURST 60001000, value: 0000, resp: 00
             8259258=> Fpga2Soc_Read SOC_LA = 00000000, PASS
             8259258=> End Fpga2Soc_CfgRead() test...
             8259258=> =======================================================================
             8259258=> Starting Fpga2Soc_CfgWrite() test...
             8259258=> =======================================================================
             8259258=> Fpga2Soc_Write testing: SOC_CC
             8261658=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8273858=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8273858=> #00000000, Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8276458=> AXI4LITE_WRITE_BURST 60000008, value: 0400, resp: 00
             8280658=> AXI4LITE_WRITE_BURST 60000010, value: 66653132, resp: 00
             8284858=> AXI4LITE_WRITE_BURST 60000014, value: 33343536, resp: 00
             8289058=> AXI4LITE_WRITE_BURST 60000018, value: 37383930, resp: 00
             8293258=> AXI4LITE_WRITE_BURST 6000001c, value: 61626364, resp: 00
             8297458=> AXI4LITE_WRITE_BURST 60000000, value: 0001, resp: 00
             8301658=> AXI4LITE_WRITE_BURST 60000000, value: 0000, resp: 00
             8301658=> Fpga2Soc_Read testing: SOC_UP AES data length
             8313858=> AXI4LITE_READ_BURST 60000008, value: 0400, resp: 00
             8323858=> Fpga2Soc_Read SOC_UP offset 008 = 00000400, PASS
             8323858=> Fpga2Soc_Read testing: SOC_UP  AES key0
             8334258=> AXI4LITE_READ_BURST 60000010, value: 66653132, resp: 00
             8344258=> Fpga2Soc_Read SOC_UP offset 010 = 66653132, PASS
             8344258=> Fpga2Soc_Read testing: SOC_UP  AES key1
             8354658=> AXI4LITE_READ_BURST 60000014, value: 33343536, resp: 00
             8364658=> Fpga2Soc_Read SOC_UP offset 014 = 33343536, PASS
             8364658=> Fpga2Soc_Read testing: SOC_UP  AES key2
             8375058=> AXI4LITE_READ_BURST 60000018, value: 37383930, resp: 00
             8385058=> Fpga2Soc_Read SOC_UP offset 018 = 37383930, PASS
             8385058=> Fpga2Soc_Read testing: SOC_UP  AES key3
             8395458=> AXI4LITE_READ_BURST 6000001c, value: 61626364, resp: 00
             8405458=> Fpga2Soc_Read SOC_UP offset 01c = 61626364, PASS
             8407858=> AXI4LITE_WRITE_BURST 60005000, value: 0001, resp: 00
             8420058=> AXI4LITE_READ_BURST 60005000, value: 0001, resp: 00
             8420058=> #00000001, Fpga2Soc_Write SOC_CC offset 000 = 00000001, PASS
             8422658=> AXI4LITE_WRITE_BURST 60005000, value: 0002, resp: 00
             8434858=> AXI4LITE_READ_BURST 60005000, value: 0002, resp: 00
             8434858=> #00000002, Fpga2Soc_Write SOC_CC offset 000 = 00000002, PASS
             8437458=> AXI4LITE_WRITE_BURST 60005000, value: 0003, resp: 00
             8449658=> AXI4LITE_READ_BURST 60005000, value: 0003, resp: 00
             8449658=> #00000003, Fpga2Soc_Write SOC_CC offset 000 = 00000003, PASS
             8452258=> AXI4LITE_WRITE_BURST 60005000, value: 0004, resp: 00
             8464458=> AXI4LITE_READ_BURST 60005000, value: 0004, resp: 00
             8464458=> #00000004, Fpga2Soc_Write SOC_CC offset 000 = 00000004, PASS
             8464458=> End Fpga2Soc_CfgWrite() test...
             8464458=> =======================================================================
             8464458=> Starting FpgaLocal_CfgRead() test...
             8464458=> =======================================================================
             8464458=> FpgaLocal_CfgRead testing: PL_AS
             8466258=> AXI4LITE_READ_BURST 60006000, value: 0006, resp: 00
             8476258=> FpgaLocal_CfgRead PL_AS offset 000 = 00000006, PASS
             8476258=> FpgaLocal_CfgRead testing: PL_IS
             8477858=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8487858=> FpgaLocal_CfgRead PL_IS = 00000003, PASS
             8487858=> FpgaLocal_CfgRead testing: PL_DMA
             8488858=> AXI4LITE_READ_BURST 60008000, value: 0004, resp: 00
             8498858=> FpgaLocal_CfgRead PL_DMA = 00000004, PASS
             8498858=> FpgaLocal_CfgRead testing: PL_AA
             8502258=> AXI4LITE_READ_BURST 60002100, value: 0000, resp: 00
             8512258=> FpgaLocal_CfgRead PL_AA = 00000000, PASS
             8512258=> FpgaLocal_CfgRead testing: PL_UPDMA
             8513258=> AXI4LITE_READ_BURST 60009000, value: 0004, resp: 00
             8523258=> FpgaLocal_CfgRead PL_UPDMA = 00000004, PASS
             8523258=> End FpgaLocal_CfgRead() test...
             8523258=> =======================================================================
             8523258=> Starting SocUp2DmaPath() test...
             8523258=> =======================================================================
84be2329
bdf20396
e0db6442
18794433
d844c4b1
166b4801
afab6604
3daf1aed
c7f02b0c
d41a6326
e8fdce1f
03d07ffd
b0edf968
d7eae37e
f9e8633d
fadfdee2
c3d1c03b
abc625f4
d3516c44
f5c0fe1f
97232cbf
fa828767
0803ac2d
e0c0ada9
df26d943
343e9881
eb7d0e0d
c3e2999c
e39f4a98
df25cf6b
9900c762
d8ad0a2d
3ca0124a
d0ce3d0c
c8b00b04
2a178d60
1e4b809a
bae5caa1
0b59160c
f2c8f46d
e9a49705
86aa227e
c2e65067
a51ef2da
2c8ae79e
ebc915b1
0efd400c
9cfb3c35
14838b28
e1bfb533
34625dfd
e95b10e9
c8e5e959
8b1ac67e
e2de9964
fea0cf3e
84bfe617
a2b6f907
be881bd7
31a1d70e
8348021d
3b5d6d2e
911a7c1c
ceef7e21
ed5de1a8
e3484ea9
07e9ed3b
d99b0720
1c4c6c14
fce355fd
1447f883
d98e5f4f
f09464b5
d671b59b
cc1356fc
ca161cc0
d5a31f2e
f98335a5
deb921e0
c237bf88
f45c413a
bbbaf593
deb7f208
15ba4126
fa18d09f
d17536e2
eecf5a77
fc50f672
28e82b30
0dc62d85
f96ff551
f2d473e7
e258209f
d99604ec
f3648d41
3da6d8ef
15bcae42
be417acc
a839edbd
053a8917
bdf69bff
dc776772
e43acbe0
23c038fc
fb2ccb51
d93303da
0ed0b85e
fd72b42f
310220ca
afa11b55
012eb7d5
c827509a
0b2c3beb
f7c86c2a
11fa8246
37038c5c
1d26be8e
eecbf8bb
d1f7e79f
ea0b23aa
ef1ea685
31d27fc0
eff2e098
be28280a
f80cea91
c8f60b38
8fb4b401
0a52173e
c7c19eb1
d34822c8
c83ca667
f739089c
8ffe4573
ca812b9e
2cd2db8c
341e3fb4
d5cc846d
fe9f6b95
d2eaa841
edd49833
e8b72ceb
c56f6737
2e314f3d
8238e45a
efe3df74
eeace8c6
f60cfe0e
ed85ad05
ccf57ac3
b52df937
802f3af2
a5c7f097
0d24b5eb
daf5e9ee
c1c5ff15
2b2eea64
8eeab542
0624d4bf
aec2978e
3f8099cc
d6a8b04f
85a56ed4
e6453cf7
83765d37
3ceded99
a2172f4d
94f7faed
eb5eab2d
aae14bf8
a6713dee
dcf20119
9723a885
aed7ea02
3d94e6aa
cba92abd
cabbf354
d37c780b
a14c3d8c
10a924b6
d1d0b67d
bd210032
cc185763
f442ca25
2f01dd4f
9868678f
e21ed1b4
1097ac15
cba008d2
81fb7704
86ba3dcf
ebb428ee
c3350eb4
d4b43d02
e2eaafd5
f3571bb2
cf7e51d5
080b5927
8b6464fd
ca6b3456
fcce51cf
d2768dba
e12e1a21
c7470185
fc94df8c
99bd8f8e
f6be5d18
c0267461
2f14606c
d9e4045c
a5d2bdf1
c4c34d49
d4734909
dea751d8
a14aa41c
baf04a54
3f7e2099
f292ffbc
b9c42826
9cf3733d
8f12be7a
e881d653
c8d6e6f7
3d8c531b
2e2dcfbd
a60e29a6
90001a19
3e8d34e1
cc526e0d
8b9ffba1
c3572568
fdff6c49
dd1ba52e
e29acb81
b96e2de5
e327aba9
a97b0b24
85c2774f
a2e93977
b57d5aae
fb9ce8be
a2446f48
1e862273
97e9b33b
88fe98ee
d32985e9
c0801ed5
cce06447
d08e6c6c
e009ea7a
2a09ee96
c9ef6398
c31a53cf
c2f4b1af
d428df6b
d21c0323
9f9f89f6
9510b4fe
ccc3ccf4
2093bf85
ea30d89a
f5a474d7
b6f4a5d2
db15c91c
ea669c46
29b5a15b
e15b427a
aa8d8c33
2d4d64c9
d4432db7
0ea8a768
d75ae88f
04775b45
ab9e16ad
ac1b6612
c921e8d6
203acbe9
b4bfffc0
cc563212
ebfdf385
97c2d95c
a0bdf390
a4190bab
e5409dff
89043dbe
85fe91c0
ed1d49a2
00079104
d93f9761
c60622e1
065ce15a
c26b797f
d685b100
08719cb6
c3e72f6c
cbc49cc7
9c3d6794
d43639b4
f91ffa8b
c6fec6f3
f62b5822
db3500ea
c846b5f9
df30b90c
0449ad18
3a65ba4c
0c906336
eaaa638b
cccdbc80
fe0b8131
995e1ff7
a7f2efd0
935d4d71
cd030e4c
05b6d0f8
be71b80e
e6efed01
8b74c6a0
eca6be42
ccd8f091
85f75352
ff52545a
f29e11ac
26d3f4a5
bd4c716f
ff21ac72
c8e5e6a1
30f79c83
f3c33c15
d71de63f
e3adbfc9
9b2e6c02
0157ed6c
b24c5273
3e0110a8
e221861f
0138f155
d46dd912
3f3a022c
03d1fbcf
c77e9515
313b382d
86b8979e
bf79cf80
a6040def
f0b507fa
2cbca5f4
1bd19938
e7355557
e582047e
93f1fb78
9e91623e
dbf1db57
c4136715
08df3a47
c2afc370
c6b88eb7
86c32abc
f69c661e
d10bf70c
df470a23
b0ca8539
aeded3c4
993dc69c
e8a00aff
e303af3b
d77edef5
ca24062b
d4fcbba9
ed27b5b4
2c7b9aca
22423192
c77c8541
cf69e7a0
f3f82080
ce13e401
c96636d3
f6792efc
bd5e57ab
da8ca139
9ac47b29
d105d09b
9822d2ef
ac0f5e29
bd288feb
9610921a
954b6334
dabeed97
dca1d405
c9cae314
cae89aab
eddd79b0
1ee15eb2
f7a85d07
a9c9f988
d7583a16
18c9467a
cf009758
c293408e
e7fdc583
21b1c5fc
f6fe5d22
bd4069d6
ad538643
889d3f73
e451e386
ece2468a
b2a31ffd
d3da9cfa
2ff0670b
d9b84700
d6c5a010
a803c4c3
c6b6075e
01bc0bf1
f3734d6c
a9e79122
3a2954ef
c49f0061
ca683436
25f4b28a
1d8cec8f
11985042
d23a1b7f
26935da4
d6cba534
d1271137
ea8a8db3
aff47485
c156332c
011b863b
bd7bff4b
21b05bdb
17cd9613
22cbe224
971c2033
d23e7649
15ee536d
350a58c7
cf44a989
cab1aac6
fe2e6072
bfbc03bf
e5f21dbf
e857dcc8
fd1be1a5
810f43fc
e8e9bac2
1c1553c0
e6059ca0
f61ffb13
f236278d
0ed3caaf
d83bc490
c4f3c610
060099ad
00d2a341
9e3c5e70
accb0660
02383a71
d10dda98
a0749920
d6d44462
2ca373bc
c1bdab55
0d180d1b
1891f01b
dc1689e9
1880ecc0
0229fa7f
0a0e4027
821ed0b8
ca698be3
1d442eb4
d477cc76
cfcf25af
d9965a2c
860eb77b
ee0e26bd
329ab862
eed1dffd
1fae0d04
dce00709
ff944ccf
e3bb734d
383dbd50
d996ddbc
b78976f3
10e2c426
2fc73472
aa79a205
90238849
dfc80ff9
98e62033
e33d156a
f0c512a6
2e981956
c9ab331b
38d9cbe5
cab46591
071355f9
945f98e4
3fed2239
e4d48706
f3ee2bed
922f8351
f3db4e7f
e300263b
f2f88596
dc3446c9
bfcf3775
2e20684d
ce372625
a350126c
a701c108
37fb4b4e
e5c13cb2
1b4b5e16
ccc2fdf6
f59bca6a
d896b176
d0e728ad
a559afe6
0cc046d4
f54eb273
36a2d2ca
daa86285
bbbdd3bc
afae2365
3260a6d0
a351e96e
ab460dd5
f5699e83
1da6b4d0
b1b6eb57
17a641e1
8ac29517
f54cf72a
e37e1da1
1999f877
3c6d1fea
e7e252db
dfeb3d97
069615ae
bcfe9a78
2e7868ec
f5e53b81
e58a7449
1dff44b6
9402dd9c
d3e480a8
1360ed18
d302ccbe
a763cb17
ffe2b0c5
3cf963ec
c8658339
fd58922c
c8483449
bb31ece4
fb20cc27
f88a7f7c
1c6463bc
fd575991
e66694ba
f5e1d94a
dbc65bd0
86d2aaa5
3984fd34
95afe73f
fc4ff63c
cc659fa0
f05c86e3
fb10ea4f
acac7d6f
a35b91e5
e244fb3f
c5711950
27ecdc07
c66a38f1
f299ec38
24d6b5c7
818b6565
cf753797
ceca2fd4
b44bed93
a950f8b7
c007f357
d13d27dd
b453e141
3a8e20c3
28780213
c8040118
dccbe39c
2996bef6
9c4ee80d
9b96be27
d2162f1b
de28e098
1e1ec799
a84447cc
173993cf
866d28a1
cc108166
3e222b9a
e34a15af
c48f5478
ec913eb5
f74a2558
e8d6b7a2
94d4dd3b
843053ec
1948d707
ed070bd4
ee1db48c
19b964ea
c149f808
86c07119
ef67ace8
a9536063
9710273a
3013d1ae
9f733762
d45cb9b1
f5e58b5a
1d6beec6
fc5d6019
ba48a8a8
f226debd
d7b49797
077fa226
d7748d50
3813902c
c824886d
188e95a5
f3600a62
ad296718
fb849315
c5b7fd0c
d8907bff
cfba97e3
94150f5e
bc7731fb
c1cbb5d7
2d6574ec
aedc288f
c2d80a55
0f7676e0
20f117d7
e5573cc4
23c92275
3976a05a
ebcabdf8
f7c94067
0f93e0cd
ae877e1a
fc76de88
8d555bb9
cc0abf68
a5418e6c
0c6f211e
f296ea49
d879e0d7
d0b42d58
3602eb3d
1c467b25
0e7ccc92
944b65da
bbdd30ef
c98d448b
ca59fda1
a588a162
e4401e5e
d61a82fb
c7957f2f
8ec5ddb1
22bd8ef4
e4e060e6
ea530e80
d7989a6b
061b60ce
fc78fbbd
b06e6fa9
c34f497a
3eed91b6
18c3a862
085764bb
c2585a9d
d0836b58
db1c0353
18dad07b
dd0b3317
9630abb5
38273697
ef0b7c43
2c42a372
940522e8
a469da78
83109f81
df0a2879
364374fd
2a789ff8
924f77c7
aa6927a0
dbf5ca6a
14e1c7f9
ae454270
07b3b67c
1689e7fd
1c957ead
9dca8dd9
d725ddb5
06aee7cb
33bb5cd0
e47975b7
c4936519
ea8f4495
b84ec225
a8041d95
e66c892a
1fb9c6b0
c5bfe879
eec281ae
b2bea13a
01a8ceb9
1179ed40
0966b3a9
d84c2f57
8e0d275f
c2c17fe0
9773db68
eb6e10de
9d330023
ee2f912b
cda23ef1
2a9cbe4a
da886a36
d8cc4f94
cf2f467b
237a76ce
97aec136
bc46c6e1
bfd96af4
fe31e432
ea174281
fa78ab7f
d0f54acc
e1a10ee3
ddfd0c6b
9c19ba93
c7edba7f
10b40805
dff35771
eccdc2e2
c0dc7537
d3588a09
0eb7657b
9921b04b
8f93db02
2a6b0af4
ef988727
9c881e95
3f2c6273
be7ac8c2
2d01c7c2
db02e7bb
85298d83
b5b8c3aa
1e695354
90bbab8e
e392e121
954e88e8
a08c8ac1
ff0597e5
841f6c1a
f2c5c084
e1b55a8b
cac6bbf3
fed029ec
2b39399f
ada4e66c
35fff5c3
057073ca
247dbb8e
218b2ebb
c1824ea7
26fba2b4
8b08570d
bdf862c6
2586090e
fdef68ee
d0c6d8be
f1e26643
f64ce222
96d66c66
e8b68059
c31de962
c607ffe9
99f455f5
c2a91de3
f35ccf71
21ac8123
b455c298
d18e6a5b
c5483712
0c364ef6
92995d17
89bc28bc
2369edd7
95f27830
8efeae47
fdcbb686
d77e1d0e
2cb991e6
e67ccba1
d5b724c2
f84bde7c
c270b70f
c5cd473d
deffdce2
028ef3e8
087530c4
c85c3b5d
9f7325c1
2e429d85
80e3ba22
b69ed92b
f8689ebd
c1de9e6b
a050f5dc
f87d77bf
e07f210b
0ec6f877
00d0173d
c7447096
d03424b7
dc7f6a30
3808d91b
cac87800
35d0b793
e240b55e
c6d4f3fa
c60490d5
c00ade74
07d257d0
c6dfd2a3
f4db85e8
29f5012e
f443cd98
c9d03757
821ab6c5
335ccf0a
c380ddc6
3d2d069d
2ca031ca
ec6638e0
0feaf503
c28ea2de
15868a36
c1b170da
dee3af58
eb44b0c8
8d659cf3
e1c06461
321c7e04
cd05155f
e686b81c
e801ea80
eb55c57f
ce02635d
ead7e0d9
9eea47fb
d9960d6a
c5e80ee3
c46dee79
a65f3496
cdbe645e
ec4743af
2b27b655
dbca022b
ee2dff52
2f15e308
c05a52e7
d157046c
bdb37db2
806ce7a0
d70933e5
205bf139
ff9caa24
39c43c56
16a5de7c
f8dd6061
c9534d52
32a19d1d
1ff92be9
31813095
dea6f0c4
3d1e30fb
d79b804a
c33bf0ca
f118c5a1
275ebf27
c8b44634
13b25bce
c3e4bcfa
d40c7e61
e5946687
f68ae162
03b89605
8a975fe7
02486022
b85e84d8
f5286c55
dbf14845
f770ccbd
0d6c6d12
02898b28
c25918a3
f9fa580e
ed2566e5
9243c27d
2f7e7f9b
cc3e1b0b
df8d0480
2a77dd6b
a806e7b7
36b5f890
3bd38a55
11b77cba
bcd5d57d
c86d75d6
f8aef17a
b5ccf212
dc896412
3e3a682b
05914cca
cf672eed
bb16144c
0da1972f
92abcaac
e417803d
26bd4283
31b917c5
eda00305
c689b13f
fb61e297
d13e2c53
08270d86
d6548b64
1c8453ac
008e1b15
cc7a7a2a
c2a3b96c
81fa3160
0331d4cb
e22d015b
f0ed193c
8b2bcfa0
8d1a517e
8c70778d
c35dac03
f097aad5
d077fdb9
985f2f12
0665e9d7
c8f6da49
fde284d3
2f6c88df
92650218
df680018
e942ea44
1d8443d6
16c77ddf
d5e7a748
e70f053a
efd6d6f0
b111a156
c5be7e84
311c09d0
db7c8160
c3110990
3a36635c
b42d13cf
11914d7f
b64b72a7
24c31435
ea78868e
11347881
e744532e
9cfc299d
eab83d34
b9ec5fb9
0e34c0b5
d6e8899f
f8ecfe29
c1636a4b
cc0db83e
b147575d
ddf619aa
a0869685
bb2e0735
91cdee42
f21f8452
2742c4af
9517a808
b910b337
ee3bc981
d5c0b305
8f1698e3
e7ccc9b4
164dc5dc
da3c2bb9
f0e25424
9b0458a8
07301a54
e3fe5710
c6adcb3b
ff02b037
26d948c4
3a375079
82808fbc
f93a00d0
e959d8a8
d1c99a77
b78d550c
cb039b85
e0e72e27
c605d428
f79db64e
11096fe5
9884e4c9
ded7c911
a1b2eb03
efe13939
13333353
0dbfc15c
a2adf608
bda0fab3
f5e12991
0cf58d63
3a455f06
e391eba5
c921ec13
c4511d74
8e6a16f1
a7e30927
978c037e
cafd9742
ca71d892
cbdc03e1
e1fddc2f
83792821
b95a3b29
cf552c3b
db581795
c4cf8321
90932d5b
d424afcf
c4e6a830
9c4f8639
fbf0cfa2
096f996e
c0d77835
f5e47718
09b96ecd
ff5410c0
e38c4a79
eb613118
d6d61efc
aab541f5
d35dccc0
07569bfe
e7a374b5
8b07419c
fb0141e0
1d2284b7
c3780c37
c12529bc
be794e46
00c190d2
e071cdcf
c1e6baf1
37e67fa0
d7b1ab94
3f524a78
d99866a3
b738ca36
d9d954b8
10c69141
f371bbdb
ef03f8a9
2575f3b5
bcb1310c
b1e312c9
2bb529f0
f47daade
337a46ff
e660bdfc
9f2f7131
80aedded
d0a41b30
e70f9c00
2fd38c9d
c234618e
edd8eece
823f60ec
b6a7df00
01dd25e9
cd4d23b9
841c870c
c3f502d3
1d55a6e9
89d942ff
fa6d9147
f4d2e2ed
318e4af1
27d790b9
c4f73f91
35a5d731
1a5e9201
23c88190
df55d1e7
d96e5916
0d6c5402
e613e18a
13c6c30a
d87d9e18
fd214d36
152167dd
e9e373d7
c69a6944
01fb1c0c
070dc566
ebde900c
b4accbd0
c998c6eb
24d8b34d
b577574d
f280e283
e1a27d09
ea11becd
9719d476
dc92a1b6
3c992146
2d693c08
ecae5930
a2f74116
82017ee1
0f65d8d7
eeafd85e
b25d1a42
89e0adf8
20124e5f
b89086bb
d26f68d9
b88a8f4d
9053e7d2
f11b1655
fbbeb434
c77328fe
e3a75e15
9189a287
df661295
cb54928f
88847712
03e2d220
27ea89e3
0a997b9f
b14462a7
0e7c4e4b
192eecd4
ed2c6ea1
28809cd1
14a4202a
1aaaecff
e537bbad
cd5c5a64
d2d73f70
e80747b2
bf5d16be
ac13f4a3
b938f36e
2d16a003
d8b19e1c
c40482c8
91ea91d6
f11b2301
f747556f
eddfa2b4
8931e77c
f7f62933
cc395fa4
20ecaa7a
956b4773
f1de3712
0f7de663
02605cfb
3de49136
f43e942c
d9f7bdec
21b8a0f1
fee0ec46
d5f73596
f8e0dd88
fff1d18c
f7c1ca2d
95e90790
e935188d
eee82fa4
a0f6e2cc
04d13772
19d8d970
fed570cd
facfbc7f
c3a6a8be
c1941e89
228dd207
3c63db6b
26347ad2
a40d908b
e9aeab8a
f96ccf44
e8de8a03
00750de3
0337b80c
d2dd4090
0511a551
ffa920f0
c8996869
d2866180
cdab0df7
bfb6d1ea
ae8ab48f
123d33b6
d53125b4
c3570618
3fb497af
2e8f9d6b
d4e5bdd2
83a87036
3f6e188c
b2380ddc
2d4f39d2
fc956ac2
315fa7a1
2ecd78f0
9eaee1a6
9b6d3010
eb1a1308
e3360c8f
c9c8f4f8
fedea1c4
2f0f283c
fb1011b9
f8d81d6b
30b2b526
870fb294
abc2c715
ffe7d02c
e9c187da
8ad30465
d5844f17
cabad4c7
a9f2e9fd
a41aa56f
98729c96
eed57a73
d4fd1468
eed04690
ed6fb17d
04aa5e40
c0ba1ebd
e6f59971
ee29d072
c49b5b0c
31d4672e
cd44bce9
dffe37ac
d1e0185d
c5e2ac49
2c8d7b9d
a5e0e444
9768f76a
80bbcd2d
31b71ed9
ff981501
c9201662
20cd5e60
f678d711
20657373
189450ec
ef377621
349b666b
cf9cea0d
e62b1ac3
dd89c917
c25ae028
2d26b352
e885fb39
b8f40ed4
2f37d3a3
ff16258c
17bdcf37
c2f7a657
822f89fe
e9126915
99ed595e
e15b9869
d7350c9e
e36964b7
f122663c
11facb7c
a89f5795
ce5f93a8
f2bd2134
fb057c87
af6dd34e
e260736d
bb265808
da2af628
d89cc2df
3c8b69f5
d3c31b40
1f9f67d7
d7527fc9
f5263531
d21a382c
ea18163b
1937ac1b
8642e89f
c44d479a
f2b3d680
93568769
b8f6bf76
d7a3cf43
bdbff103
ed70bf57
ddbb4d99
9e0ff20f
e2e03550
30386e78
d996e619
0e4860bb
321b5b94
b39ba14e
f2b6df0a
e8e89eee
2ec79bc4
e9b5b312
fa79de2e
2b99b587
8cbfbe8a
334506b9
87399d2d
dedebc57
9ea216c1
dd095aaf
fed71737
d4e37a7d
c34d60ee
c5a4c642
82247887
1a8840ed
e8a07aec
89600d87
03c056d9
e3e84ea5
d028435c
10dbabed
13e89a68
8dbf5e27
1dcd087d
c53b4880
31b5a325
39ff43ce
9f4e2932
d2552531
d103ccba
cc54692f
a7a64c70
f072cec0
f8aa195c
fcc73832
aa2e78b1
073a91e8
fbd3f585
9cfd2d98
d5a4aca4
32d1adf8
b87d3f19
0fcedbfc
fc13ecd6
96e609bb
34912c53
e6b4e5df
9138a1e1
c886f518
dec531a8
c8373e50
09d0ebe3
d8ed1235
a8961dcd
0828edac
c70f6c48
9ff28786
c8a0ed82
8116d8aa
c313d769
e18fb0b7
8bb4c52f
a2a689ac
e5f9a32a
d5e63c47
f1ae688d
388cc647
ab62bc39
14e69405
f60c883f
e66ebdaf
24d74cc8
b0f810f2
1ae3d555
3e6b6bc0
9fcaaf32
a7ed638f
baae84b0
e658cfa4
f3a3b2ef
c095d7f5
2e5237e4
bfea0b24
86bb27b1
b9874b18
8e08c2e8
b9715669
caf1def7
ce8abad8
18faa229
c7fc116d
f9b92fe5
1584303b
f9b86f1e
dd8041e5
e91665cc
ef31781f
fbca384f
ccb1ba41
017bebf8
04a8f8be
164187b4
115ab360
cf9b7d53
30620165
8ce1a262
81bcb4f7
8bd46a41
c1f80fb1
f1b16ffb
dcb02825
dbd0f45d
c53f8e52
cd826493
3aeb19cd
f853b785
c80037fe
c5d61c69
82eb51d9
0e3e942b
f79b9b1b
9414b0f5
d3825053
07817937
d447127f
f4918d86
a7c96324
109a1a77
e58417d6
852ba86a
cd4d7b22
38567811
fbecc5dc
967d83fe
093a415a
fdfad3ee
e8d2f818
d478580d
f20d3998
91c60c22
aa318262
e63e6442
8343590a
b3ce9476
11ce7170
f3085c30
2e0d2e09
8b4552a3
856f2013
25524bd1
f37c4e47
d440aef9
de621ab2
d28e5e16
ead9cc76
0d2f2159
22ded71e
9fbd7fc5
cdb8a3d0
2ef3b067
07191373
0eb130ac
d4d1b78b
e0426354
92ffe3cd
2ef3940d
a7d19bc1
8ee854f7
cdda48b1
d6d74c71
cea747da
89bbbe50
df8bfa53
20930afd
ee334259
915aad63
11d0b758
b1edb8cd
d8ff5cfd
3afd022b
8efe9060
eceabb3b
c0f950e1
dfa2199d
d212880e
8c8cd507
d30bd909
804344f4
88b7f1e3
e5cb7d7c
b4bf2e38
e1e323d5
d71f9fc8
07aea16c
0bdece3f
e045815b
3b3f2905
80ef862b
20195a86
07492c00
9244fede
8838b297
f25e59ad
f7077f1a
98882468
bf4031ce
b1eb1b23
08e370ff
9e0b7bbb
a11f0639
28f1fa8e
b9ba46fa
abb27682
dad94d5d
14a4714a
0087351d
d432bf3a
02651fa5
e8d730b3
98f349e4
3f18279c
9b5869e4
00eabbb2
1dcc7ce5
9e515d3b
b924e707
df3c195d
1e06c356
f6af7a04
b0270da9
d5eb93a1
ead4fd92
d830080d
9afc0b86
2e1b9bfa
8f3095da
3bb13eb6
ea2ca1ae
e9ccdb10
04275205
225a7a6c
2e53f3e2
a522b8bb
f3860d46
de5c4739
e1da0159
837f004f
026f808b
d53378b8
bd44e562
98b27926
b462ac6a
c94f8fd7
b1a79231
22020944
fb0d6dcd
880e9c8d
85b06355
830c0946
9f766ac6
cc7e0cff
8c2b6b42
b68eb379
fda51012
dd18e8df
09d07b81
13a79cae
0c281155
9e88dda2
d5f88d1f
cb2bddcd
dea70bad
c0e3891e
f49f991d
33140419
004ddd0e
a5e707e0
8de8d9bd
f1f66f81
fd2bed0c
f1cec3e5
cb14c6f4
bcc096d8
8737ab45
e1c6aa15
124c7253
b782a434
9b31aed2
8b0f9fd6
c67984c2
c2924461
0997ff7f
13cd7dc4
d011847e
965fc248
fc017e93
ec9ce073
e50e6681
02fca2f2
21c951d3
03760ce3
c6d7b8c3
9f6e1347
fdec1caf
a126f24e
84c3d5a1
19906902
efd7f248
f59273ea
0d972b6d
8f22dd39
b821d94e
17952104
9eb46816
a6b7fe5d
f0ded828
ff50d33f
3697dd6d
ff04354b
b5d4c4c5
8f9b29ac
05680584
ce9f5f2b
df033752
e54d85d1
cb6fda2b
33ece55d
d404f26b
066fbc50
f8702fe2
fa5ca1e5
2fcb78ce
e00222f6
e83ba8e8
da5ec534
ecb36c4d
21d032ce
adea7881
952a5b66
300dbbd6
aa841e9c
84fcd197
3fae7a37
c4129976
1f397953
c90f6b4c
37e356dd
e8707fe6
f5f9a2b8
f17feb8b
2ddcf9d8
ee062958
d7351ad4
1f861504
c51214ee
82b08fa9
befb456e
e236a515
9d08bdd3
d2866579
3aeedba3
b4bd0ac8
17f799a5
ac872eb6
eb9f7ca7
fa3f9ce1
c3971692
0faf222c
968fbaed
c9eebf2e
f32234fc
9890ba05
0b6eb8a8
e27f7988
3e90ee16
fa4e2bbe
3bc8934b
83d24259
d354e4d2
3378652e
96f94d64
90460af8
ea4e3270
305faef4
c27012d6
c0a5ba53
ecbe4573
8256d873
2e8c92bc
82fc92e7
1b4ad89b
d61c274e
dda5a5d1
d918ba7d
f8f07e95
c6fa745e
e5d7737f
f90e9228
f7c3556a
ffd9049c
a717d3b7
b8e796e0
f7d68c92
387b2daf
e13fcb0f
f162c4d7
d9165820
cfbc19b9
a5c5eabb
c11edebe
3edc431e
10a8e6f1
126f866f
d1c7c60e
f8506690
c82712d2
d0e0e843
d9eed93d
09314f23
a07dca7c
2941239c
ba6ca407
cb6dd637
fbd9c034
1509666f
f646648c
e0773cfe
e5a8ca92
d0137156
dbef2f4a
978f4b41
be622687
ce114886
f34cb943
fe9bf762
9d951fcf
31529fe3
d0e1d982
efee976e
33d47467
0c7a6da1
9db1b128
15646895
a30581b6
8553ed11
c0b7332d
dab855f9
ce95eb3c
17e00306
cf4d1e92
b2985967
0334ccd2
f9b937e5
398688c1
c54cf4a1
1a7f1d67
1518f5b2
ed01098d
9a65ea9b
a4b3fb3a
cf70837c
aab067f7
a9d66e5d
ca428a97
db7d1647
1bf78fd4
c553850c
dc05d745
1c7c9c6e
10f8ca56
e1d021c9
033ef313
2e74ed3f
1437bdb8
d0450f44
96cbd699
fba998f3
c3fef7c5
e4ea0b92
18e8578f
e5d89ff6
dce74fc1
e3be0eee
fc87bba5
2ceef6f7
b26a6ef5
f7b1a2ec
975ed854
e66fbd03
89c9476d
f71cc37a
c823ed49
d0be67cb
eae8982e
07db2b89
9eef21d5
e5f5aafd
b0dc570b
edd0d6f2
caa03e96
c504a8a6
d477f921
0bd0e2f7
aafee0dd
f88b9fc7
e67b772b
2b611ffe
19e5261e
d28e0e4f
195c00d4
3def2e5a
cda65789
c5ec7df8
e702589e
eae0499c
eb3640da
e04d4680
2b33fcd0
2428f38f
8f6bf20d
97d8d2b5
d39b525a
e3066379
8574fbc9
ca044e12
f20bb171
060614ec
c953252f
2e3b7b76
226373f0
f44190b6
e10c82bb
cdd18014
dc6b5a16
c21310ca
e7e742c2
09d2def7
c4529d1c
cbe5f005
38f1d919
8a26db55
d63fd98f
960ccbab
f90d9976
20bab164
cf4d733d
f6c77d55
254bec79
9f975e45
f4995fdf
fd6378d5
f4744fbd
d30d6b6e
82091322
296c479d
eedc6609
a187eee9
f0e57981
0af436e6
32fe4da5
a0e7ec3d
23e3c75d
d2e0c056
fdc5041b
c42bb144
faa42ee6
b007d50e
bb0cace8
2213a588
b5b0dc14
121b7ad9
1add1d9c
0ea7d92a
d08dfa2a
f9beb766
d6566e05
0bca070c
e6e4683c
c588beca
c032b8db
96d53a79
c0128473
9c5df994
8ff18365
a1f2f29a
d0040837
d74c4f8e
effa0160
bd14b36a
bffe09f7
1461032f
1093e5ab
b12fe19f
e98d531f
9e8c4840
1f1b96ea
b5dcffdd
a1a44d46
d469486b
9318c07a
9c2e6c11
dbc1ab1c
f097b4b3
27f9481d
b73ce68c
dcb656a8
e7d49ba8
275045df
ef01b817
04069cb0
16d653eb
b8f2557a
eacd2681
fcf8f29a
01a37aac
f3b5cb72
3c8ceadd
09aa2149
3e3065bd
3239854d
d7f6d0c8
d4df0a1d
ef2299f1
32ade9b9
e13b2442
c78cf40e
105dbe79
a4359270
d91108d5
2bc286c4
c26a2ad4
d72e3e9e
95a4d78e
02f0c574
ff139f8f
0e02191c
d5296bf8
10f2debd
d43d0bd8
e0c024ba
e5a0df8d
f1b303c4
e0e2888a
caaa0aa5
c0c6ba4a
955871da
faa4a62e
de9919c6
ca406a17
0ceceee2
ebe9ad85
fe3695a1
aeb042ed
0b2384de
f39553be
c762f1d6
f73f0428
f98b13db
03cfbb16
bbbcbca3
d2543c7e
ce4333e9
af1f5af7
ea05da4d
14a80c42
b8490eb0
c3c7679f
366b7d3d
f64987c4
2eb48c30
d30c52c9
c8a2999a
c69f8fb3
f757263f
19abe2da
e8c5594a
27482126
e01c7fa0
c0f40458
c97b0212
f6166c60
a9978203
d005d428
c4b2fc26
e073001d
2e4a7e6c
f078d49b
9f80f224
391a1283
cdcb70c7
e992e74a
bc547f92
1f8c960c
0a1ff090
091f7d95
c4c08bd0
a91a6d8f
e7dbdfd6
b239eb9e
9adff7e9
f37f884e
82bbd826
a5b97427
c9e812cb
e7a5185f
e59f4e62
e659efcf
9e96ee19
1a655a05
c4363cc2
19baad5f
b13d3fea
ea573bfb
ce6edff8
0411e9a0
829a52b6
88b7fe09
ea049639
ccc9e802
efbb73e6
1f26903b
d9c00a49
c4ebdb90
9e65eea5
2850902b
9f2a9627
c637cf41
c89375aa
e9a08984
c0b96f1e
efd85908
bf6e0154
aba9f249
c02770b1
f47daeb0
c0d72537
c6d62f56
99f9f94d
d44f417a
cc3eb933
94f7c917
bf3415cc
29470abd
ab01d5a3
895215d2
aa35ebdf
f29920c3
1f62e8e8
e7e24ead
0998d51e
da7b6fd3
0df1da2f
370ff99e
d78aaf69
ea86ccf4
1f33537c
a8ba7dcd
0fb96662
fa45e7cd
c8a04b63
f827a248
f1551515
0b68ed9b
047eaa0b
eae0a26c
f5d3bf72
36499057
1e375d66
ba71fefd
3b0fb9c9
30bb8f87
0c13f58c
de0e78ec
8723afae
0eca08b3
bed002f1
08cea2c2
c5f3b2f5
1798abe2
de30f1ac
d27de2f9
bd200809
ea168f16
c1cf6da9
194d2b90
3eef75f1
0363badd
a1cb3ffd
86108706
b9b6193a
226fa568
cc7a4d3d
1e80c261
ed35039e
80f06805
f25574c8
0b2a9e7e
3885dbd2
8c1b06ce
d44d1f12
c955b9b5
8cd2fb1a
fc755d9d
fe7c52e9
9453d077
e44ab16c
d0c92e8e
2d586ebf
1c97fbf2
91a32083
ad612a92
8aa60420
367f482e
f54487e4
fcdbd64b
dcc1a0b0
dea67fd0
ab018bf7
8286f318
ee905531
f1cf43af
9991e174
0d519a44
348fdb1a
c58e861d
f52659c1
d2e02090
231669d1
c06ae8ce
f1382721
fa4fa6ab
0d042240
13840fe1
a540e664
cdd3b70b
13ad4839
cbde1db5
d1e99228
c0b671c7
b6dc592c
9621bdc8
88c5eb9a
d6d82fe5
f747c746
102fe6af
c00db340
000379fa
04c325e9
fc428915
abd5762a
d541665b
b84d5205
bb2f3f01
fd1e2b96
e96c08c4
0e2c4f7a
903583e3
cb4a7b7c
39a18d08
08c78a32
178ae163
d41205fd
ea27d1da
fabbf314
a4e90b48
8ecdf92b
0f10dd57
c33f325f
01152e8a
d20d2bce
f72aa90d
0a5d8924
d6531ae4
f5661833
cd7dc44f
b93866ca
e0f71fc3
95a31c36
0770475e
84522d1d
da39a449
b2f0aca8
faa54f05
8c16869e
866cd59f
e60bd053
9a0d87f9
fd21890a
18abd772
3c28bccb
cbb4c2d1
bf89f66d
000ef991
3bb2b367
8bc3bcc4
f7fff4cd
8a296c69
9ab7455a
15ed29ac
994bde5b
aefb251a
ccfe8735
04e84efa
12564035
b9c6c82e
b8502ab3
d7aa7a8f
c102cc35
bce29658
924e5a51
ed88745f
d5f760dc
f9515be0
8f4a5837
e6d9d04d
ccc5ac2e
1e05dd15
dc1004bb
84dfadc1
2542e254
1eca6335
9a4e4a86
0aaeae0f
fd4a1418
e0e1d109
fe9cfb96
eb907f5c
c68e8cf2
3a919deb
de26ec1d
ff1d809b
9e9792e7
b26856d8
fcbe7f17
ca813ad9
dd7e09ad
bff8f28b
f337ec37
ca7a2d8e
34c7c9a8
c0c17a64
e7ffb61e
cb3ba84e
d5f39da8
e989b8cd
e4f7f0da
f4c56175
e53890f1
f749e88e
232be571
c50aad65
f05768e1
0131610a
d3834e72
c63c0eb2
d5563627
9e9c2847
c1d4e836
bdd39a57
9a71079a
16d73b0b
c34a8ce0
d4aad598
a480146f
b96177ba
c0c604b0
ce0c4dab
93205c75
8ea87ff1
ace1c49a
dcb4cdc2
c26766dc
deda8667
d64dc88d
148ab7b8
2805653f
37511c0c
d74e914f
f2e070e9
98850f3d
e7164360
efd3a0e5
b2f21792
edcb72f1
c6af0b79
f69a7714
929c8671
ccc16e3d
9ce24b6c
835be5d0
c87a3542
c8038826
cf6cd444
e45ad163
97e709be
e80bf5f1
e6522ec7
336b6476
3e3938ea
abc65e93
f0a2ee0b
df31c344
15e0c411
916bfb1c
812a0dc7
d7a25b9b
970ad219
2edd8ff6
b445b293
df7b4edd
e44be837
e61818ae
ede14379
ec9804a2
f931c8d5
d07554b8
ad103c47
1608bca7
e6420554
c0226fe2
0247f207
ef268fed
2889f7b0
cd583628
86a637f0
fc7ec634
c82b92eb
2ea9d91d
a07ea791
eb289f8c
8faed7af
c53e4f49
257fb6f0
3066ef43
8e29f24e
eecdaa60
dae7b617
df3499af
e911a874
84740632
e17b152b
e3a8a048
8a8cbe0a
a450e23c
f2bbb1c1
e0f4e5e4
d643d326
bcde891f
bdec97de
f6ced26f
94306b59
f26a07f3
ffec5097
2938da7d
d41cbc28
d923ca95
eb24e3e4
e9614249
ff41a029
05288d40
ffbeb9c8
078532b9
bf005a71
27b0b6d9
f4d92627
ef35e9db
f3d980d1
e6c13eac
d9297c95
eef28c04
0d02fd83
8f2f0936
d370fbf8
3e219565
e073f9c7
1ff3da65
a4d57443
de15701f
05496e5d
ae9182f2
144f5cba
cca6f33e
1998cb6d
f24837bb
e96b9c22
d7ea8e5e
9bffcaf4
f6a78acd
fd7706f7
a78d7c97
c07b6f05
e5b88125
d20b51d5
a6416139
2b822440
f1ed502b
f3e59b23
182eb1cb
9f67bfc9
adccb98f
06e9f989
9ef6ceb4
ff4d1ca5
eab54398
f8e526ba
89ac1284
df36e0b2
f5fd447c
348c66fe
ffa95757
93c3483c
c7d700e4
efdcfea7
c7805883
9c9baa2a
f405c0ea
8ba95228
d4817cc1
8f499979
c91bf553
8a005c8a
c4a20f45
f2455950
e46c7187
bef03c79
a90e8114
b1359607
aa335588
c3f33ae9
ec3d3a12
ce24344a
b2aad45c
f5337387
c5ecab9c
8357a81f
e4f285cc
1e571e44
03da94c6
a1aec6ae
926b4c27
f259fae4
2f414454
1408c1bc
00b17ac2
f59e1c16
d6f75c30
c9a6de1b
1fe046fc
0fd999ee
8fd306aa
d9807858
b6877f19
92e381bf
c65a860c
855f5d65
ec30d50d
9c47efce
f28b5b76
c8abea66
863ba6e4
1837b9b6
b8c702af
39df0788
ff4aa536
25e9e99d
b811a81f
dfc8f162
f8417507
2badc1c7
f0531d4b
a47216ae
82dfce0d
e1c4b796
3332ebab
0636ce99
8397c729
2409fc80
cfc6164c
033c2e65
3296f5b9
dd19f4e6
e961a92b
e0562398
e122c1a2
d886f9be
ca846aec
f8dd1d9a
e1881563
c57d06cd
2c0c80bd
975587c1
eca40ed3
b77af7cd
d8b08fb5
8ed07fba
d9cc35c9
c22978d3
0b7828d8
90f9f8f6
f7d10a8b
18502336
2a4dd088
e94a1c49
feb122e7
98c49e36
01fa56df
c20ebaef
09ad6209
f42ed389
e4a31c32
f63d8ee5
9ad4831f
db40c241
187302c9
ea79b46f
2864152d
f3c11734
80d71865
f7362f20
1cd5cd17
0d1884b1
36a848f9
c44eb417
885b3d4b
dd183b86
ff03867a
a166efc3
af4319d5
fa24b2d4
ae46a06e
348705ec
8befb606
b76e90f0
3a3656e2
04f0fa7f
f9ecb559
2eeec6ab
f4230c77
33dfc141
d7267530
9a9208cd
a444e508
a76d2da0
3e815432
1c70f6df
22c6397d
c3de24d7
176a803f
e81abb50
d32c1d22
c4f44357
8cc4bb45
f8e76368
9ff0d8a3
e4e043f4
3c7fac25
d0a98160
b56be822
f589c59b
cb7b96ef
c4dc24a4
c0e77f7a
13614d95
9646de9e
ebed0dc6
3029c17c
bf4e5bcc
c93e3434
c327b8b2
3967f601
827614b2
e3aff3b9
2cc5bcd7
f6134d08
ef3bd1e5
0f16cef2
b37bab61
c52a1c15
c9bc1a78
13a9fb1e
d8571954
d8d417bf
3b0e9714
fb259346
fd0b3c11
13f9ab24
f819d36f
80982e4d
e7afd058
2d8d3c9f
c6ce40d6
ce126675
a6e63e88
fb9fa363
edb47fac
f86bb650
fab7b3af
0d06bd27
286c33c0
df4f63dd
1b8fe669
ec56214c
1cf77d6e
04250688
8fc2d7b6
f07b2841
ecba555a
c3e41bb8
a667b766
0d5aa72a
93220cf6
f24b95cd
316bdb97
ffa63d3d
048de8d3
3b78e564
ee0d038e
941a8604
b29aeca7
bcf55671
25cd4e94
2a0b3fdd
b1639e87
a95bd5f1
a0943cc3
ec627910
d1f7dbb1
f21002ad
07bda475
de727c05
99b5807f
a909b882
db62c239
c77c34da
0e13a5fa
00f9db6d
287adb5d
887610af
dd931e93
15fd4bb8
e50da26d
de735c82
db9c246c
10995106
990f295e
8808110c
f4ab4e0e
336ead3c
3c1d5e8f
bb76be9e
c9c40fd4
8c2411b0
daa252a8
c79ad0c9
e46662fc
e47d8e92
80c217b5
931cfc5c
3e23de0c
e0e186f3
12fa3c8a
ccf9e6c2
d11e1ae3
f16a9f5b
9930e570
e5692337
c34a6376
b5402cc0
36c77802
f3a4b369
d30d3efc
e1a35939
c802be43
d5480cdf
db0ffdab
b0a600fb
878174e2
ecf2aaef
89960f9d
bd5821ed
daf7737e
ea4acd31
3d88e68f
2a4b2f48
f1b3a2c2
fb9a99a0
2f3c897e
35080f7b
1d05cefb
c99e0c6c
8c425885
e5c6af94
d1f607b2
9669593b
b733c3a9
c8c968a1
c45436d1
b82e2528
94835dee
d543fe6a
07dbeeb2
0d7223de
9c5f4cff
dfb9cf07
d8d5cac1
14309003
b53517f2
2b8ec49a
fe0036f1
d8bab839
cc30b286
c6f35b08
d4e0bed3
38a976a0
e1117174
d713a75b
e46abd9a
28b88161
057c2f3a
2405b8b9
eab67797
b3c2d739
f032a70b
b345be6a
d6bbcf71
8003f929
dfe9da0a
f506600d
dbc083fa
f50a597c
22aefb14
f03614c1
3cd42f10
e5406e73
df832a5a
0783d783
dc23abfb
05bfa993
fba6d69f
cc6999b3
c132d2b7
d2294373
95d50c73
a192ceb4
ea620346
0cb775b6
a73bacf2
83d9205f
074d46a0
90909634
878456f5
0c6f01fd
8dc483bd
9cff988c
d548db14
29dd67d5
ca36bcc8
9fd863aa
9f7f980b
a363f388
e68159c5
833c5761
defc5538
18823d59
1f03b1bd
f4b9f828
fe00073e
e8349ae8
8c400213
03f3303a
233b6c88
377fb075
bd6f831d
146e4424
e0aaeffa
cd8c77a7
dc08ab85
a1fabc23
3cb39be3
c013b72d
1c9c9086
0913104c
f24b8faa
0bc90b0a
ff3ee91f
add77ed9
d88f15f0
d4eec9c2
cfb8c0be
dbc1abfb
e847d6f0
9b18a65d
a2f8e1ba
b6da5285
e43c1c0e
df89daad
c60eb89b
af5f90d3
c346383e
067e838f
b17f83eb
b5de1487
f4c5bc56
ac383c1c
f9d300d2
091aedd6
2e98bd43
d385fb34
3d3831f4
f59c4c7a
ebd0ef78
dcf7446e
c442e983
f9982e11
f013d96b
f45d074c
8fd7f908
06f098ec
d8e735bf
a2c68125
b066db6a
d0bbb71b
3052ae27
e81f8491
baacd82c
38db3be3
c3fae9e2
e6b18667
16c97447
f88825da
dac45e77
22777112
eb6e3697
daff9725
86329544
f635a2e2
db12903c
d1353a54
c849c2dd
011a14cf
b4e787c3
124f4f5f
d62cadf3
32732691
210bcede
c4c27624
1033e015
b968e998
83e95284
3e2b5ff0
bb21cfb9
e62f3e4a
8bf6d366
fd560191
e0140659
25debb18
b85ef305
fc30201a
b16e5cb3
ff900354
b9f29618
94bb86d3
845c5656
fdacd750
9041c079
f96cfb3c
fba2b3d1
80a400d8
c7028343
930c5f88
1ba09a9e
01012410
e9cb08e4
d40d83de
de6706c5
a86e1533
20a11289
d576fc82
ff0819b5
2e4d3eba
d3f2b5e6
83c43ba3
12facff9
b8ab575b
e403f851
e3743036
cffa2bbf
0c79f5b8
17896b69
88e98947
27839742
87bc7f5e
ecf3caaf
10a60909
ed72c586
dce8b598
fa08d0b7
c68a220c
8e80335d
f9715def
cda7f8de
fffb802c
f5238fa1
12db48e9
3a3e0496
ebd22c9f
885cf79a
374569bb
eba1a03e
e3179685
f3fe9817
2f0cb7ff
ce260cc0
12244eeb
292941fe
072b2f25
82cec83e
c0541b0d
c4f36da5
0fceae6d
29c26560
e91e2d23
aeb5d336
0deaa3ee
c7dd6976
d0043440
1d97d9ed
bb270c06
f5fca23e
f22fdd8b
ec8fdf85
aa2997c4
ef471be6
1c597587
9bd6fbb1
92745036
c4eb0b61
c7c92923
e0c2075b
dde76b10
a2582457
8cb5314b
1c158f3d
1f3bb624
a575d20c
c4ec4ad6
018b616a
d98b5dcf
2d7fcad3
1e77a90c
d60fc97d
0e61c3fe
d4016d2d
93de0a25
830c9a03
fad34f03
0057dff2
e7acbc8c
c3647a2b
c5da25ec
d45b0fbe
ad86e2bc
d7bf8a24
e7e8998b
aee08590
ae6adfad
06a00ffb
11b9979e
b7d0db91
d91fda8d
be70ebd2
e2e8932d
d9e10c35
e30d0afd
314d5b8d
00eb156c
37f9ab6e
fcf383dd
e947072a
cf05404a
ec0131b9
cbf8c456
ee439c3f
048754d6
ec017c91
a97b7c92
9a45192e
f3a27c3c
fc81e155
c42295d7
d6c6fac5
04a509a4
ea203f3d
08c79f96
99e29d4b
e7515b1c
c78ad9dc
b018fb13
e16d7767
ce857170
950e7006
e5a309b1
0f774abe
e9b7fe2b
e1307355
28566b6b
f0a7be13
fa571232
d5a8e225
c9b21ab4
c650a077
3f13a5ea
d3d36c21
c8c5c117
f31f7017
b0352072
8cba7d7b
91f644f6
3fd9ed9f
d9d65509
be9c7114
04c7fd77
3e765f0f
30df0874
35466234
f5a7063d
b3bcc185
e5bc600b
ba92bcce
b45ec9a6
ee4f7e81
132fba87
9b427e4e
078e845f
c991fd41
997f5cd2
ea856183
fa0944c0
cd12c23b
d0467e67
0cccec91
f1546067
d9dfaf46
2b9c7ead
39643b9d
dcf0df5b
9343eb1e
3757d36e
c2ec69fd
1448b318
16305545
edc104f1
f9b8aee8
9b051b38
28e46793
fe03cbaa
cb8a0f5d
f2044a4d
f46e7710
91048f89
8f5fba79
8308da39
ead2ce90
023664f6
bd42dc9b
853f3f58
c1110eb1
ee62e10e
f0653ec0
1aa6bd8c
ca71b0e1
e4a44c8a
d729c1ef
ff4b0a4c
e19b7324
a1631eed
fd394f83
f9a98c86
b7d02601
063acb77
cee93034
bfe4584d
c6b95686
9904b263
ee86a364
98e90afe
dc44971c
9270f061
c00884d6
eb59fb9e
f5487f5e
8ec41cf8
3ce4623e
ba1e18e1
0b284514
aa4b54bd
0cd9bbdf
e4696df3
d8020143
a225a343
c13883b3
868f11a2
993a853f
1c5e4405
fc265d91
3be8b904
ae5c462d
d61d48b5
e4f3b6cc
d2060209
d34ffd35
d9d16bb6
add04c1c
ebd76e20
da1bacef
deb836d6
ed767961
a38b086f
c79226a2
25f1f436
b7ac4c2a
a2786017
3f3e7313
3710cac0
3d55e24c
d9892b0e
958fb8ed
c349f43b
dc88a402
1cd31f9f
b2185d48
ee36635d
8a854bd6
e404e66d
3c9da94e
02e9d922
838b770b
ffea2313
d92483e4
eff8c540
3c7bc5cc
afe2e87e
ae9bacdf
dc90e56e
be4a6047
cc73ce3c
13eaaa16
d04949e0
8c8cc93b
c3c1b530
3972d6c5
86113a0b
b78c4ad2
e2ce52a8
d803bed6
d056f00f
ac5ebc43
0c20a61d
1d5dde79
f914f171
864d373b
853597c4
e3ab1612
04adb95d
e5714a68
89e35184
e217c408
d6cc5e91
e7741288
f9ab13a4
c98bd6d9
2a84085b
0a268b57
cb33b919
2cadc58a
b0652abc
1108208c
d494472f
3db5e675
07145181
c5796073
f4a3fc4d
1c2aaa47
fa509da7
c789ffb4
aef49a0d
a3b4aa14
d83b7f71
b88f395f
a02b7ce5
9c43e3e6
8489a183
f0c48d0a
24b51ecf
a603d442
f47a4b02
a6aa62f9
992f69fe
8cae377d
8e115078
f5bfa30b
2740bab4
826ddadd
f6f84cc3
ec159e19
f7346ade
ae837911
98a1b7ef
d9a00421
e8d18621
c8237d8d
ec8334a8
affbf0ea
fc59580c
b81f6edf
efce1788
29b5d29d
8522d308
21d541de
cc9895c3
289287ad
91bb68ec
23632cd7
3db3549a
d2260907
e86a20ec
f5893618
cd861e0a
0b284852
dcf4dc22
00b17e93
b19a285f
fa1ac73d
0e8f04d8
13c7a954
dc97b907
9097ae40
04222153
cb63f4af
b04fb31a
393ff0a6
db767186
84a3e5b0
b8260b62
af556b1a
139c7d48
0cf4b429
eab56e5e
e00c0011
fe51ebd3
ad00b490
fbf72d25
810b474b
d3447c59
951098f0
cae2c2c5
dc53a822
b722a2a3
f164417a
d38d6583
aebeabe1
b1b4a534
f91e50cc
c75b56fd
32de5532
f90ffc77
abfca65b
d161ae4c
c9095e6a
ca71aaf8
f50604d8
b698755d
e9a612b4
1a058395
f7a77b17
ec05b126
fd43ae49
c60b3523
0de68cc6
824c403e
efe7e23b
c85775b4
3dce6f62
2e574cb8
c3deef4a
cfaa258f
01ad5f19
c6f0a90c
e7802240
d69aced3
e92d8170
f4ca5151
21bc2462
cb652092
b1ee42fb
d3088de7
e75d471a
f76911d7
3246ed74
08a77870
e4677c12
c0108a99
96ae69ec
39e4c4e8
fa7d9f04
39f54fb9
d12c0945
e4737a45
0a8911fb
b7642d83
1bb51bb3
b27b0564
b8fd4fc2
a9df330b
edadceb2
ffb0821b
ea4c23de
e98fb594
fefe8fc3
f9c1bf3b
ac2f4ac2
a3517504
2b2ddadc
86b1ea06
ea5f49ea
02fec295
ae888849
1ca106d1
eb8e0c14
86a46684
c11b3186
9f2574e2
9a65d1e3
fec53ea9
347c66ec
8c43553a
e0fe39e3
8b089430
d57aa12d
0d84e622
329f364c
d88d7a7d
0819d7a2
91602bce
f5c91094
02e909a1
bde2e897
91e5c491
3bdbf4e0
94cece98
f9beddb7
33fd362d
d6bda7fa
08cc04e4
e977e918
9869fb7e
d366c390
e13600dc
a3e349b6
019f60f0
3145e034
3bd0c515
15292a1b
ac7c13bf
8af5c1e8
c1483c2e
391a4f7c
2e293e31
a5ede04c
ef717aae
1f08301b
26c5cd2b
0952dcb9
d6374804
cf5fa9f2
f559f0ec
d0f85b4b
248c9c73
b95368a2
f4377cf2
af213cb9
18c41991
817008a2
11bfb0c4
260e37ef
2a83caa7
ce82dd9a
81595b97
ee839b0a
84d88975
3d0678d2
ea82be3d
94cceb14
ef5b47f3
aacec72f
184b8bcf
ea718324
c7a6d413
15404ac1
ce7deefc
e0b852b2
2f202668
f5f89dae
1450f8ea
ad23e603
83711f80
ca2120e0
edc6815a
e40535ed
ca330432
c721ba34
96f66fc5
be14ed8b
ba24d775
c536a802
d7027ef5
d2497cb3
912756a8
178024d4
f32156c0
1ea9ffde
1d4410f6
f62a252b
f4c9e2e6
c84e9414
d20df40c
d7741c7f
392ae568
35f7e2ec
e4343cfa
cd6bffe5
30b3de79
95dea900
94e81bc1
234aa91e
c1cc3110
e3a8ee23
96b44d51
c6f3977e
f6c32374
2122e3d3
e672d40e
8111decf
a17e76f8
850fadf9
c7f14b5b
c6218cdb
91194416
f0edc387
d90a8fb6
b70f50ee
8bb517fc
8ed1cc88
fdbb0b38
dedc80ea
e15ca736
ea70e0ed
df17b2ae
b051feb8
f0ec72ed
cc2c44fc
3708c2c1
3c7e4414
b8bfb387
24f06c23
2fc876a1
c8734d46
ce5010ef
06786d26
9713eae3
a7e71dc3
050301aa
ff145954
9c16ece2
e6fb777f
e0d21761
93c732e2
fce9047b
bac2aaba
d3aaf2f8
fe5e7463
9093f7f2
121c826a
ff54dcbb
b989ae0f
cfe8d4ba
0ba630b1
e7e31d03
c49dbcc8
37cbf206
d043edb6
800081fd
c77dbde7
d0c7d78e
f0bd0ef8
e2e3231c
822a33a5
daaf97c8
32e742c7
8f51491d
f081a487
02fc4444
bc644ad8
3832378a
21d55a02
1429df3a
1e39a54d
cbe0ffc3
ce578bf5
070f7c1d
ec913142
c4a9ba8a
01e93a1a
e4b49a10
0775ced9
9a0fc333
f32ae5cb
25c8fa80
faa0b4ec
fa8d8584
f13a28ef
f951e370
04d64153
f9bf19b5
da92161c
f310fd69
9f6857a0
9c7ac1a0
ddff9dcd
8f8bbf40
d66358f4
292d71d1
c9f44847
b8b93174
e057a18f
b63a838f
c79d8783
c7ef1884
8ef9c62a
bcf4fbce
f43a7c62
dddf779e
dc2fa5df
cc56a0d6
3eb6e944
ea3618c5
33e1f297
808f18e3
0c64d227
aac531e4
d9422843
8d8056f8
84d7ed6d
d140ec6b
9e1a15e9
8c6c8379
e7875880
9dad7023
de9cd194
db6db432
a7e433e2
d21687c2
c68105d6
f21c1e9a
d352fa63
9d2e09a5
b2cf63b8
e502025b
1befcae7
c2300c65
f5c3cba8
26eec381
0dc144bf
e91ed02a
8385109d
df9cf438
e8b18f1c
88bbc493
2c369fe6
f99641e0
fe54647e
c25206be
ea8b04bf
c815ea07
d64940e0
e363540d
80d445ef
c0991a89
2a9cd51c
fcf7d1f1
ab711b42
b1fd5389
94e39e6a
eef525c0
a75956ab
20af13c5
ee1f8dd5
0fa439d6
d578e4a1
f407b20f
3e045420
c3abec35
ac789c4f
f376d9d6
dc87305a
901e296e
88ffccd6
0b7527a6
f22cd33c
9b93517a
d42803ad
2c0705a5
e365c7a7
c79a5757
f78dcb9a
9b4b3da2
9c3913c8
09ea3228
d3c6df7c
37d438bf
9ef6926d
1ab9ce4a
cbb8d543
ae6439a8
ee64a581
e2196b66
a12217dd
a3af790c
edf55e36
c5c8e496
a812d95a
c6e148b4
fe412520
a5a590af
e653fed3
320348b3
db371a07
d7a8d9b0
da867c42
0b697833
01ccaf1d
bc0db53a
c357c8b2
ad9a53c8
cb7496af
a9a8094b
0ecc5f98
dbeda421
fec487eb
ec9a4a93
e68c4aee
252fc977
d0a58a2d
2ac57770
b731d576
afed0f04
8d4c041c
c1b72384
847dd9d8
8c52ad3e
8ba9a1d7
e70533f2
f72c18d6
25e31b5b
f10c73fe
e5e3b2be
c133f021
e5c138a8
fc52f90f
8ba4eba8
d6824c95
cd20f59c
85353049
d8c5e1c2
dbb77d23
cb80022c
cde1e63e
fd414748
e99963b4
ca9f1531
13cfe40b
eee4f9ac
1664ab25
a60e5965
e19e3eeb
2deeb668
d0fe4d63
cd2ddcb9
f656b38a
bb1c9353
8755011c
1f0526d0
862bbb91
1a21ba8b
cd80bd0b
fbe49c4b
d7271b7f
d606571e
fda33bf7
8a485dc6
f01f98f3
e04eb520
edc2d52a
eed843e7
906b68c6
0f26f965
be2e3e47
30528784
d8d9954c
ff798154
f00336c8
25e0ca52
20c14364
3e55aee4
d0c47a7f
a68ae007
e6fea0a1
bddbf254
d0be7e91
1c10a684
c41353dc
80f135ef
94d1d2a7
3e353981
c91dda0f
d821d2ff
f6eb0ffb
21ca6c03
3f4596c0
92e7a252
f630a703
efb21458
c854f60d
c299b701
d7810092
c52176ca
d3fe0cc7
aebfcb0b
eb7f0d84
e09e311a
0e66ee87
e8595f72
f9e5fc77
d194dd6c
ca249332
d2e9a036
2b0f2cd0
c6f94f39
3fd07531
00e78c6d
eadfa20f
ddd179d1
cf5f46f6
f7b46988
d33a4c94
f2f3c58c
ef9de604
eaa82f72
dbd395d5
a7a3b92c
138017bf
eb474c01
d6584a96
22a7142c
e2a995ac
cdee606a
3901e0bc
2f63f7f9
98bcd781
bd52588e
aaba1ba0
b8d30c1b
cc22722d
b6256519
cfd7f17c
82a9cf8d
0ea8d5b4
38cf3507
de80c76f
dcc03447
a2f9d15c
ee8accc6
017a98f5
fe92646b
e5d59a20
ed1d317c
804b966d
d09f969e
d5ce9485
16b82b67
961a2b43
de258ac3
357b1db3
f4ddb6a4
cb95493e
f24c4304
3109fa9e
8e2e96c9
d59aa743
f1a46bfa
d3c2d1d8
18ce662a
10621634
cac4105f
a8457269
e39276b8
f8a788f9
8e0d4686
c75f26e6
f19fbd94
d902133c
f42797ea
b113fc4e
fec2b903
0a160fcf
d6151818
198b8b09
94d7d17a
caa637ec
16e73a2c
d6daeb87
d2c3a899
3a7c86eb
a848d2fb
ffe957f5
d407df32
a16a7bcf
ddb1cd2c
e40440cc
98be4974
de6a200c
f18807fb
92d4396a
a341b4e0
8a39bcea
e93a40f2
cbea8428
0c7bf617
1624414e
e7fd97f4
2a78289b
f4798e45
809c6a02
c3f64ec8
fd7f5b1e
d16b4075
a5206251
a4c56ccb
e1f1ceb2
f630ad86
07123124
8886b7cd
fc94efb1
feb76554
c3a7211e
f64c60c0
2eead9a7
cdff2986
f291fb03
f1bd89ac
af3fed3c
ffbcb386
bacd4bd1
ed6c2d83
884d17da
2d28e142
ea1f00c3
3d20fbd1
8e832412
ea49dd59
d19d883b
f1ff9237
a607aa97
b544d2dc
90a09645
0f9c3f65
24c7cac5
9ddc75bf
f5686124
f4a0d3f4
c16460d2
927d4a28
f6ccc256
d675b102
9782de3d
c1ee5e79
a74b0407
1dde5faf
e18680ad
dfccbe83
08d1850a
2733baaf
f25b7e9d
c7007990
3b2d040f
ed3e0dc4
f1359357
cd39ea9b
c55dfaa1
8425bfec
d644f5e7
f86447b0
dba2f0e8
e656a32a
f3b8a08b
f7b64e21
e856f4f0
ba65d1e0
88e2998a
cb17838c
b1398edc
c1a5a48a
1028b363
8cbd2865
c1624279
3b58e42c
cb309289
c8160c91
258e3869
c1dd3631
a749e1cc
c9f34334
0cd81a48
fac0d3b6
8d567462
1daf7a4b
3329f227
cbd73a5d
d11281ad
e986b4dc
2b4110d6
a84a5c6d
fe5543f3
91d111a9
e996553b
896484dd
96647ba1
db3596e6
18f6341a
a3ae32ce
f0ade6ff
d7df2cf1
f0a8b876
e918fd59
3bd1e331
27fcc771
c575fee4
bf5b73f9
e0e96d25
c0539edc
265f6c2a
8fd92250
945dd02b
d02cc17c
d3b89fc9
f5ff4b85
c9f5baed
062c0d5a
9dae5aff
f77d55d3
ecbe5046
3da96373
8a6cab5c
c00ad66c
a62bac6b
d6af9d2f
f0985823
a506a1ff
cf440927
fbb63f7c
bfdc6197
0c16e806
db17428d
07cd2794
daf3a44c
270ed07b
20ae6a04
07d75b80
fba20e8a
a9dd6305
15218a40
b1b4bef1
d0c3992e
85328588
d444ccb7
0fe2a7c4
a5086631
2dbf5db3
234ab757
fda205e8
08531ddb
96958bd0
eff2a818
143791c7
d141292b
d2fa5732
29cd8e21
e731e977
3b0eb778
0238230f
e3d5c0f8
c2656fe9
dee478c2
91546d82
c74800bc
3abe7aba
8d31168e
df33afb9
a578bb9a
b2ed8d83
0ba535a5
d2026390
cf926774
1deb548f
1b379d26
ce6121f0
be9c04f5
2c4c76e7
b2cf05b8
2f87889a
b2ed7cef
9bd3ffe0
3eb7e606
8f493a59
1c0e5806
2b1d3a48
9ac63e52
2c5e1d3f
d7510aaf
d77b57bf
8b12ac52
d3833626
f5013eb7
c3f9f14d
8013eb55
cfcb31b5
e4b49e0d
acc08678
3dc3ecfa
ef533574
da23e759
9c13bc52
97e7d494
a1d5f4a7
84a25055
3de9b166
1c8a251e
e63fe153
940f07d6
             8523258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8524658=> AXI4LITE_WRITE_BURST 60009030, value: 45080000, resp: 00
             8525858=> AXI4LITE_READ_BURST 60009030, value: 45080000, resp: 00
             8525858=> Fpga2Soc_Write PL_UPDMA offset 030 = 45080000, PASS
             8525858=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8527458=> AXI4LITE_WRITE_BURST 60009034, value: 0000, resp: 00
             8528658=> AXI4LITE_READ_BURST 60009034, value: 0000, resp: 00
             8528658=> Fpga2Soc_Write PL_UPDMA offset 034 = 00000000, PASS
             8528658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8530258=> AXI4LITE_WRITE_BURST 6000904c, value: 45000000, resp: 00
             8531458=> AXI4LITE_READ_BURST 6000904c, value: 45000000, resp: 00
             8531458=> Fpga2Soc_Write PL_UPDMA offset 04c = 45000000, PASS
             8531458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8533058=> AXI4LITE_WRITE_BURST 60009050, value: 0000, resp: 00
             8534258=> AXI4LITE_READ_BURST 60009050, value: 0000, resp: 00
             8534258=> Fpga2Soc_Write PL_UPDMA offset 050 = 00000000, PASS
             8534258=> FpgaLocal_Write: PL_UPDMA, s2m set data length...
             8535858=> AXI4LITE_WRITE_BURST 60009020, value: 1000, resp: 00
             8537058=> AXI4LITE_READ_BURST 60009020, value: 1000, resp: 00
             8537058=> Fpga2Soc_Write PL_UPDMA offset 020 = 00001000, PASS
             8537058=> FpgaLocal_Write: PL_UPDMA, m2s set data length...
             8538658=> AXI4LITE_WRITE_BURST 60009068, value: 1000, resp: 00
             8539858=> AXI4LITE_READ_BURST 60009068, value: 1000, resp: 00
             8539858=> Fpga2Soc_Write PL_UPDMA offset 068 = 00001000, PASS
             8539858=> FpgaLocal_Write: PL_UPDMA, endianness...
             8541458=> AXI4LITE_WRITE_BURST 60009078, value: 0001, resp: 00
             8542658=> AXI4LITE_READ_BURST 60009078, value: 0001, resp: 00
             8542658=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000001, PASS
             8542658=> Fpga2Soc_Write: SOC_CC
             8545258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8557458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8557458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8557458=> Fpga2Soc_Write: SOC_CC
             8560058=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8572258=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8572258=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8572258=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8573858=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8573858=> Starting CheckuserDMADone()...
             8573858=> =======================================================================
             8573858=> FpgaLocal_Read: PL_UPDMA
             8573858=> Wating buffer transfer done...
            18847858=> Buffer transfer done. offset 010 = 00000001, PASS
            18847858=> End CheckuserDMADone()...
            18847858=> =======================================================================
            18847858=> End SocUp2DmaPath() test...
            18847858=> =======================================================================
            19347858=> End of the test...
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 19347858 ns : File "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv" Line 139
run: Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 2510.062 ; gain = 0.000 ; free physical = 21172 ; free virtual = 29096
# exit
INFO: xsimkernel Simulation Memory Usage: 268844 KB (Peak: 326184 KB), Simulation CPU Usage: 98450 ms
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 03:18:43 2024...
