FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2016 BayLibre, SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 */

/* Video Clock */

#ifndef __MESON_VCLK_H
#define __MESON_VCLK_H

#include <drm/drm_modes.h>

/* bench 10934.3.0 1828aab6946f */
/* bench 10934.3.1 154770b78f0d */
/* bench 10934.3.2 91ba8cbdf151 */
/* bench 10934.3.3 8a9937beda3e */
/* bench 10934.3.4 0d867f10d687 */
struct meson_drm;

enum {
	MESON_VCLK_TARGET_CVBS = 0,
	MESON_VCLK_TARGET_HDMI = 1,
	MESON_VCLK_TARGET_DMT = 2,
};

/* 27MHz is the CVBS Pixel Clock */
#define MESON_VCLK_CVBS			27000

/* bench 23611.4.0 be5942d37e69 */
/* bench 23611.4.1 dd44ae27fa7d */
/* bench 23611.4.2 cb9646b8ad18 */
/* bench 23611.4.3 b1cb90f610aa */
/* bench 23611.4.4 9731c8573c3d */
/* bench 23611.4.5 66ccfbd21146 */
/* bench 23611.4.6 1f5301f10f43 */
/* bench 23611.4.7 fc7a37fa7f5b */
/* bench 23611.4.8 3e23b3e3fad6 */
/* bench 23611.4.9 987fb404c892 */
enum drm_mode_status
meson_vclk_vic_supported_freq(struct meson_drm *priv, unsigned int phy_freq,
			      unsigned int vclk_freq);

void meson_vclk_setup(struct meson_drm *priv, unsigned int target,
		      unsigned int phy_freq, unsigned int vclk_freq,
		      unsigned int venc_freq, unsigned int dac_freq,
		      bool hdmi_use_enci);

#endif /* __MESON_VCLK_H */
