18:43:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\Pmod_TC1\temp_xsdb_launch_script.tcl
18:43:56 INFO  : XSCT server has started successfully.
18:43:56 INFO  : Successfully done setting XSCT server connection channel  
18:43:56 INFO  : plnx-install-location is set to ''
18:43:56 INFO  : Successfully done setting workspace for the tool. 
18:44:14 INFO  : Platform repository initialization has completed.
18:44:14 INFO  : Registering command handlers for Vitis TCF services
18:44:14 INFO  : Successfully done query RDI_DATADIR 
18:44:56 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
18:44:56 INFO  : Result from executing command 'getPlatforms': 
18:44:56 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:44:56 INFO  : Platform 'Pmod_TC1_wrapper' is added to custom repositories.
18:45:09 INFO  : Platform 'Pmod_TC1_wrapper' is added to custom repositories.
18:48:02 INFO  : Result from executing command 'getProjects': Pmod_TC1_wrapper
18:48:02 INFO  : Result from executing command 'getPlatforms': Pmod_TC1_wrapper|C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/Pmod_TC1_wrapper.xpfm
18:48:02 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
18:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
18:48:16 INFO  : 'jtag frequency' command is executed.
18:48:16 INFO  : Context for 'APU' is selected.
18:48:17 INFO  : System reset is completed.
18:48:20 INFO  : 'after 3000' command is executed.
18:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
18:48:22 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
18:48:22 INFO  : Context for 'APU' is selected.
18:48:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
18:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:22 INFO  : Context for 'APU' is selected.
18:48:22 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
18:48:23 INFO  : 'ps7_init' command is executed.
18:48:23 INFO  : 'ps7_post_config' command is executed.
18:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:24 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:24 INFO  : 'con' command is executed.
18:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:24 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
18:53:47 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
18:54:08 INFO  : Disconnected from the channel tcfchan#3.
18:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
18:54:10 INFO  : 'jtag frequency' command is executed.
18:54:10 INFO  : Context for 'APU' is selected.
18:54:10 INFO  : System reset is completed.
18:54:13 INFO  : 'after 3000' command is executed.
18:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
18:54:15 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
18:54:15 INFO  : Context for 'APU' is selected.
18:54:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
18:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:15 INFO  : Context for 'APU' is selected.
18:54:15 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
18:54:17 INFO  : 'ps7_init' command is executed.
18:54:17 INFO  : 'ps7_post_config' command is executed.
18:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:17 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:17 INFO  : 'con' command is executed.
18:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:17 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
18:54:54 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
18:56:43 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_TC1'...
18:56:55 INFO  : Disconnected from the channel tcfchan#5.
18:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
18:56:57 ERROR : port closed
18:56:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:56:57 ERROR : port closed
18:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
18:57:03 INFO  : 'jtag frequency' command is executed.
18:57:03 INFO  : Context for 'APU' is selected.
18:57:03 INFO  : System reset is completed.
18:57:06 INFO  : 'after 3000' command is executed.
18:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
18:57:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit"
18:57:09 INFO  : Context for 'APU' is selected.
18:57:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa'.
18:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:09 INFO  : Context for 'APU' is selected.
18:57:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl' is done.
18:57:10 INFO  : 'ps7_init' command is executed.
18:57:10 INFO  : 'ps7_post_config' command is executed.
18:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:11 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/bitstream/Pmod_TC1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1_wrapper/export/Pmod_TC1_wrapper/hw/Pmod_TC1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/Pmod_TC1/Pmod_TC1/Debug/Pmod_TC1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:11 INFO  : 'con' command is executed.
18:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\Pmod_TC1\Pmod_TC1_system\_ide\scripts\debugger_pmod_tc1-default.tcl'
