
// Library name: 563_final
// Cell name: hw4_inv_test
// View name: schematic
I0 (net2 net1) hw4_inv
V1 (net2 0) vsource type=pulse val0=0 val1=0
V0 (vdd! 0) vsource type=pulse val0=0 val1=5 delay=100.0p
C0 (net1 0) capacitor c=100f m=1
