// Seed: 1271422596
module module_0 (
    input  wor  id_0,
    input  wand id_1,
    input  tri1 id_2,
    output wand id_3,
    output tri  id_4,
    input  wor  id_5,
    input  tri0 id_6,
    output tri0 id_7,
    input  tri1 id_8
);
  always if (-id_2 - 1) id_4 = 1'd0;
  wire id_10;
  assign id_7 = 1 == id_2;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3
    , id_26,
    output supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output uwire id_7,
    output supply0 id_8,
    input wand id_9,
    input uwire id_10,
    output wire id_11,
    output supply0 id_12,
    input tri id_13,
    input supply1 id_14,
    input uwire id_15,
    input wand id_16,
    output tri0 id_17,
    output tri0 id_18,
    input supply0 id_19,
    input wor id_20,
    input tri0 id_21,
    input tri id_22,
    output supply1 id_23,
    output tri0 id_24
);
  id_27(
      .id_0(1),
      .id_1({1{(1)}} == id_14),
      .id_2(1),
      .id_3(1 == 1'h0),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_6),
      .id_7(1),
      .id_8(id_7),
      .id_9(id_21),
      .id_10(id_6),
      .id_11(1'b0),
      .id_12(id_15)
  );
  module_0 modCall_1 (
      id_20,
      id_16,
      id_10,
      id_11,
      id_12,
      id_19,
      id_16,
      id_24,
      id_10
  );
  assign modCall_1.type_5 = 0;
  wor id_28 = id_13 !=? 1;
endmodule
