LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY halfAdder IS
PORT (bitA, bitB : IN std_logic; 
      sum, carry : OUT std_logic
     );
END halfAdder;

ARCHITECTURE add OF halfAdder IS
BEGIN
  sum <= (NOT bit1 AND bit2) OR (bit1 AND (NOT bit2));
  carry <= (bit1 AND bit2);

END add;
