// Seed: 651489356
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd96
) (
    output uwire id_0,
    output logic id_1,
    input  tri1  _id_2,
    input  wire  id_3
);
  initial begin : LABEL_0
    $clog2(77);
    ;
    id_1 <= 1;
  end
  assign id_0 = -1;
  wand [1 : id_2] id_5;
  module_0 modCall_1 ();
  assign id_5 = id_3;
  assign id_5 = 1;
  assign id_1 = id_1++;
endmodule
module module_3 #(
    parameter id_16 = 32'd47,
    parameter id_2  = 32'd27,
    parameter id_4  = 32'd88
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout wire _id_16;
  output wire id_15;
  input wire id_14;
  output wand id_13;
  input wire id_12;
  input wire id_11;
  input logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_7 = id_2;
  wire id_19;
  logic [7:0] id_20;
  wire id_21;
  assign id_13 = -1'h0;
  wire  id_22;
  logic id_23 = id_22;
  assign id_20[id_2!=?id_16] = id_10[-1 :-1];
  always @(~id_23 or posedge id_5) begin : LABEL_0
    id_23 <= 1'd0;
  end
  uwire id_24 = 1, id_25 = 1;
  always_comb disable id_26;
  assign id_1 = (id_25);
  wire id_27;
  assign id_23 = id_27 & 1;
  module_0 modCall_1 ();
  logic [-1 : (  id_4  >= "" -  1  )] id_28;
endmodule
