// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_102 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_308_p2;
reg   [0:0] icmp_ln86_reg_1298;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1298_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2094_fu_314_p2;
reg   [0:0] icmp_ln86_2094_reg_1305;
reg   [0:0] icmp_ln86_2094_reg_1305_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2095_fu_320_p2;
reg   [0:0] icmp_ln86_2095_reg_1311;
wire   [0:0] icmp_ln86_2096_fu_326_p2;
reg   [0:0] icmp_ln86_2096_reg_1317;
reg   [0:0] icmp_ln86_2096_reg_1317_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2097_fu_332_p2;
reg   [0:0] icmp_ln86_2097_reg_1323;
reg   [0:0] icmp_ln86_2097_reg_1323_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2098_fu_338_p2;
reg   [0:0] icmp_ln86_2098_reg_1329;
reg   [0:0] icmp_ln86_2098_reg_1329_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2098_reg_1329_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2098_reg_1329_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2099_fu_344_p2;
reg   [0:0] icmp_ln86_2099_reg_1335;
wire   [0:0] icmp_ln86_2100_fu_350_p2;
reg   [0:0] icmp_ln86_2100_reg_1341;
reg   [0:0] icmp_ln86_2100_reg_1341_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2101_fu_356_p2;
reg   [0:0] icmp_ln86_2101_reg_1347;
reg   [0:0] icmp_ln86_2101_reg_1347_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2101_reg_1347_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2102_fu_362_p2;
reg   [0:0] icmp_ln86_2102_reg_1353;
reg   [0:0] icmp_ln86_2102_reg_1353_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2102_reg_1353_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2102_reg_1353_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2103_fu_368_p2;
reg   [0:0] icmp_ln86_2103_reg_1359;
reg   [0:0] icmp_ln86_2103_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2103_reg_1359_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2103_reg_1359_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2104_fu_374_p2;
reg   [0:0] icmp_ln86_2104_reg_1365;
reg   [0:0] icmp_ln86_2104_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2104_reg_1365_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2104_reg_1365_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2104_reg_1365_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2105_fu_380_p2;
reg   [0:0] icmp_ln86_2105_reg_1371;
reg   [0:0] icmp_ln86_2105_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2105_reg_1371_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2105_reg_1371_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2105_reg_1371_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2105_reg_1371_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2106_fu_386_p2;
reg   [0:0] icmp_ln86_2106_reg_1377;
wire   [0:0] icmp_ln86_2107_fu_392_p2;
reg   [0:0] icmp_ln86_2107_reg_1383;
reg   [0:0] icmp_ln86_2107_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2107_reg_1383_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2107_reg_1383_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2107_reg_1383_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2107_reg_1383_pp0_iter5_reg;
reg   [0:0] icmp_ln86_2107_reg_1383_pp0_iter6_reg;
wire   [0:0] icmp_ln86_2108_fu_398_p2;
reg   [0:0] icmp_ln86_2108_reg_1389;
reg   [0:0] icmp_ln86_2108_reg_1389_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2109_fu_404_p2;
reg   [0:0] icmp_ln86_2109_reg_1394;
reg   [0:0] icmp_ln86_2109_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2110_fu_410_p2;
reg   [0:0] icmp_ln86_2110_reg_1399;
reg   [0:0] icmp_ln86_2110_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2110_reg_1399_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2111_fu_416_p2;
reg   [0:0] icmp_ln86_2111_reg_1404;
reg   [0:0] icmp_ln86_2111_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2111_reg_1404_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2112_fu_422_p2;
reg   [0:0] icmp_ln86_2112_reg_1409;
reg   [0:0] icmp_ln86_2112_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2112_reg_1409_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2113_fu_428_p2;
reg   [0:0] icmp_ln86_2113_reg_1414;
reg   [0:0] icmp_ln86_2113_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2113_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2113_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2114_fu_434_p2;
reg   [0:0] icmp_ln86_2114_reg_1419;
reg   [0:0] icmp_ln86_2114_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2114_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2114_reg_1419_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2115_fu_440_p2;
reg   [0:0] icmp_ln86_2115_reg_1424;
reg   [0:0] icmp_ln86_2115_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2115_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2115_reg_1424_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2116_fu_446_p2;
reg   [0:0] icmp_ln86_2116_reg_1429;
reg   [0:0] icmp_ln86_2116_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2116_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2116_reg_1429_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2116_reg_1429_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2117_fu_452_p2;
reg   [0:0] icmp_ln86_2117_reg_1434;
reg   [0:0] icmp_ln86_2117_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2117_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2117_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2117_reg_1434_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2118_fu_458_p2;
reg   [0:0] icmp_ln86_2118_reg_1439;
reg   [0:0] icmp_ln86_2118_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2118_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2118_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2118_reg_1439_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2119_fu_464_p2;
reg   [0:0] icmp_ln86_2119_reg_1444;
reg   [0:0] icmp_ln86_2119_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2119_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2119_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2119_reg_1444_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2119_reg_1444_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2120_fu_470_p2;
reg   [0:0] icmp_ln86_2120_reg_1449;
reg   [0:0] icmp_ln86_2120_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2120_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2120_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2120_reg_1449_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2120_reg_1449_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2121_fu_476_p2;
reg   [0:0] icmp_ln86_2121_reg_1454;
reg   [0:0] icmp_ln86_2121_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2121_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2121_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2121_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2121_reg_1454_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2122_fu_482_p2;
reg   [0:0] icmp_ln86_2122_reg_1459;
reg   [0:0] icmp_ln86_2122_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2122_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2122_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2122_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2122_reg_1459_pp0_iter5_reg;
reg   [0:0] icmp_ln86_2122_reg_1459_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_488_p2;
reg   [0:0] xor_ln104_reg_1464;
wire   [0:0] and_ln102_fu_494_p2;
reg   [0:0] and_ln102_reg_1470;
wire   [0:0] and_ln102_2367_fu_498_p2;
reg   [0:0] and_ln102_2367_reg_1476;
reg   [0:0] and_ln102_2367_reg_1476_pp0_iter2_reg;
reg   [0:0] and_ln102_2367_reg_1476_pp0_iter3_reg;
reg   [0:0] and_ln102_2367_reg_1476_pp0_iter4_reg;
wire   [0:0] and_ln102_2368_fu_512_p2;
reg   [0:0] and_ln102_2368_reg_1483;
wire   [0:0] and_ln104_385_fu_527_p2;
reg   [0:0] and_ln104_385_reg_1489;
reg   [0:0] and_ln104_385_reg_1489_pp0_iter2_reg;
reg   [0:0] and_ln104_385_reg_1489_pp0_iter3_reg;
reg   [0:0] and_ln104_385_reg_1489_pp0_iter4_reg;
reg   [0:0] and_ln104_385_reg_1489_pp0_iter5_reg;
reg   [0:0] and_ln104_385_reg_1489_pp0_iter6_reg;
reg   [0:0] and_ln104_385_reg_1489_pp0_iter7_reg;
wire   [0:0] and_ln102_2372_fu_533_p2;
reg   [0:0] and_ln102_2372_reg_1496;
wire   [0:0] and_ln102_2378_fu_538_p2;
reg   [0:0] and_ln102_2378_reg_1502;
wire   [0:0] and_ln104_386_fu_548_p2;
reg   [0:0] and_ln104_386_reg_1512;
reg   [0:0] and_ln104_386_reg_1512_pp0_iter2_reg;
reg   [0:0] and_ln104_386_reg_1512_pp0_iter3_reg;
reg   [0:0] and_ln104_386_reg_1512_pp0_iter4_reg;
reg   [0:0] and_ln104_386_reg_1512_pp0_iter5_reg;
wire   [0:0] and_ln104_382_fu_569_p2;
reg   [0:0] and_ln104_382_reg_1518;
wire   [0:0] and_ln102_2369_fu_574_p2;
reg   [0:0] and_ln102_2369_reg_1523;
reg   [0:0] and_ln102_2369_reg_1523_pp0_iter3_reg;
wire   [0:0] and_ln104_383_fu_584_p2;
reg   [0:0] and_ln104_383_reg_1530;
reg   [0:0] and_ln104_383_reg_1530_pp0_iter3_reg;
wire   [0:0] and_ln102_2373_fu_595_p2;
reg   [0:0] and_ln102_2373_reg_1536;
wire   [0:0] or_ln117_1859_fu_658_p2;
reg   [0:0] or_ln117_1859_reg_1541;
wire   [2:0] select_ln117_2036_fu_670_p3;
reg   [2:0] select_ln117_2036_reg_1546;
wire   [0:0] or_ln117_1861_fu_678_p2;
reg   [0:0] or_ln117_1861_reg_1551;
wire   [0:0] or_ln117_1863_fu_684_p2;
reg   [0:0] or_ln117_1863_reg_1557;
wire   [0:0] or_ln117_1871_fu_688_p2;
reg   [0:0] or_ln117_1871_reg_1565;
reg   [0:0] or_ln117_1871_reg_1565_pp0_iter3_reg;
reg   [0:0] or_ln117_1871_reg_1565_pp0_iter4_reg;
wire   [0:0] and_ln102_2375_fu_701_p2;
reg   [0:0] and_ln102_2375_reg_1574;
wire   [0:0] or_ln117_1865_fu_772_p2;
reg   [0:0] or_ln117_1865_reg_1580;
wire   [3:0] select_ln117_2042_fu_785_p3;
reg   [3:0] select_ln117_2042_reg_1585;
wire   [0:0] or_ln117_1867_fu_793_p2;
reg   [0:0] or_ln117_1867_reg_1590;
wire   [0:0] and_ln102_2370_fu_797_p2;
reg   [0:0] and_ln102_2370_reg_1597;
wire   [0:0] and_ln104_384_fu_806_p2;
reg   [0:0] and_ln104_384_reg_1603;
reg   [0:0] and_ln104_384_reg_1603_pp0_iter5_reg;
wire   [0:0] and_ln102_2376_fu_821_p2;
reg   [0:0] and_ln102_2376_reg_1609;
wire   [4:0] select_ln117_2048_fu_912_p3;
reg   [4:0] select_ln117_2048_reg_1614;
wire   [0:0] or_ln117_1873_fu_919_p2;
reg   [0:0] or_ln117_1873_reg_1619;
wire   [0:0] or_ln117_1877_fu_1002_p2;
reg   [0:0] or_ln117_1877_reg_1625;
wire   [4:0] select_ln117_2054_fu_1016_p3;
reg   [4:0] select_ln117_2054_reg_1630;
wire   [0:0] or_ln117_1879_fu_1024_p2;
reg   [0:0] or_ln117_1879_reg_1635;
wire   [0:0] or_ln117_1881_fu_1080_p2;
reg   [0:0] or_ln117_1881_reg_1642;
reg   [0:0] or_ln117_1881_reg_1642_pp0_iter7_reg;
wire   [0:0] or_ln117_1883_fu_1106_p2;
reg   [0:0] or_ln117_1883_reg_1647;
wire   [4:0] select_ln117_2060_fu_1120_p3;
reg   [4:0] select_ln117_2060_reg_1652;
wire   [11:0] tmp_fu_1155_p65;
reg   [11:0] tmp_reg_1657;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_994_fu_502_p2;
wire   [0:0] and_ln104_381_fu_507_p2;
wire   [0:0] xor_ln104_998_fu_522_p2;
wire   [0:0] and_ln102_2371_fu_517_p2;
wire   [0:0] xor_ln104_1005_fu_543_p2;
wire   [0:0] xor_ln104_993_fu_554_p2;
wire   [0:0] xor_ln104_995_fu_564_p2;
wire   [0:0] and_ln104_fu_559_p2;
wire   [0:0] xor_ln104_996_fu_579_p2;
wire   [0:0] xor_ln104_999_fu_590_p2;
wire   [0:0] and_ln102_2381_fu_604_p2;
wire   [0:0] and_ln102_2380_fu_600_p2;
wire   [0:0] xor_ln117_fu_619_p2;
wire   [0:0] or_ln117_fu_614_p2;
wire   [1:0] zext_ln117_fu_624_p1;
wire   [0:0] or_ln117_1857_fu_628_p2;
wire   [0:0] and_ln102_2382_fu_609_p2;
wire   [1:0] select_ln117_fu_632_p3;
wire   [1:0] select_ln117_2034_fu_646_p3;
wire   [0:0] or_ln117_1858_fu_640_p2;
wire   [2:0] zext_ln117_217_fu_654_p1;
wire   [2:0] select_ln117_2035_fu_662_p3;
wire   [0:0] xor_ln104_1000_fu_692_p2;
wire   [0:0] and_ln102_2384_fu_709_p2;
wire   [0:0] and_ln102_2374_fu_697_p2;
wire   [0:0] and_ln102_2383_fu_705_p2;
wire   [0:0] or_ln117_1860_fu_724_p2;
wire   [0:0] and_ln102_2385_fu_714_p2;
wire   [2:0] select_ln117_2037_fu_729_p3;
wire   [2:0] select_ln117_2038_fu_741_p3;
wire   [0:0] or_ln117_1862_fu_736_p2;
wire   [3:0] zext_ln117_218_fu_748_p1;
wire   [0:0] and_ln102_2386_fu_719_p2;
wire   [3:0] select_ln117_2039_fu_752_p3;
wire   [0:0] or_ln117_1864_fu_760_p2;
wire   [3:0] select_ln117_2040_fu_765_p3;
wire   [3:0] select_ln117_2041_fu_777_p3;
wire   [0:0] xor_ln104_997_fu_801_p2;
wire   [0:0] xor_ln104_1001_fu_811_p2;
wire   [0:0] and_ln102_2387_fu_826_p2;
wire   [0:0] xor_ln104_1002_fu_816_p2;
wire   [0:0] and_ln102_2390_fu_840_p2;
wire   [0:0] and_ln102_2388_fu_831_p2;
wire   [0:0] or_ln117_1866_fu_850_p2;
wire   [0:0] and_ln102_2389_fu_836_p2;
wire   [3:0] select_ln117_2043_fu_855_p3;
wire   [0:0] or_ln117_1868_fu_862_p2;
wire   [3:0] select_ln117_2044_fu_867_p3;
wire   [0:0] or_ln117_1869_fu_874_p2;
wire   [0:0] and_ln102_2391_fu_845_p2;
wire   [3:0] select_ln117_2045_fu_878_p3;
wire   [3:0] select_ln117_2046_fu_892_p3;
wire   [0:0] or_ln117_1870_fu_886_p2;
wire   [4:0] zext_ln117_219_fu_900_p1;
wire   [4:0] select_ln117_2047_fu_904_p3;
wire   [0:0] xor_ln104_1003_fu_924_p2;
wire   [0:0] and_ln102_2393_fu_937_p2;
wire   [0:0] and_ln102_2377_fu_929_p2;
wire   [0:0] and_ln102_2392_fu_933_p2;
wire   [0:0] or_ln117_1872_fu_952_p2;
wire   [0:0] and_ln102_2394_fu_942_p2;
wire   [4:0] select_ln117_2049_fu_957_p3;
wire   [0:0] or_ln117_1874_fu_964_p2;
wire   [4:0] select_ln117_2050_fu_969_p3;
wire   [0:0] or_ln117_1875_fu_976_p2;
wire   [0:0] and_ln102_2395_fu_947_p2;
wire   [4:0] select_ln117_2051_fu_980_p3;
wire   [0:0] or_ln117_1876_fu_988_p2;
wire   [4:0] select_ln117_2052_fu_994_p3;
wire   [4:0] select_ln117_2053_fu_1008_p3;
wire   [0:0] xor_ln104_1004_fu_1028_p2;
wire   [0:0] and_ln102_2396_fu_1037_p2;
wire   [0:0] and_ln102_2379_fu_1033_p2;
wire   [0:0] and_ln102_2397_fu_1042_p2;
wire   [0:0] or_ln117_1878_fu_1056_p2;
wire   [0:0] and_ln102_2398_fu_1047_p2;
wire   [4:0] select_ln117_2055_fu_1061_p3;
wire   [0:0] or_ln117_1880_fu_1068_p2;
wire   [4:0] select_ln117_2056_fu_1073_p3;
wire   [0:0] and_ln102_2399_fu_1051_p2;
wire   [4:0] select_ln117_2057_fu_1084_p3;
wire   [0:0] or_ln117_1882_fu_1092_p2;
wire   [4:0] select_ln117_2058_fu_1098_p3;
wire   [4:0] select_ln117_2059_fu_1112_p3;
wire   [0:0] xor_ln104_1006_fu_1128_p2;
wire   [0:0] and_ln102_2400_fu_1133_p2;
wire   [0:0] and_ln102_2401_fu_1138_p2;
wire   [0:0] or_ln117_1884_fu_1143_p2;
wire   [11:0] tmp_fu_1155_p63;
wire   [4:0] tmp_fu_1155_p64;
wire   [0:0] or_ln117_1885_fu_1287_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
wire   [4:0] tmp_fu_1155_p1;
wire   [4:0] tmp_fu_1155_p3;
wire   [4:0] tmp_fu_1155_p5;
wire   [4:0] tmp_fu_1155_p7;
wire   [4:0] tmp_fu_1155_p9;
wire   [4:0] tmp_fu_1155_p11;
wire   [4:0] tmp_fu_1155_p13;
wire   [4:0] tmp_fu_1155_p15;
wire   [4:0] tmp_fu_1155_p17;
wire   [4:0] tmp_fu_1155_p19;
wire   [4:0] tmp_fu_1155_p21;
wire   [4:0] tmp_fu_1155_p23;
wire   [4:0] tmp_fu_1155_p25;
wire   [4:0] tmp_fu_1155_p27;
wire   [4:0] tmp_fu_1155_p29;
wire   [4:0] tmp_fu_1155_p31;
wire  signed [4:0] tmp_fu_1155_p33;
wire  signed [4:0] tmp_fu_1155_p35;
wire  signed [4:0] tmp_fu_1155_p37;
wire  signed [4:0] tmp_fu_1155_p39;
wire  signed [4:0] tmp_fu_1155_p41;
wire  signed [4:0] tmp_fu_1155_p43;
wire  signed [4:0] tmp_fu_1155_p45;
wire  signed [4:0] tmp_fu_1155_p47;
wire  signed [4:0] tmp_fu_1155_p49;
wire  signed [4:0] tmp_fu_1155_p51;
wire  signed [4:0] tmp_fu_1155_p53;
wire  signed [4:0] tmp_fu_1155_p55;
wire  signed [4:0] tmp_fu_1155_p57;
wire  signed [4:0] tmp_fu_1155_p59;
wire  signed [4:0] tmp_fu_1155_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x9 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x9_U1572(
    .din0(12'd176),
    .din1(12'd16),
    .din2(12'd61),
    .din3(12'd3909),
    .din4(12'd22),
    .din5(12'd500),
    .din6(12'd3729),
    .din7(12'd1912),
    .din8(12'd203),
    .din9(12'd59),
    .din10(12'd3982),
    .din11(12'd729),
    .din12(12'd138),
    .din13(12'd69),
    .din14(12'd4092),
    .din15(12'd4037),
    .din16(12'd3890),
    .din17(12'd278),
    .din18(12'd4),
    .din19(12'd4025),
    .din20(12'd1452),
    .din21(12'd47),
    .din22(12'd3822),
    .din23(12'd3958),
    .din24(12'd883),
    .din25(12'd2996),
    .din26(12'd3729),
    .din27(12'd183),
    .din28(12'd645),
    .din29(12'd3709),
    .din30(12'd247),
    .def(tmp_fu_1155_p63),
    .sel(tmp_fu_1155_p64),
    .dout(tmp_fu_1155_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2367_reg_1476 <= and_ln102_2367_fu_498_p2;
        and_ln102_2367_reg_1476_pp0_iter2_reg <= and_ln102_2367_reg_1476;
        and_ln102_2367_reg_1476_pp0_iter3_reg <= and_ln102_2367_reg_1476_pp0_iter2_reg;
        and_ln102_2367_reg_1476_pp0_iter4_reg <= and_ln102_2367_reg_1476_pp0_iter3_reg;
        and_ln102_2368_reg_1483 <= and_ln102_2368_fu_512_p2;
        and_ln102_2369_reg_1523 <= and_ln102_2369_fu_574_p2;
        and_ln102_2369_reg_1523_pp0_iter3_reg <= and_ln102_2369_reg_1523;
        and_ln102_2370_reg_1597 <= and_ln102_2370_fu_797_p2;
        and_ln102_2372_reg_1496 <= and_ln102_2372_fu_533_p2;
        and_ln102_2373_reg_1536 <= and_ln102_2373_fu_595_p2;
        and_ln102_2375_reg_1574 <= and_ln102_2375_fu_701_p2;
        and_ln102_2376_reg_1609 <= and_ln102_2376_fu_821_p2;
        and_ln102_2378_reg_1502 <= and_ln102_2378_fu_538_p2;
        and_ln102_reg_1470 <= and_ln102_fu_494_p2;
        and_ln104_382_reg_1518 <= and_ln104_382_fu_569_p2;
        and_ln104_383_reg_1530 <= and_ln104_383_fu_584_p2;
        and_ln104_383_reg_1530_pp0_iter3_reg <= and_ln104_383_reg_1530;
        and_ln104_384_reg_1603 <= and_ln104_384_fu_806_p2;
        and_ln104_384_reg_1603_pp0_iter5_reg <= and_ln104_384_reg_1603;
        and_ln104_385_reg_1489 <= and_ln104_385_fu_527_p2;
        and_ln104_385_reg_1489_pp0_iter2_reg <= and_ln104_385_reg_1489;
        and_ln104_385_reg_1489_pp0_iter3_reg <= and_ln104_385_reg_1489_pp0_iter2_reg;
        and_ln104_385_reg_1489_pp0_iter4_reg <= and_ln104_385_reg_1489_pp0_iter3_reg;
        and_ln104_385_reg_1489_pp0_iter5_reg <= and_ln104_385_reg_1489_pp0_iter4_reg;
        and_ln104_385_reg_1489_pp0_iter6_reg <= and_ln104_385_reg_1489_pp0_iter5_reg;
        and_ln104_385_reg_1489_pp0_iter7_reg <= and_ln104_385_reg_1489_pp0_iter6_reg;
        and_ln104_386_reg_1512 <= and_ln104_386_fu_548_p2;
        and_ln104_386_reg_1512_pp0_iter2_reg <= and_ln104_386_reg_1512;
        and_ln104_386_reg_1512_pp0_iter3_reg <= and_ln104_386_reg_1512_pp0_iter2_reg;
        and_ln104_386_reg_1512_pp0_iter4_reg <= and_ln104_386_reg_1512_pp0_iter3_reg;
        and_ln104_386_reg_1512_pp0_iter5_reg <= and_ln104_386_reg_1512_pp0_iter4_reg;
        icmp_ln86_2094_reg_1305 <= icmp_ln86_2094_fu_314_p2;
        icmp_ln86_2094_reg_1305_pp0_iter1_reg <= icmp_ln86_2094_reg_1305;
        icmp_ln86_2095_reg_1311 <= icmp_ln86_2095_fu_320_p2;
        icmp_ln86_2096_reg_1317 <= icmp_ln86_2096_fu_326_p2;
        icmp_ln86_2096_reg_1317_pp0_iter1_reg <= icmp_ln86_2096_reg_1317;
        icmp_ln86_2097_reg_1323 <= icmp_ln86_2097_fu_332_p2;
        icmp_ln86_2097_reg_1323_pp0_iter1_reg <= icmp_ln86_2097_reg_1323;
        icmp_ln86_2098_reg_1329 <= icmp_ln86_2098_fu_338_p2;
        icmp_ln86_2098_reg_1329_pp0_iter1_reg <= icmp_ln86_2098_reg_1329;
        icmp_ln86_2098_reg_1329_pp0_iter2_reg <= icmp_ln86_2098_reg_1329_pp0_iter1_reg;
        icmp_ln86_2098_reg_1329_pp0_iter3_reg <= icmp_ln86_2098_reg_1329_pp0_iter2_reg;
        icmp_ln86_2099_reg_1335 <= icmp_ln86_2099_fu_344_p2;
        icmp_ln86_2100_reg_1341 <= icmp_ln86_2100_fu_350_p2;
        icmp_ln86_2100_reg_1341_pp0_iter1_reg <= icmp_ln86_2100_reg_1341;
        icmp_ln86_2101_reg_1347 <= icmp_ln86_2101_fu_356_p2;
        icmp_ln86_2101_reg_1347_pp0_iter1_reg <= icmp_ln86_2101_reg_1347;
        icmp_ln86_2101_reg_1347_pp0_iter2_reg <= icmp_ln86_2101_reg_1347_pp0_iter1_reg;
        icmp_ln86_2102_reg_1353 <= icmp_ln86_2102_fu_362_p2;
        icmp_ln86_2102_reg_1353_pp0_iter1_reg <= icmp_ln86_2102_reg_1353;
        icmp_ln86_2102_reg_1353_pp0_iter2_reg <= icmp_ln86_2102_reg_1353_pp0_iter1_reg;
        icmp_ln86_2102_reg_1353_pp0_iter3_reg <= icmp_ln86_2102_reg_1353_pp0_iter2_reg;
        icmp_ln86_2103_reg_1359 <= icmp_ln86_2103_fu_368_p2;
        icmp_ln86_2103_reg_1359_pp0_iter1_reg <= icmp_ln86_2103_reg_1359;
        icmp_ln86_2103_reg_1359_pp0_iter2_reg <= icmp_ln86_2103_reg_1359_pp0_iter1_reg;
        icmp_ln86_2103_reg_1359_pp0_iter3_reg <= icmp_ln86_2103_reg_1359_pp0_iter2_reg;
        icmp_ln86_2104_reg_1365 <= icmp_ln86_2104_fu_374_p2;
        icmp_ln86_2104_reg_1365_pp0_iter1_reg <= icmp_ln86_2104_reg_1365;
        icmp_ln86_2104_reg_1365_pp0_iter2_reg <= icmp_ln86_2104_reg_1365_pp0_iter1_reg;
        icmp_ln86_2104_reg_1365_pp0_iter3_reg <= icmp_ln86_2104_reg_1365_pp0_iter2_reg;
        icmp_ln86_2104_reg_1365_pp0_iter4_reg <= icmp_ln86_2104_reg_1365_pp0_iter3_reg;
        icmp_ln86_2105_reg_1371 <= icmp_ln86_2105_fu_380_p2;
        icmp_ln86_2105_reg_1371_pp0_iter1_reg <= icmp_ln86_2105_reg_1371;
        icmp_ln86_2105_reg_1371_pp0_iter2_reg <= icmp_ln86_2105_reg_1371_pp0_iter1_reg;
        icmp_ln86_2105_reg_1371_pp0_iter3_reg <= icmp_ln86_2105_reg_1371_pp0_iter2_reg;
        icmp_ln86_2105_reg_1371_pp0_iter4_reg <= icmp_ln86_2105_reg_1371_pp0_iter3_reg;
        icmp_ln86_2105_reg_1371_pp0_iter5_reg <= icmp_ln86_2105_reg_1371_pp0_iter4_reg;
        icmp_ln86_2106_reg_1377 <= icmp_ln86_2106_fu_386_p2;
        icmp_ln86_2107_reg_1383 <= icmp_ln86_2107_fu_392_p2;
        icmp_ln86_2107_reg_1383_pp0_iter1_reg <= icmp_ln86_2107_reg_1383;
        icmp_ln86_2107_reg_1383_pp0_iter2_reg <= icmp_ln86_2107_reg_1383_pp0_iter1_reg;
        icmp_ln86_2107_reg_1383_pp0_iter3_reg <= icmp_ln86_2107_reg_1383_pp0_iter2_reg;
        icmp_ln86_2107_reg_1383_pp0_iter4_reg <= icmp_ln86_2107_reg_1383_pp0_iter3_reg;
        icmp_ln86_2107_reg_1383_pp0_iter5_reg <= icmp_ln86_2107_reg_1383_pp0_iter4_reg;
        icmp_ln86_2107_reg_1383_pp0_iter6_reg <= icmp_ln86_2107_reg_1383_pp0_iter5_reg;
        icmp_ln86_2108_reg_1389 <= icmp_ln86_2108_fu_398_p2;
        icmp_ln86_2108_reg_1389_pp0_iter1_reg <= icmp_ln86_2108_reg_1389;
        icmp_ln86_2109_reg_1394 <= icmp_ln86_2109_fu_404_p2;
        icmp_ln86_2109_reg_1394_pp0_iter1_reg <= icmp_ln86_2109_reg_1394;
        icmp_ln86_2110_reg_1399 <= icmp_ln86_2110_fu_410_p2;
        icmp_ln86_2110_reg_1399_pp0_iter1_reg <= icmp_ln86_2110_reg_1399;
        icmp_ln86_2110_reg_1399_pp0_iter2_reg <= icmp_ln86_2110_reg_1399_pp0_iter1_reg;
        icmp_ln86_2111_reg_1404 <= icmp_ln86_2111_fu_416_p2;
        icmp_ln86_2111_reg_1404_pp0_iter1_reg <= icmp_ln86_2111_reg_1404;
        icmp_ln86_2111_reg_1404_pp0_iter2_reg <= icmp_ln86_2111_reg_1404_pp0_iter1_reg;
        icmp_ln86_2112_reg_1409 <= icmp_ln86_2112_fu_422_p2;
        icmp_ln86_2112_reg_1409_pp0_iter1_reg <= icmp_ln86_2112_reg_1409;
        icmp_ln86_2112_reg_1409_pp0_iter2_reg <= icmp_ln86_2112_reg_1409_pp0_iter1_reg;
        icmp_ln86_2113_reg_1414 <= icmp_ln86_2113_fu_428_p2;
        icmp_ln86_2113_reg_1414_pp0_iter1_reg <= icmp_ln86_2113_reg_1414;
        icmp_ln86_2113_reg_1414_pp0_iter2_reg <= icmp_ln86_2113_reg_1414_pp0_iter1_reg;
        icmp_ln86_2113_reg_1414_pp0_iter3_reg <= icmp_ln86_2113_reg_1414_pp0_iter2_reg;
        icmp_ln86_2114_reg_1419 <= icmp_ln86_2114_fu_434_p2;
        icmp_ln86_2114_reg_1419_pp0_iter1_reg <= icmp_ln86_2114_reg_1419;
        icmp_ln86_2114_reg_1419_pp0_iter2_reg <= icmp_ln86_2114_reg_1419_pp0_iter1_reg;
        icmp_ln86_2114_reg_1419_pp0_iter3_reg <= icmp_ln86_2114_reg_1419_pp0_iter2_reg;
        icmp_ln86_2115_reg_1424 <= icmp_ln86_2115_fu_440_p2;
        icmp_ln86_2115_reg_1424_pp0_iter1_reg <= icmp_ln86_2115_reg_1424;
        icmp_ln86_2115_reg_1424_pp0_iter2_reg <= icmp_ln86_2115_reg_1424_pp0_iter1_reg;
        icmp_ln86_2115_reg_1424_pp0_iter3_reg <= icmp_ln86_2115_reg_1424_pp0_iter2_reg;
        icmp_ln86_2116_reg_1429 <= icmp_ln86_2116_fu_446_p2;
        icmp_ln86_2116_reg_1429_pp0_iter1_reg <= icmp_ln86_2116_reg_1429;
        icmp_ln86_2116_reg_1429_pp0_iter2_reg <= icmp_ln86_2116_reg_1429_pp0_iter1_reg;
        icmp_ln86_2116_reg_1429_pp0_iter3_reg <= icmp_ln86_2116_reg_1429_pp0_iter2_reg;
        icmp_ln86_2116_reg_1429_pp0_iter4_reg <= icmp_ln86_2116_reg_1429_pp0_iter3_reg;
        icmp_ln86_2117_reg_1434 <= icmp_ln86_2117_fu_452_p2;
        icmp_ln86_2117_reg_1434_pp0_iter1_reg <= icmp_ln86_2117_reg_1434;
        icmp_ln86_2117_reg_1434_pp0_iter2_reg <= icmp_ln86_2117_reg_1434_pp0_iter1_reg;
        icmp_ln86_2117_reg_1434_pp0_iter3_reg <= icmp_ln86_2117_reg_1434_pp0_iter2_reg;
        icmp_ln86_2117_reg_1434_pp0_iter4_reg <= icmp_ln86_2117_reg_1434_pp0_iter3_reg;
        icmp_ln86_2118_reg_1439 <= icmp_ln86_2118_fu_458_p2;
        icmp_ln86_2118_reg_1439_pp0_iter1_reg <= icmp_ln86_2118_reg_1439;
        icmp_ln86_2118_reg_1439_pp0_iter2_reg <= icmp_ln86_2118_reg_1439_pp0_iter1_reg;
        icmp_ln86_2118_reg_1439_pp0_iter3_reg <= icmp_ln86_2118_reg_1439_pp0_iter2_reg;
        icmp_ln86_2118_reg_1439_pp0_iter4_reg <= icmp_ln86_2118_reg_1439_pp0_iter3_reg;
        icmp_ln86_2119_reg_1444 <= icmp_ln86_2119_fu_464_p2;
        icmp_ln86_2119_reg_1444_pp0_iter1_reg <= icmp_ln86_2119_reg_1444;
        icmp_ln86_2119_reg_1444_pp0_iter2_reg <= icmp_ln86_2119_reg_1444_pp0_iter1_reg;
        icmp_ln86_2119_reg_1444_pp0_iter3_reg <= icmp_ln86_2119_reg_1444_pp0_iter2_reg;
        icmp_ln86_2119_reg_1444_pp0_iter4_reg <= icmp_ln86_2119_reg_1444_pp0_iter3_reg;
        icmp_ln86_2119_reg_1444_pp0_iter5_reg <= icmp_ln86_2119_reg_1444_pp0_iter4_reg;
        icmp_ln86_2120_reg_1449 <= icmp_ln86_2120_fu_470_p2;
        icmp_ln86_2120_reg_1449_pp0_iter1_reg <= icmp_ln86_2120_reg_1449;
        icmp_ln86_2120_reg_1449_pp0_iter2_reg <= icmp_ln86_2120_reg_1449_pp0_iter1_reg;
        icmp_ln86_2120_reg_1449_pp0_iter3_reg <= icmp_ln86_2120_reg_1449_pp0_iter2_reg;
        icmp_ln86_2120_reg_1449_pp0_iter4_reg <= icmp_ln86_2120_reg_1449_pp0_iter3_reg;
        icmp_ln86_2120_reg_1449_pp0_iter5_reg <= icmp_ln86_2120_reg_1449_pp0_iter4_reg;
        icmp_ln86_2121_reg_1454 <= icmp_ln86_2121_fu_476_p2;
        icmp_ln86_2121_reg_1454_pp0_iter1_reg <= icmp_ln86_2121_reg_1454;
        icmp_ln86_2121_reg_1454_pp0_iter2_reg <= icmp_ln86_2121_reg_1454_pp0_iter1_reg;
        icmp_ln86_2121_reg_1454_pp0_iter3_reg <= icmp_ln86_2121_reg_1454_pp0_iter2_reg;
        icmp_ln86_2121_reg_1454_pp0_iter4_reg <= icmp_ln86_2121_reg_1454_pp0_iter3_reg;
        icmp_ln86_2121_reg_1454_pp0_iter5_reg <= icmp_ln86_2121_reg_1454_pp0_iter4_reg;
        icmp_ln86_2122_reg_1459 <= icmp_ln86_2122_fu_482_p2;
        icmp_ln86_2122_reg_1459_pp0_iter1_reg <= icmp_ln86_2122_reg_1459;
        icmp_ln86_2122_reg_1459_pp0_iter2_reg <= icmp_ln86_2122_reg_1459_pp0_iter1_reg;
        icmp_ln86_2122_reg_1459_pp0_iter3_reg <= icmp_ln86_2122_reg_1459_pp0_iter2_reg;
        icmp_ln86_2122_reg_1459_pp0_iter4_reg <= icmp_ln86_2122_reg_1459_pp0_iter3_reg;
        icmp_ln86_2122_reg_1459_pp0_iter5_reg <= icmp_ln86_2122_reg_1459_pp0_iter4_reg;
        icmp_ln86_2122_reg_1459_pp0_iter6_reg <= icmp_ln86_2122_reg_1459_pp0_iter5_reg;
        icmp_ln86_reg_1298 <= icmp_ln86_fu_308_p2;
        icmp_ln86_reg_1298_pp0_iter1_reg <= icmp_ln86_reg_1298;
        or_ln117_1859_reg_1541 <= or_ln117_1859_fu_658_p2;
        or_ln117_1861_reg_1551 <= or_ln117_1861_fu_678_p2;
        or_ln117_1863_reg_1557 <= or_ln117_1863_fu_684_p2;
        or_ln117_1865_reg_1580 <= or_ln117_1865_fu_772_p2;
        or_ln117_1867_reg_1590 <= or_ln117_1867_fu_793_p2;
        or_ln117_1871_reg_1565 <= or_ln117_1871_fu_688_p2;
        or_ln117_1871_reg_1565_pp0_iter3_reg <= or_ln117_1871_reg_1565;
        or_ln117_1871_reg_1565_pp0_iter4_reg <= or_ln117_1871_reg_1565_pp0_iter3_reg;
        or_ln117_1873_reg_1619 <= or_ln117_1873_fu_919_p2;
        or_ln117_1877_reg_1625 <= or_ln117_1877_fu_1002_p2;
        or_ln117_1879_reg_1635 <= or_ln117_1879_fu_1024_p2;
        or_ln117_1881_reg_1642 <= or_ln117_1881_fu_1080_p2;
        or_ln117_1881_reg_1642_pp0_iter7_reg <= or_ln117_1881_reg_1642;
        or_ln117_1883_reg_1647 <= or_ln117_1883_fu_1106_p2;
        select_ln117_2036_reg_1546 <= select_ln117_2036_fu_670_p3;
        select_ln117_2042_reg_1585 <= select_ln117_2042_fu_785_p3;
        select_ln117_2048_reg_1614 <= select_ln117_2048_fu_912_p3;
        select_ln117_2054_reg_1630 <= select_ln117_2054_fu_1016_p3;
        select_ln117_2060_reg_1652 <= select_ln117_2060_fu_1120_p3;
        tmp_reg_1657 <= tmp_fu_1155_p65;
        xor_ln104_reg_1464 <= xor_ln104_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_2367_fu_498_p2 = (xor_ln104_reg_1464 & icmp_ln86_2095_reg_1311);

assign and_ln102_2368_fu_512_p2 = (icmp_ln86_2096_reg_1317 & and_ln102_fu_494_p2);

assign and_ln102_2369_fu_574_p2 = (icmp_ln86_2097_reg_1323_pp0_iter1_reg & and_ln104_fu_559_p2);

assign and_ln102_2370_fu_797_p2 = (icmp_ln86_2098_reg_1329_pp0_iter3_reg & and_ln102_2367_reg_1476_pp0_iter3_reg);

assign and_ln102_2371_fu_517_p2 = (icmp_ln86_2099_reg_1335 & and_ln104_381_fu_507_p2);

assign and_ln102_2372_fu_533_p2 = (icmp_ln86_2100_reg_1341 & and_ln102_2368_fu_512_p2);

assign and_ln102_2373_fu_595_p2 = (icmp_ln86_2101_reg_1347_pp0_iter1_reg & and_ln104_382_fu_569_p2);

assign and_ln102_2374_fu_697_p2 = (icmp_ln86_2102_reg_1353_pp0_iter2_reg & and_ln102_2369_reg_1523);

assign and_ln102_2375_fu_701_p2 = (icmp_ln86_2103_reg_1359_pp0_iter2_reg & and_ln104_383_reg_1530);

assign and_ln102_2376_fu_821_p2 = (icmp_ln86_2104_reg_1365_pp0_iter3_reg & and_ln102_2370_fu_797_p2);

assign and_ln102_2377_fu_929_p2 = (icmp_ln86_2105_reg_1371_pp0_iter4_reg & and_ln104_384_reg_1603);

assign and_ln102_2378_fu_538_p2 = (icmp_ln86_2106_reg_1377 & and_ln102_2371_fu_517_p2);

assign and_ln102_2379_fu_1033_p2 = (icmp_ln86_2107_reg_1383_pp0_iter5_reg & and_ln104_385_reg_1489_pp0_iter5_reg);

assign and_ln102_2380_fu_600_p2 = (icmp_ln86_2108_reg_1389_pp0_iter1_reg & and_ln102_2372_reg_1496);

assign and_ln102_2381_fu_604_p2 = (xor_ln104_999_fu_590_p2 & icmp_ln86_2109_reg_1394_pp0_iter1_reg);

assign and_ln102_2382_fu_609_p2 = (and_ln102_2381_fu_604_p2 & and_ln102_2368_reg_1483);

assign and_ln102_2383_fu_705_p2 = (icmp_ln86_2110_reg_1399_pp0_iter2_reg & and_ln102_2373_reg_1536);

assign and_ln102_2384_fu_709_p2 = (xor_ln104_1000_fu_692_p2 & icmp_ln86_2111_reg_1404_pp0_iter2_reg);

assign and_ln102_2385_fu_714_p2 = (and_ln104_382_reg_1518 & and_ln102_2384_fu_709_p2);

assign and_ln102_2386_fu_719_p2 = (icmp_ln86_2112_reg_1409_pp0_iter2_reg & and_ln102_2374_fu_697_p2);

assign and_ln102_2387_fu_826_p2 = (xor_ln104_1001_fu_811_p2 & icmp_ln86_2113_reg_1414_pp0_iter3_reg);

assign and_ln102_2388_fu_831_p2 = (and_ln102_2387_fu_826_p2 & and_ln102_2369_reg_1523_pp0_iter3_reg);

assign and_ln102_2389_fu_836_p2 = (icmp_ln86_2114_reg_1419_pp0_iter3_reg & and_ln102_2375_reg_1574);

assign and_ln102_2390_fu_840_p2 = (xor_ln104_1002_fu_816_p2 & icmp_ln86_2115_reg_1424_pp0_iter3_reg);

assign and_ln102_2391_fu_845_p2 = (and_ln104_383_reg_1530_pp0_iter3_reg & and_ln102_2390_fu_840_p2);

assign and_ln102_2392_fu_933_p2 = (icmp_ln86_2116_reg_1429_pp0_iter4_reg & and_ln102_2376_reg_1609);

assign and_ln102_2393_fu_937_p2 = (xor_ln104_1003_fu_924_p2 & icmp_ln86_2117_reg_1434_pp0_iter4_reg);

assign and_ln102_2394_fu_942_p2 = (and_ln102_2393_fu_937_p2 & and_ln102_2370_reg_1597);

assign and_ln102_2395_fu_947_p2 = (icmp_ln86_2118_reg_1439_pp0_iter4_reg & and_ln102_2377_fu_929_p2);

assign and_ln102_2396_fu_1037_p2 = (xor_ln104_1004_fu_1028_p2 & icmp_ln86_2119_reg_1444_pp0_iter5_reg);

assign and_ln102_2397_fu_1042_p2 = (and_ln104_384_reg_1603_pp0_iter5_reg & and_ln102_2396_fu_1037_p2);

assign and_ln102_2398_fu_1047_p2 = (icmp_ln86_2120_reg_1449_pp0_iter5_reg & and_ln104_386_reg_1512_pp0_iter5_reg);

assign and_ln102_2399_fu_1051_p2 = (icmp_ln86_2121_reg_1454_pp0_iter5_reg & and_ln102_2379_fu_1033_p2);

assign and_ln102_2400_fu_1133_p2 = (xor_ln104_1006_fu_1128_p2 & icmp_ln86_2122_reg_1459_pp0_iter6_reg);

assign and_ln102_2401_fu_1138_p2 = (and_ln104_385_reg_1489_pp0_iter6_reg & and_ln102_2400_fu_1133_p2);

assign and_ln102_fu_494_p2 = (icmp_ln86_reg_1298 & icmp_ln86_2094_reg_1305);

assign and_ln104_381_fu_507_p2 = (xor_ln104_reg_1464 & xor_ln104_994_fu_502_p2);

assign and_ln104_382_fu_569_p2 = (xor_ln104_995_fu_564_p2 & and_ln102_reg_1470);

assign and_ln104_383_fu_584_p2 = (xor_ln104_996_fu_579_p2 & and_ln104_fu_559_p2);

assign and_ln104_384_fu_806_p2 = (xor_ln104_997_fu_801_p2 & and_ln102_2367_reg_1476_pp0_iter3_reg);

assign and_ln104_385_fu_527_p2 = (xor_ln104_998_fu_522_p2 & and_ln104_381_fu_507_p2);

assign and_ln104_386_fu_548_p2 = (xor_ln104_1005_fu_543_p2 & and_ln102_2371_fu_517_p2);

assign and_ln104_fu_559_p2 = (xor_ln104_993_fu_554_p2 & icmp_ln86_reg_1298_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1885_fu_1287_p2[0:0] == 1'b1) ? tmp_reg_1657 : 12'd0);

assign icmp_ln86_2094_fu_314_p2 = (($signed(p_read10_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_2095_fu_320_p2 = (($signed(p_read9_int_reg) < $signed(18'd146)) ? 1'b1 : 1'b0);

assign icmp_ln86_2096_fu_326_p2 = (($signed(p_read5_int_reg) < $signed(18'd686)) ? 1'b1 : 1'b0);

assign icmp_ln86_2097_fu_332_p2 = (($signed(p_read2_int_reg) < $signed(18'd260033)) ? 1'b1 : 1'b0);

assign icmp_ln86_2098_fu_338_p2 = (($signed(p_read2_int_reg) < $signed(18'd259302)) ? 1'b1 : 1'b0);

assign icmp_ln86_2099_fu_344_p2 = (($signed(p_read4_int_reg) < $signed(18'd261767)) ? 1'b1 : 1'b0);

assign icmp_ln86_2100_fu_350_p2 = (($signed(p_read9_int_reg) < $signed(18'd209)) ? 1'b1 : 1'b0);

assign icmp_ln86_2101_fu_356_p2 = (($signed(p_read3_int_reg) < $signed(18'd262040)) ? 1'b1 : 1'b0);

assign icmp_ln86_2102_fu_362_p2 = (($signed(p_read3_int_reg) < $signed(18'd260948)) ? 1'b1 : 1'b0);

assign icmp_ln86_2103_fu_368_p2 = (($signed(p_read1_int_reg) < $signed(18'd1153)) ? 1'b1 : 1'b0);

assign icmp_ln86_2104_fu_374_p2 = (($signed(p_read1_int_reg) < $signed(18'd2616)) ? 1'b1 : 1'b0);

assign icmp_ln86_2105_fu_380_p2 = (($signed(p_read10_int_reg) < $signed(18'd260614)) ? 1'b1 : 1'b0);

assign icmp_ln86_2106_fu_386_p2 = (($signed(p_read9_int_reg) < $signed(18'd169)) ? 1'b1 : 1'b0);

assign icmp_ln86_2107_fu_392_p2 = (($signed(p_read5_int_reg) < $signed(18'd261984)) ? 1'b1 : 1'b0);

assign icmp_ln86_2108_fu_398_p2 = (($signed(p_read9_int_reg) < $signed(18'd261968)) ? 1'b1 : 1'b0);

assign icmp_ln86_2109_fu_404_p2 = (($signed(p_read4_int_reg) < $signed(18'd261950)) ? 1'b1 : 1'b0);

assign icmp_ln86_2110_fu_410_p2 = (($signed(p_read9_int_reg) < $signed(18'd191)) ? 1'b1 : 1'b0);

assign icmp_ln86_2111_fu_416_p2 = (($signed(p_read7_int_reg) < $signed(18'd262104)) ? 1'b1 : 1'b0);

assign icmp_ln86_2112_fu_422_p2 = (($signed(p_read6_int_reg) < $signed(18'd1571)) ? 1'b1 : 1'b0);

assign icmp_ln86_2113_fu_428_p2 = (($signed(p_read10_int_reg) < $signed(18'd261322)) ? 1'b1 : 1'b0);

assign icmp_ln86_2114_fu_434_p2 = (($signed(p_read2_int_reg) < $signed(18'd260791)) ? 1'b1 : 1'b0);

assign icmp_ln86_2115_fu_440_p2 = (($signed(p_read2_int_reg) < $signed(18'd261331)) ? 1'b1 : 1'b0);

assign icmp_ln86_2116_fu_446_p2 = (($signed(p_read2_int_reg) < $signed(18'd256822)) ? 1'b1 : 1'b0);

assign icmp_ln86_2117_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd259288)) ? 1'b1 : 1'b0);

assign icmp_ln86_2118_fu_458_p2 = (($signed(p_read2_int_reg) < $signed(18'd260891)) ? 1'b1 : 1'b0);

assign icmp_ln86_2119_fu_464_p2 = (($signed(p_read8_int_reg) < $signed(18'd793)) ? 1'b1 : 1'b0);

assign icmp_ln86_2120_fu_470_p2 = (($signed(p_read9_int_reg) < $signed(18'd221)) ? 1'b1 : 1'b0);

assign icmp_ln86_2121_fu_476_p2 = (($signed(p_read7_int_reg) < $signed(18'd260701)) ? 1'b1 : 1'b0);

assign icmp_ln86_2122_fu_482_p2 = (($signed(p_read5_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_308_p2 = (($signed(p_read1_int_reg) < $signed(18'd1989)) ? 1'b1 : 1'b0);

assign or_ln117_1857_fu_628_p2 = (and_ln102_2378_reg_1502 | and_ln102_2372_reg_1496);

assign or_ln117_1858_fu_640_p2 = (or_ln117_1857_fu_628_p2 | and_ln102_2382_fu_609_p2);

assign or_ln117_1859_fu_658_p2 = (and_ln102_2378_reg_1502 | and_ln102_2368_reg_1483);

assign or_ln117_1860_fu_724_p2 = (or_ln117_1859_reg_1541 | and_ln102_2383_fu_705_p2);

assign or_ln117_1861_fu_678_p2 = (or_ln117_1859_fu_658_p2 | and_ln102_2373_fu_595_p2);

assign or_ln117_1862_fu_736_p2 = (or_ln117_1861_reg_1551 | and_ln102_2385_fu_714_p2);

assign or_ln117_1863_fu_684_p2 = (and_ln102_reg_1470 | and_ln102_2378_reg_1502);

assign or_ln117_1864_fu_760_p2 = (or_ln117_1863_reg_1557 | and_ln102_2386_fu_719_p2);

assign or_ln117_1865_fu_772_p2 = (or_ln117_1863_reg_1557 | and_ln102_2374_fu_697_p2);

assign or_ln117_1866_fu_850_p2 = (or_ln117_1865_reg_1580 | and_ln102_2388_fu_831_p2);

assign or_ln117_1867_fu_793_p2 = (or_ln117_1863_reg_1557 | and_ln102_2369_reg_1523);

assign or_ln117_1868_fu_862_p2 = (or_ln117_1867_reg_1590 | and_ln102_2389_fu_836_p2);

assign or_ln117_1869_fu_874_p2 = (or_ln117_1867_reg_1590 | and_ln102_2375_reg_1574);

assign or_ln117_1870_fu_886_p2 = (or_ln117_1869_fu_874_p2 | and_ln102_2391_fu_845_p2);

assign or_ln117_1871_fu_688_p2 = (icmp_ln86_reg_1298_pp0_iter1_reg | and_ln102_2378_reg_1502);

assign or_ln117_1872_fu_952_p2 = (or_ln117_1871_reg_1565_pp0_iter4_reg | and_ln102_2392_fu_933_p2);

assign or_ln117_1873_fu_919_p2 = (or_ln117_1871_reg_1565_pp0_iter3_reg | and_ln102_2376_fu_821_p2);

assign or_ln117_1874_fu_964_p2 = (or_ln117_1873_reg_1619 | and_ln102_2394_fu_942_p2);

assign or_ln117_1875_fu_976_p2 = (or_ln117_1871_reg_1565_pp0_iter4_reg | and_ln102_2370_reg_1597);

assign or_ln117_1876_fu_988_p2 = (or_ln117_1875_fu_976_p2 | and_ln102_2395_fu_947_p2);

assign or_ln117_1877_fu_1002_p2 = (or_ln117_1875_fu_976_p2 | and_ln102_2377_fu_929_p2);

assign or_ln117_1878_fu_1056_p2 = (or_ln117_1877_reg_1625 | and_ln102_2397_fu_1042_p2);

assign or_ln117_1879_fu_1024_p2 = (or_ln117_1871_reg_1565_pp0_iter4_reg | and_ln102_2367_reg_1476_pp0_iter4_reg);

assign or_ln117_1880_fu_1068_p2 = (or_ln117_1879_reg_1635 | and_ln102_2398_fu_1047_p2);

assign or_ln117_1881_fu_1080_p2 = (or_ln117_1879_reg_1635 | and_ln104_386_reg_1512_pp0_iter5_reg);

assign or_ln117_1882_fu_1092_p2 = (or_ln117_1881_fu_1080_p2 | and_ln102_2399_fu_1051_p2);

assign or_ln117_1883_fu_1106_p2 = (or_ln117_1881_fu_1080_p2 | and_ln102_2379_fu_1033_p2);

assign or_ln117_1884_fu_1143_p2 = (or_ln117_1883_reg_1647 | and_ln102_2401_fu_1138_p2);

assign or_ln117_1885_fu_1287_p2 = (or_ln117_1881_reg_1642_pp0_iter7_reg | and_ln104_385_reg_1489_pp0_iter7_reg);

assign or_ln117_fu_614_p2 = (and_ln102_2380_fu_600_p2 | and_ln102_2378_reg_1502);

assign select_ln117_2034_fu_646_p3 = ((or_ln117_1857_fu_628_p2[0:0] == 1'b1) ? select_ln117_fu_632_p3 : 2'd3);

assign select_ln117_2035_fu_662_p3 = ((or_ln117_1858_fu_640_p2[0:0] == 1'b1) ? zext_ln117_217_fu_654_p1 : 3'd4);

assign select_ln117_2036_fu_670_p3 = ((or_ln117_1859_fu_658_p2[0:0] == 1'b1) ? select_ln117_2035_fu_662_p3 : 3'd5);

assign select_ln117_2037_fu_729_p3 = ((or_ln117_1860_fu_724_p2[0:0] == 1'b1) ? select_ln117_2036_reg_1546 : 3'd6);

assign select_ln117_2038_fu_741_p3 = ((or_ln117_1861_reg_1551[0:0] == 1'b1) ? select_ln117_2037_fu_729_p3 : 3'd7);

assign select_ln117_2039_fu_752_p3 = ((or_ln117_1862_fu_736_p2[0:0] == 1'b1) ? zext_ln117_218_fu_748_p1 : 4'd8);

assign select_ln117_2040_fu_765_p3 = ((or_ln117_1863_reg_1557[0:0] == 1'b1) ? select_ln117_2039_fu_752_p3 : 4'd9);

assign select_ln117_2041_fu_777_p3 = ((or_ln117_1864_fu_760_p2[0:0] == 1'b1) ? select_ln117_2040_fu_765_p3 : 4'd10);

assign select_ln117_2042_fu_785_p3 = ((or_ln117_1865_fu_772_p2[0:0] == 1'b1) ? select_ln117_2041_fu_777_p3 : 4'd11);

assign select_ln117_2043_fu_855_p3 = ((or_ln117_1866_fu_850_p2[0:0] == 1'b1) ? select_ln117_2042_reg_1585 : 4'd12);

assign select_ln117_2044_fu_867_p3 = ((or_ln117_1867_reg_1590[0:0] == 1'b1) ? select_ln117_2043_fu_855_p3 : 4'd13);

assign select_ln117_2045_fu_878_p3 = ((or_ln117_1868_fu_862_p2[0:0] == 1'b1) ? select_ln117_2044_fu_867_p3 : 4'd14);

assign select_ln117_2046_fu_892_p3 = ((or_ln117_1869_fu_874_p2[0:0] == 1'b1) ? select_ln117_2045_fu_878_p3 : 4'd15);

assign select_ln117_2047_fu_904_p3 = ((or_ln117_1870_fu_886_p2[0:0] == 1'b1) ? zext_ln117_219_fu_900_p1 : 5'd16);

assign select_ln117_2048_fu_912_p3 = ((or_ln117_1871_reg_1565_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_2047_fu_904_p3 : 5'd17);

assign select_ln117_2049_fu_957_p3 = ((or_ln117_1872_fu_952_p2[0:0] == 1'b1) ? select_ln117_2048_reg_1614 : 5'd18);

assign select_ln117_2050_fu_969_p3 = ((or_ln117_1873_reg_1619[0:0] == 1'b1) ? select_ln117_2049_fu_957_p3 : 5'd19);

assign select_ln117_2051_fu_980_p3 = ((or_ln117_1874_fu_964_p2[0:0] == 1'b1) ? select_ln117_2050_fu_969_p3 : 5'd20);

assign select_ln117_2052_fu_994_p3 = ((or_ln117_1875_fu_976_p2[0:0] == 1'b1) ? select_ln117_2051_fu_980_p3 : 5'd21);

assign select_ln117_2053_fu_1008_p3 = ((or_ln117_1876_fu_988_p2[0:0] == 1'b1) ? select_ln117_2052_fu_994_p3 : 5'd22);

assign select_ln117_2054_fu_1016_p3 = ((or_ln117_1877_fu_1002_p2[0:0] == 1'b1) ? select_ln117_2053_fu_1008_p3 : 5'd23);

assign select_ln117_2055_fu_1061_p3 = ((or_ln117_1878_fu_1056_p2[0:0] == 1'b1) ? select_ln117_2054_reg_1630 : 5'd24);

assign select_ln117_2056_fu_1073_p3 = ((or_ln117_1879_reg_1635[0:0] == 1'b1) ? select_ln117_2055_fu_1061_p3 : 5'd25);

assign select_ln117_2057_fu_1084_p3 = ((or_ln117_1880_fu_1068_p2[0:0] == 1'b1) ? select_ln117_2056_fu_1073_p3 : 5'd26);

assign select_ln117_2058_fu_1098_p3 = ((or_ln117_1881_fu_1080_p2[0:0] == 1'b1) ? select_ln117_2057_fu_1084_p3 : 5'd27);

assign select_ln117_2059_fu_1112_p3 = ((or_ln117_1882_fu_1092_p2[0:0] == 1'b1) ? select_ln117_2058_fu_1098_p3 : 5'd28);

assign select_ln117_2060_fu_1120_p3 = ((or_ln117_1883_fu_1106_p2[0:0] == 1'b1) ? select_ln117_2059_fu_1112_p3 : 5'd29);

assign select_ln117_fu_632_p3 = ((or_ln117_fu_614_p2[0:0] == 1'b1) ? zext_ln117_fu_624_p1 : 2'd2);

assign tmp_fu_1155_p63 = 'bx;

assign tmp_fu_1155_p64 = ((or_ln117_1884_fu_1143_p2[0:0] == 1'b1) ? select_ln117_2060_reg_1652 : 5'd30);

assign xor_ln104_1000_fu_692_p2 = (icmp_ln86_2101_reg_1347_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_1001_fu_811_p2 = (icmp_ln86_2102_reg_1353_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_1002_fu_816_p2 = (icmp_ln86_2103_reg_1359_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_1003_fu_924_p2 = (icmp_ln86_2104_reg_1365_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_1004_fu_1028_p2 = (icmp_ln86_2105_reg_1371_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_1005_fu_543_p2 = (icmp_ln86_2106_reg_1377 ^ 1'd1);

assign xor_ln104_1006_fu_1128_p2 = (icmp_ln86_2107_reg_1383_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_993_fu_554_p2 = (icmp_ln86_2094_reg_1305_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_994_fu_502_p2 = (icmp_ln86_2095_reg_1311 ^ 1'd1);

assign xor_ln104_995_fu_564_p2 = (icmp_ln86_2096_reg_1317_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_996_fu_579_p2 = (icmp_ln86_2097_reg_1323_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_997_fu_801_p2 = (icmp_ln86_2098_reg_1329_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_998_fu_522_p2 = (icmp_ln86_2099_reg_1335 ^ 1'd1);

assign xor_ln104_999_fu_590_p2 = (icmp_ln86_2100_reg_1341_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_fu_488_p2 = (icmp_ln86_fu_308_p2 ^ 1'd1);

assign xor_ln117_fu_619_p2 = (1'd1 ^ and_ln102_2378_reg_1502);

assign zext_ln117_217_fu_654_p1 = select_ln117_2034_fu_646_p3;

assign zext_ln117_218_fu_748_p1 = select_ln117_2038_fu_741_p3;

assign zext_ln117_219_fu_900_p1 = select_ln117_2046_fu_892_p3;

assign zext_ln117_fu_624_p1 = xor_ln117_fu_619_p2;

endmodule //conifer_jettag_accelerator_decision_function_102
