// SPDX-License-Identifier: GPL-2.0-or-later
/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/leds/leds-realtek.h>

#include "rtl9303.dtsi"

/ {
	compatible = "ezu,next-7255gh-a2", "realtek,rtl9303-soc", "realtek,rtl930x-soc";
	model = "Eeasy-Net Ubiquitous NEXT 7255GH (A2) Switch";

	led_set: led_set {
		compatible = "realtek,rtl9300-leds";
		led_set0 = /bits/ 16 <
			/* LED0 */
			(
				RTL93XX_LED_SET_LINK_ACTIVITY |
				RTL93XX_LED_SET_LINK_UP_SOLID |
				RTL93XX_LED_SET_2G5_LINK
			)
			/* LED1 */
			(
				RTL93XX_LED_SET_LINK_ACTIVITY |
				RTL93XX_LED_SET_LINK_UP_SOLID |
				RTL93XX_LED_SET_1000M_LINK |
				RTL93XX_LED_SET_100M_LINK |
				RTL93XX_LED_SET_10M_LINK
			)
		>;
	};

	memory@0 {
		reg = <0x0 0x8000000>; /* 128 MiB */
		device_type = "memory";
	};
};

&mdio0 {
	/* RTL8226 2.5Gpbs PHYs */
	phy0: ethernet-phy@0 {
		reg = <0>;
		compatible = "ethernet-phy-ieee802.3-c45";
		rtl9300,smi-address = <0 1>;
		sds = <2>;
	};

	phy8: ethernet-phy@8 {
		reg = <8>;
		compatible = "ethernet-phy-ieee802.3-c45";
		rtl9300,smi-address = <0 2>;
		sds = <3>;
	};

	phy16: ethernet-phy@16 {
		reg = <16>;
		compatible = "ethernet-phy-ieee802.3-c45";
		rtl9300,smi-address = <0 3>;
		sds = <4>;
	};

	phy20: ethernet-phy@20 {
		reg = <20>;
		compatible = "ethernet-phy-ieee802.3-c45";
		rtl9300,smi-address = <0 4>;
		sds = <5>;
	};

	phy24: ethernet-phy@24 {
		reg = <24>;
		compatible = "ethernet-phy-ieee802.3-c45";
		rtl9300,smi-address = <0 5>;
		sds = <6>;
	};
};

&qspif0 {
	status = "okay";

	flash@0 {
		compatible = "macronix,mx25l12833f", "mxicy,mx25l12833f", "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <133000000>;

		partitions: partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				reg = <0x0 0xe0000>;
				label = "u-boot";
				read-only;
			};

			partition@e0000 {
				reg = <0xe0000 0x10000>;
				label = "u-boot-env";
			};

			partition@f0000 {
				compatible = "openwrt,uimage", "denx,uimage";
				reg = <0xf0000 0x1f10000>;
				label = "firmware";
				openwrt,ih-magic = <0x93030000>;
			};
		};
	};
};

&switch0_ports {
	port@0 {
		reg = <0>;
		label = "lan1";
		led-num = <(
			RTL93XX_LED_NUM0 | /* Lime */
			RTL93XX_LED_NUM1   /* Lime */
		)>;
		led-set = <0>;
		phy-handle = <&phy0>;
		phy-mode = "hsgmii";
	};

	port@8 {
		reg = <8>;
		label = "lan2";
		led-num = <(
			RTL93XX_LED_NUM0 | /* Lime */
			RTL93XX_LED_NUM1   /* Lime */
		)>;
		led-set = <0>;
		phy-handle = <&phy8>;
		phy-mode = "hsgmii";
	};

	port@16 {
		reg = <16>;
		label = "lan3";
		led-num = <(
			RTL93XX_LED_NUM0 | /* Lime */
			RTL93XX_LED_NUM1   /* Lime */
		)>;
		led-set = <0>;
		phy-handle = <&phy16>;
		phy-mode = "hsgmii";
	};

	port@20 {
		reg = <20>;
		label = "lan4";
		led-num = <(
			RTL93XX_LED_NUM0 | /* Lime */
			RTL93XX_LED_NUM1   /* Lime */
		)>;
		led-set = <0>;
		phy-handle = <&phy20>;
		phy-mode = "hsgmii";
	};

	port@24 {
		reg = <24>;
		label = "lan5";
		led-num = <(
			RTL93XX_LED_NUM0 | /* Lime */
			RTL93XX_LED_NUM1   /* Lime */
		)>;
		led-set = <0>;
		phy-handle = <&phy24>;
		phy-mode = "hsgmii";
	};
};
