#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x139661550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13965b2d0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x139676a10_0 .net "active", 0 0, v0x139674da0_0;  1 drivers
v0x139676ac0_0 .var "clk", 0 0;
v0x139676b50_0 .var "clk_enable", 0 0;
v0x139676be0_0 .net "data_address", 31 0, L_0x13967a3f0;  1 drivers
v0x139676c70_0 .net "data_read", 0 0, L_0x139679030;  1 drivers
v0x139676d40_0 .var "data_readdata", 31 0;
v0x139676dd0_0 .net "data_write", 0 0, L_0x139678fc0;  1 drivers
v0x139676e80_0 .net "data_writedata", 31 0, L_0x139679da0;  1 drivers
v0x139676f30_0 .net "instr_address", 31 0, L_0x13967b290;  1 drivers
v0x139677060_0 .var "instr_readdata", 31 0;
v0x1396770f0_0 .net "register_v0", 31 0, L_0x139679d30;  1 drivers
v0x1396771c0_0 .var "reset", 0 0;
S_0x139648ae0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x13965b2d0;
 .timescale 0 0;
v0x139614f20_0 .var "imm", 15 0;
v0x13966ff50_0 .var "imm_instr", 31 0;
v0x13966fff0_0 .var "opcode", 5 0;
v0x1396700a0_0 .var "rs", 4 0;
v0x139670150_0 .var "rt", 4 0;
E_0x139661780 .event posedge, v0x139672790_0;
S_0x139670240 .scope module, "dut" "mips_cpu_harvard" 3 86, 4 1 0, S_0x13965b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x139678fc0 .functor BUFZ 1, L_0x139678b50, C4<0>, C4<0>, C4<0>;
L_0x139679030 .functor BUFZ 1, L_0x139678ab0, C4<0>, C4<0>, C4<0>;
L_0x139679720 .functor BUFZ 1, L_0x139678980, C4<0>, C4<0>, C4<0>;
L_0x139679da0 .functor BUFZ 32, L_0x139679c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139679f30 .functor BUFZ 32, L_0x139679990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13967a3f0 .functor BUFZ 32, v0x139670ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13967abf0 .functor OR 1, L_0x13967a890, L_0x13967ab10, C4<0>, C4<0>;
L_0x13967adc0 .functor AND 1, L_0x13967ae90, L_0x13967b170, C4<1>, C4<1>;
L_0x13967b290 .functor BUFZ 32, v0x139672840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139673f80_0 .net *"_ivl_11", 4 0, L_0x139679320;  1 drivers
v0x139674010_0 .net *"_ivl_13", 4 0, L_0x1396793c0;  1 drivers
L_0x140078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1396740a0_0 .net/2u *"_ivl_26", 15 0, L_0x140078208;  1 drivers
v0x139674130_0 .net *"_ivl_29", 15 0, L_0x139679fe0;  1 drivers
L_0x140078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1396741c0_0 .net/2u *"_ivl_36", 31 0, L_0x140078298;  1 drivers
v0x139674270_0 .net *"_ivl_40", 31 0, L_0x13967a740;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139674320_0 .net *"_ivl_43", 25 0, L_0x1400782e0;  1 drivers
L_0x140078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1396743d0_0 .net/2u *"_ivl_44", 31 0, L_0x140078328;  1 drivers
v0x139674480_0 .net *"_ivl_46", 0 0, L_0x13967a890;  1 drivers
v0x139674590_0 .net *"_ivl_48", 31 0, L_0x13967a970;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139674630_0 .net *"_ivl_51", 25 0, L_0x140078370;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1396746e0_0 .net/2u *"_ivl_52", 31 0, L_0x1400783b8;  1 drivers
v0x139674790_0 .net *"_ivl_54", 0 0, L_0x13967ab10;  1 drivers
v0x139674830_0 .net *"_ivl_58", 31 0, L_0x13967ad20;  1 drivers
L_0x140078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1396748e0_0 .net *"_ivl_61", 25 0, L_0x140078400;  1 drivers
L_0x140078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139674990_0 .net/2u *"_ivl_62", 31 0, L_0x140078448;  1 drivers
v0x139674a40_0 .net *"_ivl_64", 0 0, L_0x13967ae90;  1 drivers
v0x139674bd0_0 .net *"_ivl_67", 5 0, L_0x13967af30;  1 drivers
L_0x140078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x139674c60_0 .net/2u *"_ivl_68", 5 0, L_0x140078490;  1 drivers
v0x139674d00_0 .net *"_ivl_70", 0 0, L_0x13967b170;  1 drivers
v0x139674da0_0 .var "active", 0 0;
v0x139674e40_0 .net "alu_control_out", 3 0, v0x139670ff0_0;  1 drivers
v0x139674f20_0 .net "alu_fcode", 5 0, L_0x139679e50;  1 drivers
v0x139674fb0_0 .net "alu_op", 1 0, L_0x139678e20;  1 drivers
v0x139675040_0 .net "alu_op1", 31 0, L_0x139679f30;  1 drivers
v0x1396750d0_0 .net "alu_op2", 31 0, L_0x13967a270;  1 drivers
v0x139675160_0 .net "alu_out", 31 0, v0x139670ba0_0;  1 drivers
v0x139675210_0 .net "alu_src", 0 0, L_0x1396787a0;  1 drivers
v0x1396752c0_0 .net "alu_z_flag", 0 0, L_0x13967a4e0;  1 drivers
v0x139675370_0 .net "branch", 0 0, L_0x139678c00;  1 drivers
v0x139675420_0 .net "clk", 0 0, v0x139676ac0_0;  1 drivers
v0x1396754f0_0 .net "clk_enable", 0 0, v0x139676b50_0;  1 drivers
v0x139675580_0 .net "curr_addr", 31 0, v0x139672840_0;  1 drivers
v0x139674af0_0 .net "curr_addr_p4", 31 0, L_0x13967a600;  1 drivers
v0x139675810_0 .net "data_address", 31 0, L_0x13967a3f0;  alias, 1 drivers
v0x1396758a0_0 .net "data_read", 0 0, L_0x139679030;  alias, 1 drivers
v0x139675930_0 .net "data_readdata", 31 0, v0x139676d40_0;  1 drivers
v0x1396759c0_0 .net "data_write", 0 0, L_0x139678fc0;  alias, 1 drivers
v0x139675a50_0 .net "data_writedata", 31 0, L_0x139679da0;  alias, 1 drivers
v0x139675ae0_0 .net "instr_address", 31 0, L_0x13967b290;  alias, 1 drivers
v0x139675b90_0 .net "instr_opcode", 5 0, L_0x139677f90;  1 drivers
v0x139675c50_0 .net "instr_readdata", 31 0, v0x139677060_0;  1 drivers
v0x139675cf0_0 .net "j_type", 0 0, L_0x13967abf0;  1 drivers
v0x139675d90_0 .net "jr_type", 0 0, L_0x13967adc0;  1 drivers
v0x139675e30_0 .net "mem_read", 0 0, L_0x139678ab0;  1 drivers
v0x139675ee0_0 .net "mem_to_reg", 0 0, L_0x1396788d0;  1 drivers
v0x139675f90_0 .net "mem_write", 0 0, L_0x139678b50;  1 drivers
v0x139676040_0 .var "next_instr_addr", 31 0;
v0x1396760f0_0 .net "offset", 31 0, L_0x13967a1d0;  1 drivers
v0x139676180_0 .net "reg_a_read_data", 31 0, L_0x139679990;  1 drivers
v0x139676230_0 .net "reg_a_read_index", 4 0, L_0x1396790e0;  1 drivers
v0x1396762e0_0 .net "reg_b_read_data", 31 0, L_0x139679c40;  1 drivers
v0x139676390_0 .net "reg_b_read_index", 4 0, L_0x1396791c0;  1 drivers
v0x139676440_0 .net "reg_dst", 0 0, L_0x1396786b0;  1 drivers
v0x1396764f0_0 .net "reg_write", 0 0, L_0x139678980;  1 drivers
v0x1396765a0_0 .net "reg_write_data", 31 0, L_0x139679580;  1 drivers
v0x139676650_0 .net "reg_write_enable", 0 0, L_0x139679720;  1 drivers
v0x139676700_0 .net "reg_write_index", 4 0, L_0x139679460;  1 drivers
v0x1396767b0_0 .net "register_v0", 31 0, L_0x139679d30;  alias, 1 drivers
v0x139676860_0 .net "reset", 0 0, v0x1396771c0_0;  1 drivers
E_0x139670590/0 .event edge, v0x139671d80_0, v0x139670c90_0, v0x139674af0_0, v0x1396760f0_0;
E_0x139670590/1 .event edge, v0x139675cf0_0, v0x139675c50_0, v0x139675d90_0, v0x139673380_0;
E_0x139670590 .event/or E_0x139670590/0, E_0x139670590/1;
L_0x139677f90 .part v0x139677060_0, 26, 6;
L_0x1396790e0 .part v0x139677060_0, 21, 5;
L_0x1396791c0 .part v0x139677060_0, 16, 5;
L_0x139679320 .part v0x139677060_0, 11, 5;
L_0x1396793c0 .part v0x139677060_0, 16, 5;
L_0x139679460 .functor MUXZ 5, L_0x1396793c0, L_0x139679320, L_0x1396786b0, C4<>;
L_0x139679580 .functor MUXZ 32, v0x139670ba0_0, v0x139676d40_0, L_0x1396788d0, C4<>;
L_0x139679e50 .part v0x139677060_0, 0, 6;
L_0x139679fe0 .part v0x139677060_0, 0, 16;
L_0x13967a1d0 .concat [ 16 16 0 0], L_0x139679fe0, L_0x140078208;
L_0x13967a270 .functor MUXZ 32, L_0x139679c40, L_0x13967a1d0, L_0x1396787a0, C4<>;
L_0x13967a600 .arith/sum 32, v0x139672840_0, L_0x140078298;
L_0x13967a740 .concat [ 6 26 0 0], L_0x139677f90, L_0x1400782e0;
L_0x13967a890 .cmp/eq 32, L_0x13967a740, L_0x140078328;
L_0x13967a970 .concat [ 6 26 0 0], L_0x139677f90, L_0x140078370;
L_0x13967ab10 .cmp/eq 32, L_0x13967a970, L_0x1400783b8;
L_0x13967ad20 .concat [ 6 26 0 0], L_0x139677f90, L_0x140078400;
L_0x13967ae90 .cmp/eq 32, L_0x13967ad20, L_0x140078448;
L_0x13967af30 .part v0x139677060_0, 0, 6;
L_0x13967b170 .cmp/ne 6, L_0x13967af30, L_0x140078490;
S_0x139670600 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x139670240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x140078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1396708c0_0 .net/2u *"_ivl_0", 31 0, L_0x140078250;  1 drivers
v0x139670980_0 .net "control", 3 0, v0x139670ff0_0;  alias, 1 drivers
v0x139670a30_0 .net "op1", 31 0, L_0x139679f30;  alias, 1 drivers
v0x139670af0_0 .net "op2", 31 0, L_0x13967a270;  alias, 1 drivers
v0x139670ba0_0 .var "result", 31 0;
v0x139670c90_0 .net "z_flag", 0 0, L_0x13967a4e0;  alias, 1 drivers
E_0x139670870 .event edge, v0x139670af0_0, v0x139670a30_0, v0x139670980_0;
L_0x13967a4e0 .cmp/eq 32, v0x139670ba0_0, L_0x140078250;
S_0x139670db0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x139670240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x139670ff0_0 .var "alu_control_out", 3 0;
v0x1396710b0_0 .net "alu_fcode", 5 0, L_0x139679e50;  alias, 1 drivers
v0x139671150_0 .net "alu_opcode", 1 0, L_0x139678e20;  alias, 1 drivers
E_0x139670fc0 .event edge, v0x139671150_0, v0x1396710b0_0;
S_0x139671260 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x139670240;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x1396786b0 .functor BUFZ 1, L_0x1396781e0, C4<0>, C4<0>, C4<0>;
L_0x1396787a0 .functor OR 1, L_0x139678300, L_0x139678460, C4<0>, C4<0>;
L_0x1396788d0 .functor BUFZ 1, L_0x139678300, C4<0>, C4<0>, C4<0>;
L_0x139678980 .functor OR 1, L_0x1396781e0, L_0x139678300, C4<0>, C4<0>;
L_0x139678ab0 .functor BUFZ 1, L_0x139678300, C4<0>, C4<0>, C4<0>;
L_0x139678b50 .functor BUFZ 1, L_0x139678460, C4<0>, C4<0>, C4<0>;
L_0x139678c00 .functor BUFZ 1, L_0x1396785a0, C4<0>, C4<0>, C4<0>;
L_0x139678d30 .functor BUFZ 1, L_0x1396781e0, C4<0>, C4<0>, C4<0>;
L_0x139678ec0 .functor BUFZ 1, L_0x1396785a0, C4<0>, C4<0>, C4<0>;
v0x139671560_0 .net *"_ivl_0", 31 0, L_0x1396780b0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x139671610_0 .net/2u *"_ivl_12", 5 0, L_0x1400780e8;  1 drivers
L_0x140078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x1396716c0_0 .net/2u *"_ivl_16", 5 0, L_0x140078130;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139671780_0 .net *"_ivl_3", 25 0, L_0x140078010;  1 drivers
v0x139671830_0 .net *"_ivl_37", 0 0, L_0x139678d30;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139671920_0 .net/2u *"_ivl_4", 31 0, L_0x140078058;  1 drivers
v0x1396719d0_0 .net *"_ivl_42", 0 0, L_0x139678ec0;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x139671a80_0 .net/2u *"_ivl_8", 5 0, L_0x1400780a0;  1 drivers
v0x139671b30_0 .net "alu_op", 1 0, L_0x139678e20;  alias, 1 drivers
v0x139671c60_0 .net "alu_src", 0 0, L_0x1396787a0;  alias, 1 drivers
v0x139671cf0_0 .net "beq", 0 0, L_0x1396785a0;  1 drivers
v0x139671d80_0 .net "branch", 0 0, L_0x139678c00;  alias, 1 drivers
v0x139671e10_0 .net "instr_opcode", 5 0, L_0x139677f90;  alias, 1 drivers
v0x139671ea0_0 .var "jump", 0 0;
v0x139671f30_0 .net "lw", 0 0, L_0x139678300;  1 drivers
v0x139671fd0_0 .net "mem_read", 0 0, L_0x139678ab0;  alias, 1 drivers
v0x139672070_0 .net "mem_to_reg", 0 0, L_0x1396788d0;  alias, 1 drivers
v0x139672210_0 .net "mem_write", 0 0, L_0x139678b50;  alias, 1 drivers
v0x1396722b0_0 .net "r_format", 0 0, L_0x1396781e0;  1 drivers
v0x139672350_0 .net "reg_dst", 0 0, L_0x1396786b0;  alias, 1 drivers
v0x1396723f0_0 .net "reg_write", 0 0, L_0x139678980;  alias, 1 drivers
v0x139672490_0 .net "sw", 0 0, L_0x139678460;  1 drivers
L_0x1396780b0 .concat [ 6 26 0 0], L_0x139677f90, L_0x140078010;
L_0x1396781e0 .cmp/eq 32, L_0x1396780b0, L_0x140078058;
L_0x139678300 .cmp/eq 6, L_0x139677f90, L_0x1400780a0;
L_0x139678460 .cmp/eq 6, L_0x139677f90, L_0x1400780e8;
L_0x1396785a0 .cmp/eq 6, L_0x139677f90, L_0x140078130;
L_0x139678e20 .concat8 [ 1 1 0 0], L_0x139678ec0, L_0x139678d30;
S_0x139672620 .scope module, "cpu_pc" "pc" 4 158, 8 1 0, S_0x139670240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x139672790_0 .net "clk", 0 0, v0x139676ac0_0;  alias, 1 drivers
v0x139672840_0 .var "curr_addr", 31 0;
v0x1396728f0_0 .net "next_addr", 31 0, v0x139676040_0;  1 drivers
v0x1396729b0_0 .net "reset", 0 0, v0x1396771c0_0;  alias, 1 drivers
S_0x139672ab0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x139670240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x139679990 .functor BUFZ 32, L_0x1396797d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139679c40 .functor BUFZ 32, L_0x139679a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139673770_2 .array/port v0x139673770, 2;
L_0x139679d30 .functor BUFZ 32, v0x139673770_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139672e20_0 .net *"_ivl_0", 31 0, L_0x1396797d0;  1 drivers
v0x139672ec0_0 .net *"_ivl_10", 6 0, L_0x139679b20;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139672f60_0 .net *"_ivl_13", 1 0, L_0x1400781c0;  1 drivers
v0x139673010_0 .net *"_ivl_2", 6 0, L_0x139679870;  1 drivers
L_0x140078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1396730c0_0 .net *"_ivl_5", 1 0, L_0x140078178;  1 drivers
v0x1396731b0_0 .net *"_ivl_8", 31 0, L_0x139679a80;  1 drivers
v0x139673260_0 .net "r_clk", 0 0, v0x139676ac0_0;  alias, 1 drivers
v0x1396732f0_0 .net "r_clk_enable", 0 0, v0x139676b50_0;  alias, 1 drivers
v0x139673380_0 .net "read_data1", 31 0, L_0x139679990;  alias, 1 drivers
v0x1396734b0_0 .net "read_data2", 31 0, L_0x139679c40;  alias, 1 drivers
v0x139673560_0 .net "read_reg1", 4 0, L_0x1396790e0;  alias, 1 drivers
v0x139673610_0 .net "read_reg2", 4 0, L_0x1396791c0;  alias, 1 drivers
v0x1396736c0_0 .net "register_v0", 31 0, L_0x139679d30;  alias, 1 drivers
v0x139673770 .array "registers", 0 31, 31 0;
v0x139673b10_0 .net "reset", 0 0, v0x1396771c0_0;  alias, 1 drivers
v0x139673bc0_0 .net "write_control", 0 0, L_0x139679720;  alias, 1 drivers
v0x139673c50_0 .net "write_data", 31 0, L_0x139679580;  alias, 1 drivers
v0x139673de0_0 .net "write_reg", 4 0, L_0x139679460;  alias, 1 drivers
L_0x1396797d0 .array/port v0x139673770, L_0x139679870;
L_0x139679870 .concat [ 5 2 0 0], L_0x1396790e0, L_0x140078178;
L_0x139679a80 .array/port v0x139673770, L_0x139679b20;
L_0x139679b20 .concat [ 5 2 0 0], L_0x1396791c0, L_0x1400781c0;
S_0x13964be20 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x13967b430 .functor BUFZ 32, L_0x13967b390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139677280_0 .net *"_ivl_0", 31 0, L_0x13967b390;  1 drivers
o0x140041ea0 .functor BUFZ 1, C4<z>; HiZ drive
v0x139677320_0 .net "clk", 0 0, o0x140041ea0;  0 drivers
o0x140041ed0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1396773c0_0 .net "data_address", 31 0, o0x140041ed0;  0 drivers
o0x140041f00 .functor BUFZ 1, C4<z>; HiZ drive
v0x139677460_0 .net "data_read", 0 0, o0x140041f00;  0 drivers
v0x139677500_0 .net "data_readdata", 31 0, L_0x13967b430;  1 drivers
o0x140041f60 .functor BUFZ 1, C4<z>; HiZ drive
v0x1396775f0_0 .net "data_write", 0 0, o0x140041f60;  0 drivers
o0x140041f90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x139677690_0 .net "data_writedata", 31 0, o0x140041f90;  0 drivers
v0x139677740_0 .var/i "i", 31 0;
v0x1396777f0 .array "ram", 0 65535, 31 0;
E_0x139677250 .event posedge, v0x139677320_0;
L_0x13967b390 .array/port v0x1396777f0, o0x140041ed0;
S_0x139649180 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x13964a510 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x13967b620 .functor BUFZ 32, L_0x13967b4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139677bd0_0 .net *"_ivl_0", 31 0, L_0x13967b4a0;  1 drivers
v0x139677c90_0 .net *"_ivl_3", 29 0, L_0x13967b540;  1 drivers
o0x1400421a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x139677d30_0 .net "instr_address", 31 0, o0x1400421a0;  0 drivers
v0x139677dd0_0 .net "instr_readdata", 31 0, L_0x13967b620;  1 drivers
v0x139677e80 .array "memory1", 0 65535, 31 0;
L_0x13967b4a0 .array/port v0x139677e80, L_0x13967b540;
L_0x13967b540 .part o0x1400421a0, 0, 30;
S_0x139677980 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x139649180;
 .timescale 0 0;
v0x139677b40_0 .var/i "i", 31 0;
    .scope S_0x139672ab0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139673770, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x139672ab0;
T_1 ;
    %wait E_0x139661780;
    %load/vec4 v0x139673b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1396732f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x139673bc0_0;
    %load/vec4 v0x139673de0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x139673c50_0;
    %load/vec4 v0x139673de0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139673770, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139670db0;
T_2 ;
    %wait E_0x139670fc0;
    %load/vec4 v0x139671150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x139670ff0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x139671150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x139670ff0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x139671150_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x1396710b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x139670ff0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x139670ff0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x139670ff0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x139670ff0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x139670ff0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x139670600;
T_3 ;
    %wait E_0x139670870;
    %load/vec4 v0x139670980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x139670ba0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x139670a30_0;
    %load/vec4 v0x139670af0_0;
    %and;
    %assign/vec4 v0x139670ba0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x139670a30_0;
    %load/vec4 v0x139670af0_0;
    %or;
    %assign/vec4 v0x139670ba0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x139670a30_0;
    %load/vec4 v0x139670af0_0;
    %add;
    %assign/vec4 v0x139670ba0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x139670a30_0;
    %load/vec4 v0x139670af0_0;
    %sub;
    %assign/vec4 v0x139670ba0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x139670a30_0;
    %load/vec4 v0x139670af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x139670ba0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x139670a30_0;
    %load/vec4 v0x139670af0_0;
    %or;
    %inv;
    %assign/vec4 v0x139670ba0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x139672620;
T_4 ;
    %wait E_0x139661780;
    %load/vec4 v0x1396729b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x139672840_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1396728f0_0;
    %assign/vec4 v0x139672840_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x139670240;
T_5 ;
    %wait E_0x139670590;
    %load/vec4 v0x139675370_0;
    %load/vec4 v0x1396752c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x139674af0_0;
    %load/vec4 v0x1396760f0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x139676040_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x139675cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x139674af0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x139675c50_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x139676040_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x139675d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x139676180_0;
    %store/vec4 v0x139676040_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x139674af0_0;
    %store/vec4 v0x139676040_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x139670240;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x139661780;
    %vpi_call/w 4 152 "$display", "next_instr_addr=%d", v0x139676230_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x13965b2d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139676ac0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x139676ac0_0;
    %inv;
    %store/vec4 v0x139676ac0_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x13965b2d0;
T_8 ;
    %fork t_1, S_0x139648ae0;
    %jmp t_0;
    .scope S_0x139648ae0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1396771c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139676b50_0, 0, 1;
    %wait E_0x139661780;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1396771c0_0, 0, 1;
    %wait E_0x139661780;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13966fff0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1396700a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x139670150_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x139614f20_0, 0, 16;
    %load/vec4 v0x13966fff0_0;
    %load/vec4 v0x1396700a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x139670150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x139614f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13966ff50_0, 0, 32;
    %load/vec4 v0x13966ff50_0;
    %store/vec4 v0x139677060_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x139676d40_0, 0, 32;
    %delay 2, 0;
    %wait E_0x139661780;
    %delay 2, 0;
    %vpi_call/w 3 76 "$display", v0x1396770f0_0 {0 0 0};
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x139677060_0, 0, 32;
    %wait E_0x139661780;
    %delay 2, 0;
    %load/vec4 v0x139676f30_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 80 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 82 "$display", "succ" {0 0 0};
    %vpi_call/w 3 83 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x13965b2d0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0x13964be20;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139677740_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x139677740_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x139677740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1396777f0, 0, 4;
    %load/vec4 v0x139677740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x139677740_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x13964be20;
T_10 ;
    %wait E_0x139677250;
    %load/vec4 v0x1396775f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x139677690_0;
    %ix/getv 3, v0x1396773c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1396777f0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x139649180;
T_11 ;
    %fork t_3, S_0x139677980;
    %jmp t_2;
    .scope S_0x139677980;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139677b40_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x139677b40_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x139677b40_0;
    %store/vec4a v0x139677e80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139677b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139677b40_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139677e80, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139677e80, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139677e80, 4, 0;
    %end;
    .scope S_0x139649180;
t_2 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
