INFO: [VRFC 10-2263] Analyzing Verilog file "C:/juwan_projects/Vivado_projects/project_1/project_1.sim/sim_1/synth/func/xsim/top_module_fpga_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg_hub_CV
INFO: [VRFC 10-311] analyzing module u_ila_0_CV
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module BRAM_0
INFO: [VRFC 10-311] analyzing module BRAM_1
INFO: [VRFC 10-311] analyzing module BRAM_2
INFO: [VRFC 10-311] analyzing module CA_Processor_32STE_8bitword
INFO: [VRFC 10-311] analyzing module COMP_stream_contoller
INFO: [VRFC 10-311] analyzing module In8BitTo256OneHot
INFO: [VRFC 10-311] analyzing module Local_Match_AUTOMATED
INFO: [VRFC 10-311] analyzing module STE_MATCH_AUTOMATED_32bit_vector_8bit_word
INFO: [VRFC 10-311] analyzing module bud9600_gen
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module debounce_3
INFO: [VRFC 10-311] analyzing module report_funct
INFO: [VRFC 10-311] analyzing module top_module_fpga
INFO: [VRFC 10-311] analyzing module uart_state_machine
INFO: [VRFC 10-311] analyzing module uart_stream_contrl
INFO: [VRFC 10-311] analyzing module glbl
