Unsigned binary multiplication using shift and add algorithm. 
Latency of 5 cycles.
Opcode of 2'b01
Ready gets asserted when the final result comes at the output, it also indicates that multiplier can accept next inputs
