// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "P1")
  (DATE "04/17/2014 17:25:34")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\clk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tms\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tck\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tdi\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3883:3883:3883) (3883:3883:3883))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5070:5070:5070) (5070:5070:5070))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (549:549:549) (549:549:549))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5070:5070:5070) (5070:5070:5070))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (3074:3074:3074) (3074:3074:3074))
        (PORT datad (545:545:545) (545:545:545))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (500:500:500))
        (PORT datac (771:771:771) (771:771:771))
        (PORT datad (2411:2411:2411) (2411:2411:2411))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5079:5079:5079) (5079:5079:5079))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3061:3061:3061) (3061:3061:3061))
        (PORT datac (2343:2343:2343) (2343:2343:2343))
        (PORT datad (1388:1388:1388) (1388:1388:1388))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (1751:1751:1751) (1751:1751:1751))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5079:5079:5079) (5079:5079:5079))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3893:3893:3893) (3893:3893:3893))
        (PORT datac (565:565:565) (565:565:565))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3058:3058:3058) (3058:3058:3058))
        (PORT datac (1732:1732:1732) (1732:1732:1732))
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3886:3886:3886) (3886:3886:3886))
        (PORT datac (1761:1761:1761) (1761:1761:1761))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1286:1286:1286))
        (PORT datac (794:794:794) (794:794:794))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5079:5079:5079) (5079:5079:5079))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3893:3893:3893) (3893:3893:3893))
        (PORT datac (799:799:799) (799:799:799))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (PORT datab (754:754:754) (754:754:754))
        (PORT datac (1267:1267:1267) (1267:1267:1267))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5079:5079:5079) (5079:5079:5079))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (1293:1293:1293) (1293:1293:1293))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5070:5070:5070) (5070:5070:5070))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1284:1284:1284))
        (PORT datab (3893:3893:3893) (3893:3893:3893))
        (PORT datac (795:795:795) (795:795:795))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1287:1287:1287))
        (PORT datab (522:522:522) (522:522:522))
        (PORT datac (1767:1767:1767) (1767:1767:1767))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (5079:5079:5079) (5079:5079:5079))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1172:1172:1172))
        (PORT datab (1668:1668:1668) (1668:1668:1668))
        (PORT datac (1731:1731:1731) (1731:1731:1731))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4221:4221:4221) (4221:4221:4221))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (3076:3076:3076) (3076:3076:3076))
        (PORT datad (549:549:549) (549:549:549))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (1721:1721:1721) (1721:1721:1721))
        (PORT datac (554:554:554) (554:554:554))
        (PORT datad (3900:3900:3900) (3900:3900:3900))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4268:4268:4268) (4268:4268:4268))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2217:2217:2217) (2217:2217:2217))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datab (547:547:547) (547:547:547))
        (PORT datac (1288:1288:1288) (1288:1288:1288))
        (PORT datad (1128:1128:1128) (1128:1128:1128))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (558:558:558))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (673:673:673))
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (670:670:670) (670:670:670))
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (562:562:562) (562:562:562))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1276:1276:1276))
        (PORT datab (799:799:799) (799:799:799))
        (PORT datac (799:799:799) (799:799:799))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (914:914:914) (914:914:914))
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1302:1302:1302) (1302:1302:1302))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (1435:1435:1435) (1435:1435:1435))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1291:1291:1291) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1406:1406:1406) (1406:1406:1406))
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (1081:1081:1081) (1081:1081:1081))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2481:2481:2481) (2481:2481:2481))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1440:1440:1440))
        (PORT datab (3058:3058:3058) (3058:3058:3058))
        (PORT datac (1731:1731:1731) (1731:1731:1731))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1992:1992:1992))
        (PORT datad (2553:2553:2553) (2553:2553:2553))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2401:2401:2401) (2401:2401:2401))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3055:3055:3055) (3055:3055:3055))
        (PORT datac (2347:2347:2347) (2347:2347:2347))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5177:5177:5177) (5177:5177:5177))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (PORT ena (2481:2481:2481) (2481:2481:2481))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1442:1442:1442))
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (2095:2095:2095) (2095:2095:2095))
        (PORT datad (1356:1356:1356) (1356:1356:1356))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2986:2986:2986) (2986:2986:2986))
        (PORT datab (3033:3033:3033) (3033:3033:3033))
        (PORT datac (3014:3014:3014) (3014:3014:3014))
        (PORT datad (1163:1163:1163) (1163:1163:1163))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datac (3076:3076:3076) (3076:3076:3076))
        (PORT datad (547:547:547) (547:547:547))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5613:5613:5613) (5613:5613:5613))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2406:2406:2406))
        (PORT datab (2125:2125:2125) (2125:2125:2125))
        (PORT datac (2590:2590:2590) (2590:2590:2590))
        (PORT datad (2851:2851:2851) (2851:2851:2851))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1605:1605:1605) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1720:1720:1720) (1720:1720:1720))
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2053:2053:2053) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2168:2168:2168) (2168:2168:2168))
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2245:2245:2245))
        (PORT datac (1738:1738:1738) (1738:1738:1738))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1843:1843:1843))
        (PORT datab (1270:1270:1270) (1270:1270:1270))
        (PORT datac (2225:2225:2225) (2225:2225:2225))
        (PORT datad (3686:3686:3686) (3686:3686:3686))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (537:537:537))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1277:1277:1277))
        (PORT datab (529:529:529) (529:529:529))
        (PORT datac (712:712:712) (712:712:712))
        (PORT datad (2042:2042:2042) (2042:2042:2042))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (6342:6342:6342) (6342:6342:6342))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1252:1252:1252) (1252:1252:1252))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1262:1262:1262))
        (PORT datab (535:535:535) (535:535:535))
        (PORT datac (1715:1715:1715) (1715:1715:1715))
        (PORT datad (1205:1205:1205) (1205:1205:1205))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (6342:6342:6342) (6342:6342:6342))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (1277:1277:1277) (1277:1277:1277))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (532:532:532))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1281:1281:1281))
        (PORT datab (531:531:531) (531:531:531))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (2038:2038:2038) (2038:2038:2038))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (6342:6342:6342) (6342:6342:6342))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1280:1280:1280))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (583:583:583) (583:583:583))
        (PORT datad (2039:2039:2039) (2039:2039:2039))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (6342:6342:6342) (6342:6342:6342))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (PORT datab (2026:2026:2026) (2026:2026:2026))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (1272:1272:1272) (1272:1272:1272))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (6342:6342:6342) (6342:6342:6342))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (529:529:529) (529:529:529))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (546:546:546) (546:546:546))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2597:2597:2597) (2597:2597:2597))
        (PORT datad (2390:2390:2390) (2390:2390:2390))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2246:2246:2246))
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (PORT datac (1279:1279:1279) (1279:1279:1279))
        (PORT datad (2208:2208:2208) (2208:2208:2208))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1641:1641:1641))
        (PORT datab (1698:1698:1698) (1698:1698:1698))
        (PORT datac (2114:2114:2114) (2114:2114:2114))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (1313:1313:1313) (1313:1313:1313))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2560:2560:2560) (2560:2560:2560))
        (PORT datac (1428:1428:1428) (1428:1428:1428))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (496:496:496))
        (PORT datac (845:845:845) (845:845:845))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2560:2560:2560) (2560:2560:2560))
        (PORT datac (960:960:960) (960:960:960))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datac (559:559:559) (559:559:559))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2560:2560:2560) (2560:2560:2560))
        (PORT datac (674:674:674) (674:674:674))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datac (557:557:557) (557:557:557))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2560:2560:2560) (2560:2560:2560))
        (PORT datac (672:672:672) (672:672:672))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (561:561:561) (561:561:561))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2560:2560:2560) (2560:2560:2560))
        (PORT datac (676:676:676) (676:676:676))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datac (1384:1384:1384) (1384:1384:1384))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2560:2560:2560) (2560:2560:2560))
        (PORT datac (1499:1499:1499) (1499:1499:1499))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (PORT datac (799:799:799) (799:799:799))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2521:2521:2521) (2521:2521:2521))
        (PORT datac (914:914:914) (914:914:914))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datac (549:549:549) (549:549:549))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2521:2521:2521) (2521:2521:2521))
        (PORT datac (664:664:664) (664:664:664))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datac (799:799:799) (799:799:799))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2521:2521:2521) (2521:2521:2521))
        (PORT datac (914:914:914) (914:914:914))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (552:552:552) (552:552:552))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2521:2521:2521) (2521:2521:2521))
        (PORT datac (667:667:667) (667:667:667))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (857:857:857) (857:857:857))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2521:2521:2521) (2521:2521:2521))
        (PORT datac (972:972:972) (972:972:972))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4730:4730:4730) (4730:4730:4730))
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2521:2521:2521) (2521:2521:2521))
        (PORT datac (4845:4845:4845) (4845:4845:4845))
        (PORT aclr (5557:5557:5557) (5557:5557:5557))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1611:1611:1611) (1611:1611:1611))
        (PORT datad (1619:1619:1619) (1619:1619:1619))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2230:2230:2230))
        (PORT datab (1656:1656:1656) (1656:1656:1656))
        (PORT datac (2907:2907:2907) (2907:2907:2907))
        (PORT datad (2956:2956:2956) (2956:2956:2956))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1367:1367:1367) (1367:1367:1367))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5776:5776:5776) (5776:5776:5776))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1437:1437:1437))
        (PORT datab (1936:1936:1936) (1936:1936:1936))
        (PORT datac (2344:2344:2344) (2344:2344:2344))
        (PORT datad (1387:1387:1387) (1387:1387:1387))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (505:505:505) (505:505:505))
        (PORT datad (3194:3194:3194) (3194:3194:3194))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5576:5576:5576) (5576:5576:5576))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2978:2978:2978) (2978:2978:2978))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2178:2178:2178))
        (PORT datac (2202:2202:2202) (2202:2202:2202))
        (PORT datad (2610:2610:2610) (2610:2610:2610))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2559:2559:2559) (2559:2559:2559))
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (2071:2071:2071) (2071:2071:2071))
        (PORT datad (1980:1980:1980) (1980:1980:1980))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2415:2415:2415) (2415:2415:2415))
        (PORT datab (525:525:525) (525:525:525))
        (PORT datad (2553:2553:2553) (2553:2553:2553))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2415:2415:2415) (2415:2415:2415))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2440:2440:2440))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datad (1929:1929:1929) (1929:1929:1929))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1365:1365:1365) (1365:1365:1365))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5776:5776:5776) (5776:5776:5776))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1433:1433:1433))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (1928:1928:1928) (1928:1928:1928))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (4020:4020:4020) (4020:4020:4020))
        (PORT datac (552:552:552) (552:552:552))
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (3333:3333:3333) (3333:3333:3333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1691:1691:1691) (1691:1691:1691))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5776:5776:5776) (5776:5776:5776))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1930:1930:1930) (1930:1930:1930))
        (PORT datab (3176:3176:3176) (3176:3176:3176))
        (PORT datad (521:521:521) (521:521:521))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5576:5576:5576) (5576:5576:5576))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2978:2978:2978) (2978:2978:2978))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2166:2166:2166))
        (PORT datac (2203:2203:2203) (2203:2203:2203))
        (PORT datad (2614:2614:2614) (2614:2614:2614))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2170:2170:2170))
        (PORT datac (2203:2203:2203) (2203:2203:2203))
        (PORT datad (2613:2613:2613) (2613:2613:2613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2175:2175:2175) (2175:2175:2175))
        (PORT datac (2203:2203:2203) (2203:2203:2203))
        (PORT datad (2607:2607:2607) (2607:2607:2607))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1630:1630:1630))
        (PORT datab (416:416:416) (416:416:416))
        (PORT datac (1604:1604:1604) (1604:1604:1604))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5592:5592:5592) (5592:5592:5592))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1630:1630:1630))
        (PORT datac (562:562:562) (562:562:562))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datab (1551:1551:1551) (1551:1551:1551))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (526:526:526) (526:526:526))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (2099:2099:2099) (2099:2099:2099))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (561:561:561) (561:561:561))
        (PORT datad (1270:1270:1270) (1270:1270:1270))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5316:5316:5316) (5316:5316:5316))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2968:2968:2968) (2968:2968:2968))
        (PORT datab (2319:2319:2319) (2319:2319:2319))
        (PORT datac (1255:1255:1255) (1255:1255:1255))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2671:2671:2671) (2671:2671:2671))
        (PORT datac (1370:1370:1370) (1370:1370:1370))
        (PORT aclr (5613:5613:5613) (5613:5613:5613))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1393:1393:1393) (1393:1393:1393))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5776:5776:5776) (5776:5776:5776))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2507:2507:2507) (2507:2507:2507))
        (PORT datac (3152:3152:3152) (3152:3152:3152))
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5576:5576:5576) (5576:5576:5576))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2978:2978:2978) (2978:2978:2978))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1627:1627:1627) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (1611:1611:1611) (1611:1611:1611))
        (PORT datad (1618:1618:1618) (1618:1618:1618))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5576:5576:5576) (5576:5576:5576))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1487:1487:1487))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (3193:3193:3193) (3193:3193:3193))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5576:5576:5576) (5576:5576:5576))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2978:2978:2978) (2978:2978:2978))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1650:1650:1650) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1765:1765:1765) (1765:1765:1765))
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (2684:2684:2684) (2684:2684:2684))
        (PORT datad (3692:3692:3692) (3692:3692:3692))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5604:5604:5604) (5604:5604:5604))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2267:2267:2267) (2267:2267:2267))
        (PORT datad (2406:2406:2406) (2406:2406:2406))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2850:2850:2850) (2850:2850:2850))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (758:758:758) (758:758:758))
        (PORT datad (3027:3027:3027) (3027:3027:3027))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2463:2463:2463) (2463:2463:2463))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (628:628:628) (628:628:628))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2463:2463:2463) (2463:2463:2463))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (638:638:638) (638:638:638))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (505:505:505) (505:505:505))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (635:635:635) (635:635:635))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2463:2463:2463) (2463:2463:2463))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (1571:1571:1571) (1571:1571:1571))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (608:608:608) (608:608:608))
        (PORT datad (522:522:522) (522:522:522))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2463:2463:2463) (2463:2463:2463))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (533:533:533))
        (PORT datad (2097:2097:2097) (2097:2097:2097))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (603:603:603))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2855:2855:2855) (2855:2855:2855))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (3031:3031:3031) (3031:3031:3031))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2404:2404:2404) (2404:2404:2404))
        (PORT datab (5160:5160:5160) (5160:5160:5160))
        (PORT datac (2265:2265:2265) (2265:2265:2265))
        (PORT datad (2854:2854:2854) (2854:2854:2854))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2398:2398:2398) (2398:2398:2398))
        (PORT datab (527:527:527) (527:527:527))
        (PORT datac (2265:2265:2265) (2265:2265:2265))
        (PORT datad (2845:2845:2845) (2845:2845:2845))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (618:618:618) (618:618:618))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (1568:1568:1568) (1568:1568:1568))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2844:2844:2844) (2844:2844:2844))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (1595:1595:1595) (1595:1595:1595))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1607:1607:1607))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (2845:2845:2845) (2845:2845:2845))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2403:2403:2403) (2403:2403:2403))
        (PORT datab (2287:2287:2287) (2287:2287:2287))
        (PORT datac (2593:2593:2593) (2593:2593:2593))
        (PORT datad (2257:2257:2257) (2257:2257:2257))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (558:558:558))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (522:522:522) (522:522:522))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_3\|count\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_3\|count\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3202:3202:3202))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2109:2109:2109))
        (PORT d[1] (2096:2096:2096) (2096:2096:2096))
        (PORT d[2] (2131:2131:2131) (2131:2131:2131))
        (PORT d[3] (2113:2113:2113) (2113:2113:2113))
        (PORT d[4] (3362:3362:3362) (3362:3362:3362))
        (PORT d[5] (3346:3346:3346) (3346:3346:3346))
        (PORT d[6] (2402:2402:2402) (2402:2402:2402))
        (PORT d[7] (3168:3168:3168) (3168:3168:3168))
        (PORT d[8] (2566:2566:2566) (2566:2566:2566))
        (PORT d[9] (4092:4092:4092) (4092:4092:4092))
        (PORT d[10] (3675:3675:3675) (3675:3675:3675))
        (PORT d[11] (3046:3046:3046) (3046:3046:3046))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1412:1412:1412))
        (PORT clk (5275:5275:5275) (5275:5275:5275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3280:3280:3280))
        (PORT d[1] (2865:2865:2865) (2865:2865:2865))
        (PORT d[2] (2767:2767:2767) (2767:2767:2767))
        (PORT d[3] (2764:2764:2764) (2764:2764:2764))
        (PORT d[4] (2767:2767:2767) (2767:2767:2767))
        (PORT d[5] (3124:3124:3124) (3124:3124:3124))
        (PORT d[6] (3728:3728:3728) (3728:3728:3728))
        (PORT d[7] (3869:3869:3869) (3869:3869:3869))
        (PORT d[8] (3058:3058:3058) (3058:3058:3058))
        (PORT d[9] (2492:2492:2492) (2492:2492:2492))
        (PORT d[10] (2615:2615:2615) (2615:2615:2615))
        (PORT d[11] (4102:4102:4102) (4102:4102:4102))
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2087:2087:2087))
        (PORT clk (5264:5264:5264) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (1705:1705:1705) (1705:1705:1705))
        (PORT datac (574:574:574) (574:574:574))
        (PORT datad (2136:2136:2136) (2136:2136:2136))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2225:2225:2225))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (4256:4256:4256))
        (PORT d[1] (4145:4145:4145) (4145:4145:4145))
        (PORT d[2] (4205:4205:4205) (4205:4205:4205))
        (PORT d[3] (4200:4200:4200) (4200:4200:4200))
        (PORT d[4] (3884:3884:3884) (3884:3884:3884))
        (PORT d[5] (3939:3939:3939) (3939:3939:3939))
        (PORT d[6] (4152:4152:4152) (4152:4152:4152))
        (PORT d[7] (5129:5129:5129) (5129:5129:5129))
        (PORT d[8] (5042:5042:5042) (5042:5042:5042))
        (PORT d[9] (5569:5569:5569) (5569:5569:5569))
        (PORT d[10] (5422:5422:5422) (5422:5422:5422))
        (PORT d[11] (4599:4599:4599) (4599:4599:4599))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3240:3240:3240))
        (PORT clk (5326:5326:5326) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3115:3115:3115))
        (PORT d[1] (3212:3212:3212) (3212:3212:3212))
        (PORT d[2] (2884:2884:2884) (2884:2884:2884))
        (PORT d[3] (3655:3655:3655) (3655:3655:3655))
        (PORT d[4] (2782:2782:2782) (2782:2782:2782))
        (PORT d[5] (4315:4315:4315) (4315:4315:4315))
        (PORT d[6] (2769:2769:2769) (2769:2769:2769))
        (PORT d[7] (3119:3119:3119) (3119:3119:3119))
        (PORT d[8] (2926:2926:2926) (2926:2926:2926))
        (PORT d[9] (3141:3141:3141) (3141:3141:3141))
        (PORT d[10] (3347:3347:3347) (3347:3347:3347))
        (PORT d[11] (4154:4154:4154) (4154:4154:4154))
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3423:3423:3423))
        (PORT clk (5315:5315:5315) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3685:3685:3685))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2034:2034:2034))
        (PORT d[1] (2061:2061:2061) (2061:2061:2061))
        (PORT d[2] (2090:2090:2090) (2090:2090:2090))
        (PORT d[3] (2069:2069:2069) (2069:2069:2069))
        (PORT d[4] (3325:3325:3325) (3325:3325:3325))
        (PORT d[5] (3910:3910:3910) (3910:3910:3910))
        (PORT d[6] (1895:1895:1895) (1895:1895:1895))
        (PORT d[7] (2979:2979:2979) (2979:2979:2979))
        (PORT d[8] (1891:1891:1891) (1891:1891:1891))
        (PORT d[9] (1871:1871:1871) (1871:1871:1871))
        (PORT d[10] (1871:1871:1871) (1871:1871:1871))
        (PORT d[11] (1830:1830:1830) (1830:1830:1830))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2058:2058:2058))
        (PORT clk (5275:5275:5275) (5275:5275:5275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3200:3200:3200))
        (PORT d[1] (3321:3321:3321) (3321:3321:3321))
        (PORT d[2] (3200:3200:3200) (3200:3200:3200))
        (PORT d[3] (3210:3210:3210) (3210:3210:3210))
        (PORT d[4] (3223:3223:3223) (3223:3223:3223))
        (PORT d[5] (3650:3650:3650) (3650:3650:3650))
        (PORT d[6] (3195:3195:3195) (3195:3195:3195))
        (PORT d[7] (2758:2758:2758) (2758:2758:2758))
        (PORT d[8] (4055:4055:4055) (4055:4055:4055))
        (PORT d[9] (3101:3101:3101) (3101:3101:3101))
        (PORT d[10] (3113:3113:3113) (3113:3113:3113))
        (PORT d[11] (3155:3155:3155) (3155:3155:3155))
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2701:2701:2701))
        (PORT clk (5264:5264:5264) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2700:2700:2700))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2851:2851:2851))
        (PORT d[1] (2801:2801:2801) (2801:2801:2801))
        (PORT d[2] (2813:2813:2813) (2813:2813:2813))
        (PORT d[3] (2859:2859:2859) (2859:2859:2859))
        (PORT d[4] (3373:3373:3373) (3373:3373:3373))
        (PORT d[5] (3355:3355:3355) (3355:3355:3355))
        (PORT d[6] (3221:3221:3221) (3221:3221:3221))
        (PORT d[7] (3180:3180:3180) (3180:3180:3180))
        (PORT d[8] (4794:4794:4794) (4794:4794:4794))
        (PORT d[9] (3215:3215:3215) (3215:3215:3215))
        (PORT d[10] (3644:3644:3644) (3644:3644:3644))
        (PORT d[11] (3259:3259:3259) (3259:3259:3259))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2025:2025:2025))
        (PORT clk (5305:5305:5305) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2339:2339:2339))
        (PORT d[1] (2354:2354:2354) (2354:2354:2354))
        (PORT d[2] (2291:2291:2291) (2291:2291:2291))
        (PORT d[3] (2314:2314:2314) (2314:2314:2314))
        (PORT d[4] (2279:2279:2279) (2279:2279:2279))
        (PORT d[5] (3208:3208:3208) (3208:3208:3208))
        (PORT d[6] (4342:4342:4342) (4342:4342:4342))
        (PORT d[7] (3827:3827:3827) (3827:3827:3827))
        (PORT d[8] (2465:2465:2465) (2465:2465:2465))
        (PORT d[9] (2420:2420:2420) (2420:2420:2420))
        (PORT d[10] (2654:2654:2654) (2654:2654:2654))
        (PORT d[11] (2532:2532:2532) (2532:2532:2532))
        (PORT clk (5323:5323:5323) (5323:5323:5323))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2126:2126:2126))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5323:5323:5323) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1768:1768:1768))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3560:3560:3560))
        (PORT d[1] (3452:3452:3452) (3452:3452:3452))
        (PORT d[2] (3518:3518:3518) (3518:3518:3518))
        (PORT d[3] (3497:3497:3497) (3497:3497:3497))
        (PORT d[4] (3332:3332:3332) (3332:3332:3332))
        (PORT d[5] (3328:3328:3328) (3328:3328:3328))
        (PORT d[6] (3718:3718:3718) (3718:3718:3718))
        (PORT d[7] (4421:4421:4421) (4421:4421:4421))
        (PORT d[8] (4491:4491:4491) (4491:4491:4491))
        (PORT d[9] (4528:4528:4528) (4528:4528:4528))
        (PORT d[10] (4465:4465:4465) (4465:4465:4465))
        (PORT d[11] (5575:5575:5575) (5575:5575:5575))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3137:3137:3137))
        (PORT clk (5326:5326:5326) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2441:2441:2441))
        (PORT d[1] (2303:2303:2303) (2303:2303:2303))
        (PORT d[2] (2364:2364:2364) (2364:2364:2364))
        (PORT d[3] (3226:3226:3226) (3226:3226:3226))
        (PORT d[4] (2261:2261:2261) (2261:2261:2261))
        (PORT d[5] (4303:4303:4303) (4303:4303:4303))
        (PORT d[6] (3331:3331:3331) (3331:3331:3331))
        (PORT d[7] (2702:2702:2702) (2702:2702:2702))
        (PORT d[8] (2916:2916:2916) (2916:2916:2916))
        (PORT d[9] (2670:2670:2670) (2670:2670:2670))
        (PORT d[10] (2907:2907:2907) (2907:2907:2907))
        (PORT d[11] (4241:4241:4241) (4241:4241:4241))
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2755:2755:2755))
        (PORT clk (5315:5315:5315) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2246:2246:2246))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4281:4281:4281))
        (PORT d[1] (4148:4148:4148) (4148:4148:4148))
        (PORT d[2] (4232:4232:4232) (4232:4232:4232))
        (PORT d[3] (4200:4200:4200) (4200:4200:4200))
        (PORT d[4] (3909:3909:3909) (3909:3909:3909))
        (PORT d[5] (3941:3941:3941) (3941:3941:3941))
        (PORT d[6] (5031:5031:5031) (5031:5031:5031))
        (PORT d[7] (5084:5084:5084) (5084:5084:5084))
        (PORT d[8] (5066:5066:5066) (5066:5066:5066))
        (PORT d[9] (5065:5065:5065) (5065:5065:5065))
        (PORT d[10] (5389:5389:5389) (5389:5389:5389))
        (PORT d[11] (4945:4945:4945) (4945:4945:4945))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3521:3521:3521))
        (PORT clk (5326:5326:5326) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3068:3068:3068))
        (PORT d[1] (2753:2753:2753) (2753:2753:2753))
        (PORT d[2] (2910:2910:2910) (2910:2910:2910))
        (PORT d[3] (3651:3651:3651) (3651:3651:3651))
        (PORT d[4] (2740:2740:2740) (2740:2740:2740))
        (PORT d[5] (4658:4658:4658) (4658:4658:4658))
        (PORT d[6] (3128:3128:3128) (3128:3128:3128))
        (PORT d[7] (3077:3077:3077) (3077:3077:3077))
        (PORT d[8] (3293:3293:3293) (3293:3293:3293))
        (PORT d[9] (3042:3042:3042) (3042:3042:3042))
        (PORT d[10] (3266:3266:3266) (3266:3266:3266))
        (PORT d[11] (3619:3619:3619) (3619:3619:3619))
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3449:3449:3449))
        (PORT clk (5315:5315:5315) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (512:512:512))
        (PORT datac (1716:1716:1716) (1716:1716:1716))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (511:511:511))
        (PORT datab (3527:3527:3527) (3527:3527:3527))
        (PORT datac (2882:2882:2882) (2882:2882:2882))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2223:2223:2223))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4228:4228:4228))
        (PORT d[1] (4140:4140:4140) (4140:4140:4140))
        (PORT d[2] (4227:4227:4227) (4227:4227:4227))
        (PORT d[3] (4194:4194:4194) (4194:4194:4194))
        (PORT d[4] (3903:3903:3903) (3903:3903:3903))
        (PORT d[5] (3935:3935:3935) (3935:3935:3935))
        (PORT d[6] (5182:5182:5182) (5182:5182:5182))
        (PORT d[7] (5082:5082:5082) (5082:5082:5082))
        (PORT d[8] (5103:5103:5103) (5103:5103:5103))
        (PORT d[9] (5526:5526:5526) (5526:5526:5526))
        (PORT d[10] (4468:4468:4468) (4468:4468:4468))
        (PORT d[11] (4576:4576:4576) (4576:4576:4576))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3147:3147:3147))
        (PORT clk (5326:5326:5326) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3062:3062:3062))
        (PORT d[1] (2731:2731:2731) (2731:2731:2731))
        (PORT d[2] (2882:2882:2882) (2882:2882:2882))
        (PORT d[3] (2772:2772:2772) (2772:2772:2772))
        (PORT d[4] (2760:2760:2760) (2760:2760:2760))
        (PORT d[5] (4313:4313:4313) (4313:4313:4313))
        (PORT d[6] (3676:3676:3676) (3676:3676:3676))
        (PORT d[7] (2744:2744:2744) (2744:2744:2744))
        (PORT d[8] (2924:2924:2924) (2924:2924:2924))
        (PORT d[9] (3636:3636:3636) (3636:3636:3636))
        (PORT d[10] (2872:2872:2872) (2872:2872:2872))
        (PORT d[11] (4213:4213:4213) (4213:4213:4213))
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3445:3445:3445))
        (PORT clk (5315:5315:5315) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (514:514:514) (514:514:514))
        (PORT datad (2410:2410:2410) (2410:2410:2410))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3894:3894:3894))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2843:2843:2843))
        (PORT d[1] (2793:2793:2793) (2793:2793:2793))
        (PORT d[2] (2806:2806:2806) (2806:2806:2806))
        (PORT d[3] (2831:2831:2831) (2831:2831:2831))
        (PORT d[4] (3355:3355:3355) (3355:3355:3355))
        (PORT d[5] (3364:3364:3364) (3364:3364:3364))
        (PORT d[6] (2950:2950:2950) (2950:2950:2950))
        (PORT d[7] (3156:3156:3156) (3156:3156:3156))
        (PORT d[8] (3080:3080:3080) (3080:3080:3080))
        (PORT d[9] (3214:3214:3214) (3214:3214:3214))
        (PORT d[10] (4808:4808:4808) (4808:4808:4808))
        (PORT d[11] (3212:3212:3212) (3212:3212:3212))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2258:2258:2258))
        (PORT clk (5275:5275:5275) (5275:5275:5275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2303:2303:2303))
        (PORT d[1] (3895:3895:3895) (3895:3895:3895))
        (PORT d[2] (2316:2316:2316) (2316:2316:2316))
        (PORT d[3] (2365:2365:2365) (2365:2365:2365))
        (PORT d[4] (3810:3810:3810) (3810:3810:3810))
        (PORT d[5] (3173:3173:3173) (3173:3173:3173))
        (PORT d[6] (4288:4288:4288) (4288:4288:4288))
        (PORT d[7] (2289:2289:2289) (2289:2289:2289))
        (PORT d[8] (2468:2468:2468) (2468:2468:2468))
        (PORT d[9] (2989:2989:2989) (2989:2989:2989))
        (PORT d[10] (2631:2631:2631) (2631:2631:2631))
        (PORT d[11] (2495:2495:2495) (2495:2495:2495))
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1848:1848:1848))
        (PORT clk (5264:5264:5264) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (516:516:516))
        (PORT datac (511:511:511) (511:511:511))
        (PORT datad (1510:1510:1510) (1510:1510:1510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3232:3232:3232))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2101:2101:2101))
        (PORT d[1] (2086:2086:2086) (2086:2086:2086))
        (PORT d[2] (2100:2100:2100) (2100:2100:2100))
        (PORT d[3] (2104:2104:2104) (2104:2104:2104))
        (PORT d[4] (3294:3294:3294) (3294:3294:3294))
        (PORT d[5] (3905:3905:3905) (3905:3905:3905))
        (PORT d[6] (2417:2417:2417) (2417:2417:2417))
        (PORT d[7] (2481:2481:2481) (2481:2481:2481))
        (PORT d[8] (2298:2298:2298) (2298:2298:2298))
        (PORT d[9] (2507:2507:2507) (2507:2507:2507))
        (PORT d[10] (2477:2477:2477) (2477:2477:2477))
        (PORT d[11] (2513:2513:2513) (2513:2513:2513))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2252:2252:2252))
        (PORT clk (5275:5275:5275) (5275:5275:5275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
        (PORT d[1] (2825:2825:2825) (2825:2825:2825))
        (PORT d[2] (4062:4062:4062) (4062:4062:4062))
        (PORT d[3] (3203:3203:3203) (3203:3203:3203))
        (PORT d[4] (2796:2796:2796) (2796:2796:2796))
        (PORT d[5] (3134:3134:3134) (3134:3134:3134))
        (PORT d[6] (3746:3746:3746) (3746:3746:3746))
        (PORT d[7] (2754:2754:2754) (2754:2754:2754))
        (PORT d[8] (3042:3042:3042) (3042:3042:3042))
        (PORT d[9] (3067:3067:3067) (3067:3067:3067))
        (PORT d[10] (3232:3232:3232) (3232:3232:3232))
        (PORT d[11] (4112:4112:4112) (4112:4112:4112))
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2070:2070:2070))
        (PORT clk (5264:5264:5264) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (525:525:525))
        (PORT datac (513:513:513) (513:513:513))
        (PORT datad (1523:1523:1523) (1523:1523:1523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3201:3201:3201))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2133:2133:2133))
        (PORT d[1] (2097:2097:2097) (2097:2097:2097))
        (PORT d[2] (2111:2111:2111) (2111:2111:2111))
        (PORT d[3] (2136:2136:2136) (2136:2136:2136))
        (PORT d[4] (2327:2327:2327) (2327:2327:2327))
        (PORT d[5] (3345:3345:3345) (3345:3345:3345))
        (PORT d[6] (2796:2796:2796) (2796:2796:2796))
        (PORT d[7] (3174:3174:3174) (3174:3174:3174))
        (PORT d[8] (3049:3049:3049) (3049:3049:3049))
        (PORT d[9] (3165:3165:3165) (3165:3165:3165))
        (PORT d[10] (3672:3672:3672) (3672:3672:3672))
        (PORT d[11] (3252:3252:3252) (3252:3252:3252))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2286:2286:2286))
        (PORT clk (5275:5275:5275) (5275:5275:5275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2340:2340:2340))
        (PORT d[1] (2838:2838:2838) (2838:2838:2838))
        (PORT d[2] (4089:4089:4089) (4089:4089:4089))
        (PORT d[3] (2333:2333:2333) (2333:2333:2333))
        (PORT d[4] (2823:2823:2823) (2823:2823:2823))
        (PORT d[5] (2580:2580:2580) (2580:2580:2580))
        (PORT d[6] (4282:4282:4282) (4282:4282:4282))
        (PORT d[7] (2302:2302:2302) (2302:2302:2302))
        (PORT d[8] (3407:3407:3407) (3407:3407:3407))
        (PORT d[9] (2490:2490:2490) (2490:2490:2490))
        (PORT d[10] (2665:2665:2665) (2665:2665:2665))
        (PORT d[11] (2547:2547:2547) (2547:2547:2547))
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2082:2082:2082))
        (PORT clk (5264:5264:5264) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (512:512:512))
        (PORT datac (578:578:578) (578:578:578))
        (PORT datad (1518:1518:1518) (1518:1518:1518))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2397:2397:2397) (2397:2397:2397))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (514:514:514) (514:514:514))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4593:4593:4593))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3528:3528:3528))
        (PORT d[1] (3467:3467:3467) (3467:3467:3467))
        (PORT d[2] (3484:3484:3484) (3484:3484:3484))
        (PORT d[3] (3490:3490:3490) (3490:3490:3490))
        (PORT d[4] (3323:3323:3323) (3323:3323:3323))
        (PORT d[5] (3317:3317:3317) (3317:3317:3317))
        (PORT d[6] (4244:4244:4244) (4244:4244:4244))
        (PORT d[7] (4434:4434:4434) (4434:4434:4434))
        (PORT d[8] (4969:4969:4969) (4969:4969:4969))
        (PORT d[9] (3842:3842:3842) (3842:3842:3842))
        (PORT d[10] (3809:3809:3809) (3809:3809:3809))
        (PORT d[11] (4172:4172:4172) (4172:4172:4172))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2752:2752:2752))
        (PORT clk (5326:5326:5326) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2443:2443:2443))
        (PORT d[1] (2284:2284:2284) (2284:2284:2284))
        (PORT d[2] (2331:2331:2331) (2331:2331:2331))
        (PORT d[3] (2912:2912:2912) (2912:2912:2912))
        (PORT d[4] (2273:2273:2273) (2273:2273:2273))
        (PORT d[5] (3732:3732:3732) (3732:3732:3732))
        (PORT d[6] (2336:2336:2336) (2336:2336:2336))
        (PORT d[7] (3226:3226:3226) (3226:3226:3226))
        (PORT d[8] (2340:2340:2340) (2340:2340:2340))
        (PORT d[9] (4680:4680:4680) (4680:4680:4680))
        (PORT d[10] (2314:2314:2314) (2314:2314:2314))
        (PORT d[11] (3569:3569:3569) (3569:3569:3569))
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2113:2113:2113))
        (PORT clk (5315:5315:5315) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1265:1265:1265))
        (PORT datac (1453:1453:1453) (1453:1453:1453))
        (PORT datad (1994:1994:1994) (1994:1994:1994))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1443:1443:1443) (1443:1443:1443))
        (PORT datac (1435:1435:1435) (1435:1435:1435))
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2209:2209:2209))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4224:4224:4224) (4224:4224:4224))
        (PORT d[1] (4135:4135:4135) (4135:4135:4135))
        (PORT d[2] (4195:4195:4195) (4195:4195:4195))
        (PORT d[3] (4189:4189:4189) (4189:4189:4189))
        (PORT d[4] (3897:3897:3897) (3897:3897:3897))
        (PORT d[5] (3929:3929:3929) (3929:3929:3929))
        (PORT d[6] (3722:3722:3722) (3722:3722:3722))
        (PORT d[7] (5102:5102:5102) (5102:5102:5102))
        (PORT d[8] (5544:5544:5544) (5544:5544:5544))
        (PORT d[9] (4553:4553:4553) (4553:4553:4553))
        (PORT d[10] (4439:4439:4439) (4439:4439:4439))
        (PORT d[11] (5572:5572:5572) (5572:5572:5572))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3259:3259:3259))
        (PORT clk (5326:5326:5326) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3082:3082:3082))
        (PORT d[1] (2744:2744:2744) (2744:2744:2744))
        (PORT d[2] (2877:2877:2877) (2877:2877:2877))
        (PORT d[3] (2689:2689:2689) (2689:2689:2689))
        (PORT d[4] (2754:2754:2754) (2754:2754:2754))
        (PORT d[5] (4310:4310:4310) (4310:4310:4310))
        (PORT d[6] (3712:3712:3712) (3712:3712:3712))
        (PORT d[7] (2765:2765:2765) (2765:2765:2765))
        (PORT d[8] (2921:2921:2921) (2921:2921:2921))
        (PORT d[9] (3641:3641:3641) (3641:3641:3641))
        (PORT d[10] (2889:2889:2889) (2889:2889:2889))
        (PORT d[11] (3112:3112:3112) (3112:3112:3112))
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3416:3416:3416))
        (PORT clk (5315:5315:5315) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5344:5344:5344) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5994:5994:5994) (5994:5994:5994))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (515:515:515))
        (PORT datac (1456:1456:1456) (1456:1456:1456))
        (PORT datad (2580:2580:2580) (2580:2580:2580))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4591:4591:4591))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2858:2858:2858))
        (PORT d[1] (2806:2806:2806) (2806:2806:2806))
        (PORT d[2] (2841:2841:2841) (2841:2841:2841))
        (PORT d[3] (2844:2844:2844) (2844:2844:2844))
        (PORT d[4] (2804:2804:2804) (2804:2804:2804))
        (PORT d[5] (2784:2784:2784) (2784:2784:2784))
        (PORT d[6] (4246:4246:4246) (4246:4246:4246))
        (PORT d[7] (3650:3650:3650) (3650:3650:3650))
        (PORT d[8] (5490:5490:5490) (5490:5490:5490))
        (PORT d[9] (3837:3837:3837) (3837:3837:3837))
        (PORT d[10] (3846:3846:3846) (3846:3846:3846))
        (PORT d[11] (3527:3527:3527) (3527:3527:3527))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2634:2634:2634))
        (PORT clk (5305:5305:5305) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1777:1777:1777))
        (PORT d[1] (1866:1866:1866) (1866:1866:1866))
        (PORT d[2] (1861:1861:1861) (1861:1861:1861))
        (PORT d[3] (2932:2932:2932) (2932:2932:2932))
        (PORT d[4] (1839:1839:1839) (1839:1839:1839))
        (PORT d[5] (3214:3214:3214) (3214:3214:3214))
        (PORT d[6] (2318:2318:2318) (2318:2318:2318))
        (PORT d[7] (2263:2263:2263) (2263:2263:2263))
        (PORT d[8] (2358:2358:2358) (2358:2358:2358))
        (PORT d[9] (3026:3026:3026) (3026:3026:3026))
        (PORT d[10] (2333:2333:2333) (2333:2333:2333))
        (PORT d[11] (2492:2492:2492) (2492:2492:2492))
        (PORT clk (5323:5323:5323) (5323:5323:5323))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2135:2135:2135))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5323:5323:5323) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datac (1443:1443:1443) (1443:1443:1443))
        (PORT datad (1955:1955:1955) (1955:1955:1955))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3230:3230:3230))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2128:2128:2128))
        (PORT d[1] (2091:2091:2091) (2091:2091:2091))
        (PORT d[2] (2105:2105:2105) (2105:2105:2105))
        (PORT d[3] (2109:2109:2109) (2109:2109:2109))
        (PORT d[4] (2357:2357:2357) (2357:2357:2357))
        (PORT d[5] (3900:3900:3900) (3900:3900:3900))
        (PORT d[6] (2322:2322:2322) (2322:2322:2322))
        (PORT d[7] (3638:3638:3638) (3638:3638:3638))
        (PORT d[8] (3080:3080:3080) (3080:3080:3080))
        (PORT d[9] (2361:2361:2361) (2361:2361:2361))
        (PORT d[10] (3679:3679:3679) (3679:3679:3679))
        (PORT d[11] (2515:2515:2515) (2515:2515:2515))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2018:2018:2018))
        (PORT clk (5275:5275:5275) (5275:5275:5275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2782:2782:2782))
        (PORT d[1] (4309:4309:4309) (4309:4309:4309))
        (PORT d[2] (4035:4035:4035) (4035:4035:4035))
        (PORT d[3] (2767:2767:2767) (2767:2767:2767))
        (PORT d[4] (2791:2791:2791) (2791:2791:2791))
        (PORT d[5] (3154:3154:3154) (3154:3154:3154))
        (PORT d[6] (3773:3773:3773) (3773:3773:3773))
        (PORT d[7] (2746:2746:2746) (2746:2746:2746))
        (PORT d[8] (3064:3064:3064) (3064:3064:3064))
        (PORT d[9] (3032:3032:3032) (3032:3032:3032))
        (PORT d[10] (3098:3098:3098) (3098:3098:3098))
        (PORT d[11] (3150:3150:3150) (3150:3150:3150))
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2068:2068:2068))
        (PORT clk (5264:5264:5264) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (PORT datab (1766:1766:1766) (1766:1766:1766))
        (PORT datac (1439:1439:1439) (1439:1439:1439))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1412:1412:1412) (1412:1412:1412))
        (PORT datac (1530:1530:1530) (1530:1530:1530))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2681:2681:2681))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2856:2856:2856))
        (PORT d[1] (2804:2804:2804) (2804:2804:2804))
        (PORT d[2] (2840:2840:2840) (2840:2840:2840))
        (PORT d[3] (2843:2843:2843) (2843:2843:2843))
        (PORT d[4] (2811:2811:2811) (2811:2811:2811))
        (PORT d[5] (2770:2770:2770) (2770:2770:2770))
        (PORT d[6] (3256:3256:3256) (3256:3256:3256))
        (PORT d[7] (3678:3678:3678) (3678:3678:3678))
        (PORT d[8] (3832:3832:3832) (3832:3832:3832))
        (PORT d[9] (3691:3691:3691) (3691:3691:3691))
        (PORT d[10] (4794:4794:4794) (4794:4794:4794))
        (PORT d[11] (3219:3219:3219) (3219:3219:3219))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2054:2054:2054))
        (PORT clk (5305:5305:5305) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2419:2419:2419))
        (PORT d[1] (2312:2312:2312) (2312:2312:2312))
        (PORT d[2] (2306:2306:2306) (2306:2306:2306))
        (PORT d[3] (2884:2884:2884) (2884:2884:2884))
        (PORT d[4] (2274:2274:2274) (2274:2274:2274))
        (PORT d[5] (3212:3212:3212) (3212:3212:3212))
        (PORT d[6] (1833:1833:1833) (1833:1833:1833))
        (PORT d[7] (1840:1840:1840) (1840:1840:1840))
        (PORT d[8] (1845:1845:1845) (1845:1845:1845))
        (PORT d[9] (3024:3024:3024) (3024:3024:3024))
        (PORT d[10] (1818:1818:1818) (1818:1818:1818))
        (PORT d[11] (1825:1825:1825) (1825:1825:1825))
        (PORT clk (5323:5323:5323) (5323:5323:5323))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2132:2132:2132))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5323:5323:5323) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5973:5973:5973) (5973:5973:5973))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (PORT datac (1455:1455:1455) (1455:1455:1455))
        (PORT datad (1686:1686:1686) (1686:1686:1686))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3681:3681:3681))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1853:1853:1853))
        (PORT d[1] (1863:1863:1863) (1863:1863:1863))
        (PORT d[2] (1878:1878:1878) (1878:1878:1878))
        (PORT d[3] (1874:1874:1874) (1874:1874:1874))
        (PORT d[4] (4146:4146:4146) (4146:4146:4146))
        (PORT d[5] (1850:1850:1850) (1850:1850:1850))
        (PORT d[6] (2412:2412:2412) (2412:2412:2412))
        (PORT d[7] (2975:2975:2975) (2975:2975:2975))
        (PORT d[8] (3087:3087:3087) (3087:3087:3087))
        (PORT d[9] (2482:2482:2482) (2482:2482:2482))
        (PORT d[10] (2321:2321:2321) (2321:2321:2321))
        (PORT d[11] (2532:2532:2532) (2532:2532:2532))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2029:2029:2029))
        (PORT clk (5275:5275:5275) (5275:5275:5275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3294:3294:3294))
        (PORT d[1] (3270:3270:3270) (3270:3270:3270))
        (PORT d[2] (3234:3234:3234) (3234:3234:3234))
        (PORT d[3] (3182:3182:3182) (3182:3182:3182))
        (PORT d[4] (3243:3243:3243) (3243:3243:3243))
        (PORT d[5] (3158:3158:3158) (3158:3158:3158))
        (PORT d[6] (3740:3740:3740) (3740:3740:3740))
        (PORT d[7] (2778:2778:2778) (2778:2778:2778))
        (PORT d[8] (3582:3582:3582) (3582:3582:3582))
        (PORT d[9] (3117:3117:3117) (3117:3117:3117))
        (PORT d[10] (3106:3106:3106) (3106:3106:3106))
        (PORT d[11] (3028:3028:3028) (3028:3028:3028))
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2697:2697:2697))
        (PORT clk (5264:5264:5264) (5264:5264:5264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5293:5293:5293) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5943:5943:5943) (5943:5943:5943))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (PORT datac (1451:1451:1451) (1451:1451:1451))
        (PORT datad (1655:1655:1655) (1655:1655:1655))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2575:2575:2575) (2575:2575:2575))
        (PORT datab (499:499:499) (499:499:499))
        (PORT datac (1446:1446:1446) (1446:1446:1446))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1074:1074:1074) (1074:1074:1074))
        (PORT datac (1449:1449:1449) (1449:1449:1449))
        (PORT datad (814:814:814) (814:814:814))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5277:5277:5277) (5277:5277:5277))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1621:1621:1621))
        (PORT datab (1298:1298:1298) (1298:1298:1298))
        (PORT datac (2100:2100:2100) (2100:2100:2100))
        (PORT datad (1282:1282:1282) (1282:1282:1282))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1623:1623:1623))
        (PORT datab (515:515:515) (515:515:515))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (1283:1283:1283) (1283:1283:1283))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (1308:1308:1308) (1308:1308:1308))
        (PORT datad (1842:1842:1842) (1842:1842:1842))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1737:1737:1737) (1737:1737:1737))
        (PORT datad (2590:2590:2590) (2590:2590:2590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~17\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1194:1194:1194))
        (PORT datab (2203:2203:2203) (2203:2203:2203))
        (PORT datac (2262:2262:2262) (2262:2262:2262))
        (PORT datad (3602:3602:3602) (3602:3602:3602))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (576:576:576) (576:576:576))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (564:564:564))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~14\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (574:574:574))
        (PORT datad (616:616:616) (616:616:616))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (580:580:580) (580:580:580))
        (PORT datad (1226:1226:1226) (1226:1226:1226))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (572:572:572) (572:572:572))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (614:614:614) (614:614:614))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1239:1239:1239))
        (PORT datab (1253:1253:1253) (1253:1253:1253))
        (PORT datac (2274:2274:2274) (2274:2274:2274))
        (PORT datad (1188:1188:1188) (1188:1188:1188))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1274:1274:1274))
        (PORT datab (2313:2313:2313) (2313:2313:2313))
        (PORT datac (1519:1519:1519) (1519:1519:1519))
        (PORT datad (2472:2472:2472) (2472:2472:2472))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1198:1198:1198))
        (PORT datab (2202:2202:2202) (2202:2202:2202))
        (PORT datac (2271:2271:2271) (2271:2271:2271))
        (PORT datad (3604:3604:3604) (3604:3604:3604))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1722:1722:1722))
        (PORT datac (1571:1571:1571) (1571:1571:1571))
        (PORT datad (2596:2596:2596) (2596:2596:2596))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (2259:2259:2259) (2259:2259:2259))
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1290:1290:1290))
        (PORT datab (1253:1253:1253) (1253:1253:1253))
        (PORT datac (2269:2269:2269) (2269:2269:2269))
        (PORT datad (521:521:521) (521:521:521))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1724:1724:1724))
        (PORT datac (444:444:444) (444:444:444))
        (PORT datad (2590:2590:2590) (2590:2590:2590))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (574:574:574) (574:574:574))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1262:1262:1262))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (2275:2275:2275) (2275:2275:2275))
        (PORT datad (1280:1280:1280) (1280:1280:1280))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (753:753:753))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (2277:2277:2277) (2277:2277:2277))
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2204:2204:2204) (2204:2204:2204))
        (PORT datad (2153:2153:2153) (2153:2153:2153))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3832:3832:3832) (3832:3832:3832))
        (PORT datac (2106:2106:2106) (2106:2106:2106))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2021:2021:2021))
        (PORT datab (1198:1198:1198) (1198:1198:1198))
        (PORT datac (1228:1228:1228) (1228:1228:1228))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1369:1369:1369))
        (PORT datab (1364:1364:1364) (1364:1364:1364))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (1434:1434:1434) (1434:1434:1434))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (526:526:526))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1701:1701:1701) (1701:1701:1701))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2876:2876:2876) (2876:2876:2876))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1701:1701:1701) (1701:1701:1701))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2876:2876:2876) (2876:2876:2876))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1701:1701:1701) (1701:1701:1701))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2876:2876:2876) (2876:2876:2876))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1701:1701:1701) (1701:1701:1701))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2876:2876:2876) (2876:2876:2876))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1701:1701:1701) (1701:1701:1701))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2876:2876:2876) (2876:2876:2876))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datac (552:552:552) (552:552:552))
        (PORT datad (549:549:549) (549:549:549))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (774:774:774))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (1540:1540:1540) (1540:1540:1540))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1655:1655:1655))
        (PORT datac (1374:1374:1374) (1374:1374:1374))
        (PORT datad (1372:1372:1372) (1372:1372:1372))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1435:1435:1435))
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (PORT datac (1378:1378:1378) (1378:1378:1378))
        (PORT datad (1377:1377:1377) (1377:1377:1377))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1428:1428:1428))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (743:743:743) (743:743:743))
        (PORT datad (1396:1396:1396) (1396:1396:1396))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1218:1218:1218))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (1420:1420:1420) (1420:1420:1420))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1324:1324:1324) (1324:1324:1324))
        (PORT datad (1329:1329:1329) (1329:1329:1329))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1325:1325:1325))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (1362:1362:1362) (1362:1362:1362))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (2177:2177:2177))
        (PORT datab (2589:2589:2589) (2589:2589:2589))
        (PORT datac (2202:2202:2202) (2202:2202:2202))
        (PORT datad (1148:1148:1148) (1148:1148:1148))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2008:2008:2008) (2008:2008:2008))
        (PORT datac (2111:2111:2111) (2111:2111:2111))
        (PORT datad (2471:2471:2471) (2471:2471:2471))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2353:2353:2353) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2468:2468:2468) (2468:2468:2468))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (538:538:538))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (653:653:653) (653:653:653))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (526:526:526) (526:526:526))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2097:2097:2097))
        (PORT datab (2457:2457:2457) (2457:2457:2457))
        (PORT datac (2042:2042:2042) (2042:2042:2042))
        (PORT datad (2524:2524:2524) (2524:2524:2524))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1434:1434:1434))
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (PORT datac (1376:1376:1376) (1376:1376:1376))
        (PORT datad (1375:1375:1375) (1375:1375:1375))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1438:1438:1438))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (1398:1398:1398) (1398:1398:1398))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1338:1338:1338))
        (PORT datab (1323:1323:1323) (1323:1323:1323))
        (PORT datac (1363:1363:1363) (1363:1363:1363))
        (PORT datad (1355:1355:1355) (1355:1355:1355))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1435:1435:1435))
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (PORT datac (1375:1375:1375) (1375:1375:1375))
        (PORT datad (1375:1375:1375) (1375:1375:1375))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (1636:1636:1636) (1636:1636:1636))
        (PORT datad (1399:1399:1399) (1399:1399:1399))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1751:1751:1751) (1751:1751:1751))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2449:2449:2449) (2449:2449:2449))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1323:1323:1323) (1323:1323:1323))
        (PORT datac (1358:1358:1358) (1358:1358:1358))
        (PORT datad (1367:1367:1367) (1367:1367:1367))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1425:1425:1425))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (1669:1669:1669) (1669:1669:1669))
        (PORT datad (1371:1371:1371) (1371:1371:1371))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (1630:1630:1630) (1630:1630:1630))
        (PORT datad (1397:1397:1397) (1397:1397:1397))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5298:5298:5298) (5298:5298:5298))
        (PORT ena (2449:2449:2449) (2449:2449:2449))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1325:1325:1325))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (1357:1357:1357) (1357:1357:1357))
        (PORT datad (1368:1368:1368) (1368:1368:1368))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2443:2443:2443) (2443:2443:2443))
        (PORT datac (2117:2117:2117) (2117:2117:2117))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1368:1368:1368))
        (PORT datac (2350:2350:2350) (2350:2350:2350))
        (PORT datad (1385:1385:1385) (1385:1385:1385))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (1241:1241:1241) (1241:1241:1241))
        (PORT datac (1425:1425:1425) (1425:1425:1425))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1685:1685:1685) (1685:1685:1685))
        (PORT datac (1540:1540:1540) (1540:1540:1540))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2920:2920:2920) (2920:2920:2920))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (1237:1237:1237) (1237:1237:1237))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1685:1685:1685) (1685:1685:1685))
        (PORT datac (662:662:662) (662:662:662))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2920:2920:2920) (2920:2920:2920))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1256:1256:1256))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1685:1685:1685) (1685:1685:1685))
        (PORT datac (662:662:662) (662:662:662))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2920:2920:2920) (2920:2920:2920))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (556:556:556) (556:556:556))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (671:671:671) (671:671:671))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1560:1560:1560))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (1244:1244:1244) (1244:1244:1244))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1685:1685:1685) (1685:1685:1685))
        (PORT datac (662:662:662) (662:662:662))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2920:2920:2920) (2920:2920:2920))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2105:2105:2105) (2105:2105:2105))
        (PORT datad (1383:1383:1383) (1383:1383:1383))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3829:3829:3829) (3829:3829:3829))
        (PORT datad (1385:1385:1385) (1385:1385:1385))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (PORT ena (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (1384:1384:1384) (1384:1384:1384))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (PORT ena (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (1381:1381:1381) (1381:1381:1381))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (PORT ena (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (1379:1379:1379) (1379:1379:1379))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5337:5337:5337) (5337:5337:5337))
        (PORT ena (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1701:1701:1701))
        (PORT datab (2055:2055:2055) (2055:2055:2055))
        (PORT datac (2341:2341:2341) (2341:2341:2341))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (1202:1202:1202) (1202:1202:1202))
        (PORT datac (1717:1717:1717) (1717:1717:1717))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1845:1845:1845))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (2084:2084:2084) (2084:2084:2084))
        (PORT datad (1561:1561:1561) (1561:1561:1561))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3148:3148:3148) (3148:3148:3148))
        (PORT clk (5328:5328:5328) (5328:5328:5328))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1151:1151:1151) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1939:1939:1939) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tdo\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
)
