{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 11:25:05 2021 " "Info: Processing started: Thu Nov 25 11:25:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off marquee -c marquee " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off marquee -c marquee" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 7 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register marquee\[2\] register marquee\[1\] 57.18 MHz 17.49 ns Internal " "Info: Clock \"clk\" has Internal fmax of 57.18 MHz between source register \"marquee\[2\]\" and destination register \"marquee\[1\]\" (period= 17.49 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.781 ns + Longest register register " "Info: + Longest register to register delay is 16.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns marquee\[2\] 1 REG LC_X12_Y7_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N3; Fanout = 11; REG Node = 'marquee\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { marquee[2] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.403 ns) + CELL(0.511 ns) 3.914 ns Equal2~49 2 COMB LC_X11_Y2_N9 5 " "Info: 2: + IC(3.403 ns) + CELL(0.511 ns) = 3.914 ns; Loc. = LC_X11_Y2_N9; Fanout = 5; COMB Node = 'Equal2~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.914 ns" { marquee[2] Equal2~49 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(0.200 ns) 6.722 ns Equal19~34 3 COMB LC_X11_Y5_N6 3 " "Info: 3: + IC(2.608 ns) + CELL(0.200 ns) = 6.722 ns; Loc. = LC_X11_Y5_N6; Fanout = 3; COMB Node = 'Equal19~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { Equal2~49 Equal19~34 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.200 ns) 8.846 ns marquee~9004 4 COMB LC_X11_Y2_N6 4 " "Info: 4: + IC(1.924 ns) + CELL(0.200 ns) = 8.846 ns; Loc. = LC_X11_Y2_N6; Fanout = 4; COMB Node = 'marquee~9004'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { Equal19~34 marquee~9004 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.351 ns marquee\[4\]~9014 5 COMB LC_X11_Y2_N7 2 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.351 ns; Loc. = LC_X11_Y2_N7; Fanout = 2; COMB Node = 'marquee\[4\]~9014'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { marquee~9004 marquee[4]~9014 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.200 ns) 11.548 ns marquee\[4\]~9015 6 COMB LC_X12_Y4_N5 9 " "Info: 6: + IC(1.997 ns) + CELL(0.200 ns) = 11.548 ns; Loc. = LC_X12_Y4_N5; Fanout = 9; COMB Node = 'marquee\[4\]~9015'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { marquee[4]~9014 marquee[4]~9015 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.200 ns) 13.664 ns marquee~9017 7 COMB LC_X12_Y7_N8 1 " "Info: 7: + IC(1.916 ns) + CELL(0.200 ns) = 13.664 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; COMB Node = 'marquee~9017'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { marquee[4]~9015 marquee~9017 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(0.591 ns) 16.781 ns marquee\[1\] 8 REG LC_X9_Y5_N1 11 " "Info: 8: + IC(2.526 ns) + CELL(0.591 ns) = 16.781 ns; Loc. = LC_X9_Y5_N1; Fanout = 11; REG Node = 'marquee\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { marquee~9017 marquee[1] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.102 ns ( 12.53 % ) " "Info: Total cell delay = 2.102 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.679 ns ( 87.47 % ) " "Info: Total interconnect delay = 14.679 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.781 ns" { marquee[2] Equal2~49 Equal19~34 marquee~9004 marquee[4]~9014 marquee[4]~9015 marquee~9017 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.781 ns" { marquee[2] {} Equal2~49 {} Equal19~34 {} marquee~9004 {} marquee[4]~9014 {} marquee[4]~9015 {} marquee~9017 {} marquee[1] {} } { 0.000ns 3.403ns 2.608ns 1.924ns 0.305ns 1.997ns 1.916ns 2.526ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.649 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y4_N2 22 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y4_N2; Fanout = 22; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.674 ns) + CELL(0.918 ns) 8.649 ns marquee\[1\] 3 REG LC_X9_Y5_N1 11 " "Info: 3: + IC(3.674 ns) + CELL(0.918 ns) = 8.649 ns; Loc. = LC_X9_Y5_N1; Fanout = 11; REG Node = 'marquee\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.592 ns" { clk1 marquee[1] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.02 % ) " "Info: Total cell delay = 3.375 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.274 ns ( 60.98 % ) " "Info: Total interconnect delay = 5.274 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[1] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.649 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y4_N2 22 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y4_N2; Fanout = 22; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.674 ns) + CELL(0.918 ns) 8.649 ns marquee\[2\] 3 REG LC_X12_Y7_N3 11 " "Info: 3: + IC(3.674 ns) + CELL(0.918 ns) = 8.649 ns; Loc. = LC_X12_Y7_N3; Fanout = 11; REG Node = 'marquee\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.592 ns" { clk1 marquee[2] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.02 % ) " "Info: Total cell delay = 3.375 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.274 ns ( 60.98 % ) " "Info: Total interconnect delay = 5.274 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[2] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[1] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[2] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.781 ns" { marquee[2] Equal2~49 Equal19~34 marquee~9004 marquee[4]~9014 marquee[4]~9015 marquee~9017 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.781 ns" { marquee[2] {} Equal2~49 {} Equal19~34 {} marquee~9004 {} marquee[4]~9014 {} marquee[4]~9015 {} marquee~9017 {} marquee[1] {} } { 0.000ns 3.403ns 2.608ns 1.924ns 0.305ns 1.997ns 1.916ns 2.526ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[1] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[2] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[5\] marquee\[5\] 14.130 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[5\]\" through register \"marquee\[5\]\" is 14.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.649 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y4_N2 22 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y4_N2; Fanout = 22; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.674 ns) + CELL(0.918 ns) 8.649 ns marquee\[5\] 3 REG LC_X12_Y4_N7 11 " "Info: 3: + IC(3.674 ns) + CELL(0.918 ns) = 8.649 ns; Loc. = LC_X12_Y4_N7; Fanout = 11; REG Node = 'marquee\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.592 ns" { clk1 marquee[5] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.02 % ) " "Info: Total cell delay = 3.375 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.274 ns ( 60.98 % ) " "Info: Total interconnect delay = 5.274 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[5] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.105 ns + Longest register pin " "Info: + Longest register to pin delay is 5.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns marquee\[5\] 1 REG LC_X12_Y4_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N7; Fanout = 11; REG Node = 'marquee\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { marquee[5] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(2.322 ns) 5.105 ns Q\[5\] 2 PIN PIN_114 0 " "Info: 2: + IC(2.783 ns) + CELL(2.322 ns) = 5.105 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'Q\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { marquee[5] Q[5] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/winni/OneDrive/桌面/作業/硬體描述語言/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 45.48 % ) " "Info: Total cell delay = 2.322 ns ( 45.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 54.52 % ) " "Info: Total interconnect delay = 2.783 ns ( 54.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { marquee[5] Q[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.105 ns" { marquee[5] {} Q[5] {} } { 0.000ns 2.783ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { clk clk1 marquee[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { clk {} clk~combout {} clk1 {} marquee[5] {} } { 0.000ns 0.000ns 1.600ns 3.674ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { marquee[5] Q[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.105 ns" { marquee[5] {} Q[5] {} } { 0.000ns 2.783ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 11:25:06 2021 " "Info: Processing ended: Thu Nov 25 11:25:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
