{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483217431750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483217431750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 31 23:50:31 2016 " "Processing started: Sat Dec 31 23:50:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483217431750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483217431750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project03 -c project03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project03 -c project03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483217431750 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483217432120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Jump jump mips_core.v(8) " "Verilog HDL Declaration information at mips_core.v(8): object \"Jump\" differs only in case from object \"jump\" in the same scope" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483217432184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_testbench " "Found entity 1: mips_testbench" {  } { { "mips_testbench.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_instr_mem " "Found entity 1: mips_instr_mem" {  } { { "mips_instr_mem.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432196 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mips_data_mem.v(19) " "Verilog HDL information at mips_data_mem.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "mips_data_mem.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_data_mem.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1483217432198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem " "Found entity 1: mips_data_mem" {  } { { "mips_data_mem.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1'b_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1'b_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2to1 " "Found entity 1: mux1_2to1" {  } { { "mux1'b_2to1.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mux1'b_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32'b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32'b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32b " "Found entity 1: alu_32b" {  } { { "alu32'b.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/alu32'b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "full_adder.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5'b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5'b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5bit " "Found entity 1: mux5bit" {  } { { "mux5'b.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mux5'b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32'b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32'b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit " "Found entity 1: mux32bit" {  } { { "mux32'b.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mux32'b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 project03_testbench " "Found entity 1: project03_testbench" {  } { { "testbench.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluTest " "Found entity 1: aluTest" {  } { { "alu_test.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/alu_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432220 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bit1_alu_msb.v " "Can't analyze file -- file bit1_alu_msb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1483217432225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1'b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1'b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1b " "Found entity 1: alu_1b" {  } { { "alu1'b.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/alu1'b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(17) " "Verilog HDL warning at controlUnit.v(17): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/controlUnit.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1483217432233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sum Sum adder_32bit.v(2) " "Verilog HDL Declaration information at adder_32bit.v(2): object \"sum\" differs only in case from object \"Sum\" in the same scope" {  } { { "adder_32bit.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/adder_32bit.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483217432236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483217432237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immediate mips_core.v(36) " "Verilog HDL Implicit Net warning at mips_core.v(36): created implicit net for \"immediate\"" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jumpAddress mips_core.v(37) " "Verilog HDL Implicit Net warning at mips_core.v(37): created implicit net for \"jumpAddress\"" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(30) " "Verilog HDL error at mips_core.v(30): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(31) " "Verilog HDL error at mips_core.v(31): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(32) " "Verilog HDL error at mips_core.v(32): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(33) " "Verilog HDL error at mips_core.v(33): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(34) " "Verilog HDL error at mips_core.v(34): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432237 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(35) " "Verilog HDL error at mips_core.v(35): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(36) " "Verilog HDL error at mips_core.v(36): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction mips_core.v(37) " "Verilog HDL error at mips_core.v(37): object \"instruction\" is not declared" {  } { { "mips_core.v" "" { Text "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/mips_core.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1483217432238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/output_files/project03.map.smsg " "Generated suppressed messages file C:/Users/Akbar Aziz/Desktop/computer Organizations_Projects03/project3/output_files/project03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1483217432302 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483217432443 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 31 23:50:32 2016 " "Processing ended: Sat Dec 31 23:50:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483217432443 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483217432443 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483217432443 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483217432443 ""}
