Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: SVGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SVGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SVGA"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : SVGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/SVGA/SVGA/raster.vhdl" in Library work.
Architecture raster of Entity raster is up to date.
Compiling vhdl file "/home/ise/SVGA/SVGA/ENxms.vhdl" in Library work.
Architecture enxms of Entity enxms is up to date.
Compiling vhdl file "/home/ise/SVGA/SVGA/debouncer2.vhdl" in Library work.
Architecture debouncer2 of Entity debouncer2 is up to date.
Compiling vhdl file "/home/ise/SVGA/SVGA/rotary.vhdl" in Library work.
Architecture rotary of Entity rotary is up to date.
Compiling vhdl file "/home/ise/SVGA/SVGA/SVGA.vhdl" in Library work.
Entity <svga> compiled.
Entity <svga> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SVGA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <raster> in library <work> (architecture <raster>).

Analyzing hierarchy for entity <ENxms> in library <work> (architecture <enxms>) with generics.
	P = 150000

Analyzing hierarchy for entity <Debouncer2> in library <work> (architecture <debouncer2>).

Analyzing hierarchy for entity <Rotary> in library <work> (architecture <rotary>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SVGA> in library <work> (Architecture <behavioral>).
Entity <SVGA> analyzed. Unit <SVGA> generated.

Analyzing Entity <raster> in library <work> (Architecture <raster>).
Entity <raster> analyzed. Unit <raster> generated.

Analyzing generic Entity <ENxms> in library <work> (Architecture <enxms>).
	P = 150000
Entity <ENxms> analyzed. Unit <ENxms> generated.

Analyzing Entity <Debouncer2> in library <work> (Architecture <debouncer2>).
Entity <Debouncer2> analyzed. Unit <Debouncer2> generated.

Analyzing Entity <Rotary> in library <work> (Architecture <rotary>).
Entity <Rotary> analyzed. Unit <Rotary> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <raster>.
    Related source file is "/home/ise/SVGA/SVGA/raster.vhdl".
    Found 1-bit register for signal <VS>.
    Found 11-bit up counter for signal <hcntr>.
    Found 1-bit register for signal <HSx>.
    Found 1-bit register for signal <pHSx>.
    Found 10-bit up counter for signal <vcntr>.
    Found 11-bit comparator less for signal <XYvalid$cmp_lt0000> created at line 68.
    Found 10-bit comparator less for signal <XYvalid$cmp_lt0001> created at line 68.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <raster> synthesized.


Synthesizing Unit <ENxms>.
    Related source file is "/home/ise/SVGA/SVGA/ENxms.vhdl".
    Found 1-bit register for signal <EN>.
    Found 18-bit up counter for signal <cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ENxms> synthesized.


Synthesizing Unit <Debouncer2>.
    Related source file is "/home/ise/SVGA/SVGA/debouncer2.vhdl".
    Found 2-bit register for signal <Kout>.
    Found 2-bit comparator not equal for signal <Kout$cmp_ne0000> created at line 22.
    Found 2-bit comparator not equal for signal <Kout$cmp_ne0001> created at line 22.
    Found 6-bit register for signal <SR>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Debouncer2> synthesized.


Synthesizing Unit <Rotary>.
    Related source file is "/home/ise/SVGA/SVGA/rotary.vhdl".
    Found 1-bit register for signal <Inc>.
    Found 1-bit register for signal <Dec>.
    Found 2-bit register for signal <pAB>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Rotary> synthesized.


Synthesizing Unit <SVGA>.
    Related source file is "/home/ise/SVGA/SVGA/SVGA.vhdl".
WARNING:Xst:646 - Signal <Inc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Dec> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <RGB>.
    Found 2-bit adder carry out for signal <add0000$addsub0000> created at line 133.
    Found 10-bit updown counter for signal <cntrx>.
    Found 10-bit comparator greatequal for signal <cntrx$cmp_ge0000> created at line 129.
    Found 10-bit comparator lessequal for signal <cntrx$cmp_le0000> created at line 136.
    Found 10-bit updown counter for signal <cntry>.
    Found 10-bit comparator greatequal for signal <cntry$cmp_ge0000> created at line 146.
    Found 10-bit comparator lessequal for signal <cntry$cmp_le0000> created at line 153.
    Found 2-bit register for signal <color>.
    Found 10-bit comparator greater for signal <color$cmp_gt0000> created at line 136.
    Found 10-bit comparator less for signal <color$cmp_lt0000> created at line 129.
    Found 10-bit adder for signal <RGB$addsub0000> created at line 173.
    Found 10-bit adder for signal <RGB$addsub0001> created at line 173.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 173.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 173.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0000> created at line 173.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0001> created at line 173.
    Found 2-bit updown counter for signal <speed>.
    Found 2-bit comparator greatequal for signal <speed$cmp_ge0000> created at line 107.
    Found 2-bit comparator lessequal for signal <speed$cmp_le0000> created at line 111.
    Found 2-bit up counter for signal <speed_counter>.
    Found 2-bit comparator greatequal for signal <speed_counter$cmp_ge0000> created at line 124.
    Found 1-bit register for signal <x_direction<0>>.
    Found 1-bit register for signal <y_direction<0>>.
    Found 10-bit comparator greater for signal <y_direction_0$cmp_gt0000> created at line 153.
    Found 10-bit comparator less for signal <y_direction_0$cmp_lt0000> created at line 146.
    Found 2-bit comparator less for signal <y_direction_0$cmp_lt0001> created at line 124.
    Summary:
	inferred   4 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <SVGA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 2-bit adder carry out                                 : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 10-bit updown counter                                 : 2
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 2-bit updown counter                                  : 1
# Registers                                            : 15
 1-bit register                                        : 8
 2-bit register                                        : 6
 3-bit register                                        : 1
# Comparators                                          : 20
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 4
 11-bit comparator less                                : 1
 2-bit comparator greatequal                           : 2
 2-bit comparator less                                 : 1
 2-bit comparator lessequal                            : 1
 2-bit comparator not equal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <DBP> is unconnected in block <SVGA>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ROTP> is unconnected in block <SVGA>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 2-bit adder carry out                                 : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 10-bit updown counter                                 : 2
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 2-bit updown counter                                  : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 20
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 4
 11-bit comparator less                                : 1
 2-bit comparator greatequal                           : 2
 2-bit comparator less                                 : 1
 2-bit comparator lessequal                            : 1
 2-bit comparator not equal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:524 - All outputs of the instance <DBP> of the block <Debouncer2> are unconnected in block <SVGA>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:2677 - Node <ROTP/Inc> of sequential type is unconnected in block <SVGA>.
WARNING:Xst:2677 - Node <ROTP/pAB_0> of sequential type is unconnected in block <SVGA>.
WARNING:Xst:2677 - Node <ROTP/pAB_1> of sequential type is unconnected in block <SVGA>.
WARNING:Xst:2677 - Node <ROTP/Dec> of sequential type is unconnected in block <SVGA>.

Optimizing unit <SVGA> ...

Optimizing unit <Debouncer2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SVGA, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SVGA.ngr
Top Level Output File Name         : SVGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 385
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 48
#      LUT2                        : 66
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 9
#      LUT3_D                      : 3
#      LUT3_L                      : 7
#      LUT4                        : 31
#      LUT4_D                      : 2
#      LUT4_L                      : 6
#      MUXCY                       : 115
#      VCC                         : 1
#      XORCY                       : 77
# FlipFlops/Latches                : 74
#      FD                          : 1
#      FDE                         : 28
#      FDR                         : 30
#      FDRE                        : 12
#      FDRS                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      102  out of   4656     2%  
 Number of Slice Flip Flops:             74  out of   9312     0%  
 Number of 4 input LUTs:                191  out of   9312     2%  
 Number of IOs:                          10
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.370ns (Maximum Frequency: 135.685MHz)
   Minimum input arrival time before clock: 3.546ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.370ns (frequency: 135.685MHz)
  Total number of paths / destination ports: 2879 / 161
-------------------------------------------------------------------------
Delay:               7.370ns (Levels of Logic = 12)
  Source:            cntry_2 (FF)
  Destination:       RGB_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: cntry_2 to RGB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.808  cntry_2 (cntry_2)
     LUT1:I0->O            1   0.704   0.000  Madd_RGB_addsub0001_cy<2>_rt (Madd_RGB_addsub0001_cy<2>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_RGB_addsub0001_cy<2> (Madd_RGB_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_RGB_addsub0001_cy<3> (Madd_RGB_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_RGB_addsub0001_cy<4> (Madd_RGB_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_RGB_addsub0001_cy<5> (Madd_RGB_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_RGB_addsub0001_cy<6> (Madd_RGB_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_RGB_addsub0001_cy<7> (Madd_RGB_addsub0001_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  Madd_RGB_addsub0001_cy<8> (Madd_RGB_addsub0001_cy<8>)
     XORCY:CI->O           1   0.804   0.499  Madd_RGB_addsub0001_xor<9> (RGB_addsub0001<9>)
     LUT2:I1->O            1   0.704   0.000  Mcompar_RGB_cmp_le0001_lut<9> (Mcompar_RGB_cmp_le0001_lut<9>)
     MUXCY:S->O            3   0.864   0.566  Mcompar_RGB_cmp_le0001_cy<9> (RGB_cmp_le0001)
     LUT4:I2->O            1   0.704   0.000  RGB_mux0004<0>1 (RGB_mux0004<0>)
     FDRS:D                    0.308          RGB_0
    ----------------------------------------
    Total                      7.370ns (5.497ns logic, 1.873ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              3.546ns (Levels of Logic = 2)
  Source:            btn_speed_up (PAD)
  Destination:       speed_0 (FF)
  Destination Clock: CLK rising

  Data Path: btn_speed_up to speed_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  btn_speed_up_IBUF (btn_speed_up_IBUF)
     LUT4:I0->O            2   0.704   0.447  speed_not00011 (speed_not0001)
     FDE:CE                    0.555          speed_0
    ----------------------------------------
    Total                      3.546ns (2.477ns logic, 1.069ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            RCODE/HSx (FF)
  Destination:       HS (PAD)
  Source Clock:      CLK rising

  Data Path: RCODE/HSx to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.633  RCODE/HSx (RCODE/HSx)
     OBUF:I->O                 3.272          HS_OBUF (HS)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.49 secs
 
--> 


Total memory usage is 615344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

