# Reading D:/intelFPGA/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do TestBench01_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\intelFPGA\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\intelFPGA\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/GITEA/GitHub/ES/pcbteach/TestBench01/or_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture rtl of or_gate
# 
# vcom -93 -work work {D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_vhd_tst
# -- Compiling architecture or_gate_arch of or_gate_vhd_tst
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(64): Illegal target for signal assignment.
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(64): (vcom-1136) Unknown identifier "a_tb".
# 
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(65): Illegal target for signal assignment.
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(65): (vcom-1136) Unknown identifier "b_tb".
# 
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(67): Illegal target for signal assignment.
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(67): (vcom-1136) Unknown identifier "a_tb".
# 
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(69): Illegal target for signal assignment.
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(69): (vcom-1136) Unknown identifier "b_tb".
# 
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(71): Illegal target for signal assignment.
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(71): (vcom-1136) Unknown identifier "a_tb".
# 
# ** Error: D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht(74): VHDL Compiler exiting
# ** Error: D:/intelFPGA/13.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./TestBench01_run_msim_rtl_vhdl.do line 10
# D:/intelFPGA/13.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht}"
