<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/msp430/include/f2xx_g2xx/periph_cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:23 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('msp430_2include_2f2xx__g2xx_2periph__cpu_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">periph_cpu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (C) 2015 Freie Universit√§t Berlin</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * directory for more details.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef F2XX_G2XX_PERIPH_CPU_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define F2XX_G2XX_PERIPH_CPU_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;periph_cpu_common.h&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a6295c43d9fc3374648577f74c9035f04">   34</a></span><span class="preprocessor">#define HAVE_SPI_MODE_T     </span></div>
<div class="foldopen" id="foldopen00043" data-start="{" data-end="};">
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cb">   43</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">   44</a></span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a> = (UCCKPH),              </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c">   45</a></span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c">SPI_MODE_1</a> = 0,                     </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3">   46</a></span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3">SPI_MODE_2</a> = (UCCKPL | UCCKPH),     </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6">SPI_MODE_3</a> = (UCCKPL)               </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6">   48</a></span>} <a class="code hl_enumeration" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cb">spi_mode_t</a>;</div>
</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ad6d9d193934d2c1c598837398369a197">   55</a></span><span class="preprocessor">#define HAVE_SPI_CLK_T     </span></div>
<div class="foldopen" id="foldopen00059" data-start="{" data-end="};">
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337">   59</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">   60</a></span>    <a class="code hl_enumvalue" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = 100000,        </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">   61</a></span>    <a class="code hl_enumvalue" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = 400000,        </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">   62</a></span>    <a class="code hl_enumvalue" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a>   = 1000000,       </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">   63</a></span>    <a class="code hl_enumvalue" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a>   = 5000000,       </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">   64</a></span>    <a class="code hl_enumvalue" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a>  = <a class="code hl_enumvalue" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a>,  </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>} <a class="code hl_enumeration" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8">spi_clk_t</a>;</div>
</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a7bd1b3321b66208c3499e83d495333cd">   72</a></span><span class="preprocessor">#define PERIPH_SPI_NEEDS_INIT_CS        </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af3d9c2b9cf24ed0b13807d63f5e9b11f">   73</a></span><span class="preprocessor">#define PERIPH_SPI_NEEDS_TRANSFER_BYTE  </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac68c30cec18f4abf11cc4bb09c13df17">   74</a></span><span class="preprocessor">#define PERIPH_SPI_NEEDS_TRANSFER_REG   </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#afeb6291046cbd0102e8c87af75e4200d">   75</a></span><span class="preprocessor">#define PERIPH_SPI_NEEDS_TRANSFER_REGS  </span></div>
<div class="foldopen" id="foldopen00083" data-start="{" data-end="};">
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af9a497e71f392da85b11f1784fcbcddd">   83</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#ifdef __MSP430_HAS_USCI_AB0__</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    MSP430_USCI_ID_A0,      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    MSP430_USCI_ID_B0,      </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#ifdef __MSP430_HAS_USCI_AB1__</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    MSP430_USCI_ID_A1,      </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    MSP430_USCI_ID_B1,      </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af9a497e71f392da85b11f1784fcbcdddafe6761ebc98e93fa8655ce9e826bee34">MSP430_USCI_ID_NUMOF</a>    </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af9a497e71f392da85b11f1784fcbcdddafe6761ebc98e93fa8655ce9e826bee34">   93</a></span>} <a class="code hl_enumeration" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af9a497e71f392da85b11f1784fcbcddd">msp430_usci_id_t</a>;</div>
</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="foldopen" id="foldopen00100" data-start="{" data-end="};">
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structmsp430__usci__params__t.html">  100</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structmsp430__usci__params__t.html#a1395b743fe7af01f372a621822eff609">  101</a></span>    <a class="code hl_struct" href="structmsp430__usci__b__t.html">msp430_usci_b_t</a> *<a class="code hl_variable" href="structmsp430__usci__params__t.html#a1395b743fe7af01f372a621822eff609">dev</a>;       </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structmsp430__usci__params__t.html#a0bf21637ffc0dbf0b73bf36f187bf02e">  103</a></span>    <a class="code hl_define" href="atmega__regs__common_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a> *<a class="code hl_variable" href="structmsp430__usci__params__t.html#a0bf21637ffc0dbf0b73bf36f187bf02e">interrupt_enable</a>;     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structmsp430__usci__params__t.html#a6ce9555b194d6346b286cf0243d58e60">  104</a></span>    <a class="code hl_define" href="atmega__regs__common_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a> *<a class="code hl_variable" href="structmsp430__usci__params__t.html#a6ce9555b194d6346b286cf0243d58e60">interrupt_flag</a>;       </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structmsp430__usci__params__t.html#ab2e958c15a60187a32d53e4aee7902d7">  105</a></span>    uint8_t <a class="code hl_variable" href="structmsp430__usci__params__t.html#ab2e958c15a60187a32d53e4aee7902d7">tx_irq_mask</a>;        </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structmsp430__usci__params__t.html#a6f86ceef0ca8a93a1e0f750e96c6fc7b">  106</a></span>    uint8_t <a class="code hl_variable" href="structmsp430__usci__params__t.html#a6f86ceef0ca8a93a1e0f750e96c6fc7b">rx_irq_mask</a>;        </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structmsp430__usci__params__t.html#a7a27b75100cf4db34e92a5fa2498d755">  107</a></span>    <a class="code hl_enumeration" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af9a497e71f392da85b11f1784fcbcddd">msp430_usci_id_t</a> <a class="code hl_variable" href="structmsp430__usci__params__t.html#a7a27b75100cf4db34e92a5fa2498d755">id</a>;        </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>} <a class="code hl_struct" href="structmsp430__usci__params__t.html">msp430_usci_params_t</a>;</div>
</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="foldopen" id="foldopen00113" data-start="{" data-end="};">
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518">  113</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518aef0e9e89d1a3f42810a014ee3a39c45f">  114</a></span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518aef0e9e89d1a3f42810a014ee3a39c45f">USCI_CLK_UCLKI</a>     = <a class="code hl_define" href="f2xx__g2xx_2msp430__regs_8h.html#a659521b3fcdb081f3af1750d1f6e1547">UCSSEL_UCLKI</a>, </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518ae41d0eff082ac9b0da304785708007ba">  115</a></span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518ae41d0eff082ac9b0da304785708007ba">USCI_CLK_AUX</a>       = <a class="code hl_define" href="f2xx__g2xx_2msp430__regs_8h.html#a2bfae88b17563d93dd13c24f9849b81c">UCSSEL_ACLK</a>,  </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518a14465f66741fe66d7487c76c58d3bd7f">  116</a></span>    <a class="code hl_enumvalue" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518a14465f66741fe66d7487c76c58d3bd7f">USCI_CLK_SUBMAIN</a>   = <a class="code hl_define" href="f2xx__g2xx_2msp430__regs_8h.html#a5d99c6a004a50c38da0e3dc4258c1881">UCSSEL_SMCLK</a>, </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>} <a class="code hl_enumeration" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518">msp430_usci_clk_t</a>;</div>
</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="foldopen" id="foldopen00122" data-start="{" data-end="};">
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structmsp430__usci__prescaler__t.html">  122</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="structmsp430__usci__prescaler__t.html#a373f17fbeead35e641daa7ef5b51c644">  123</a></span>    <a class="code hl_enumeration" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518">msp430_usci_clk_t</a> <a class="code hl_variable" href="structmsp430__usci__prescaler__t.html#a373f17fbeead35e641daa7ef5b51c644">clk_source</a>;   </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structmsp430__usci__prescaler__t.html#a30878056761a21c61b0e2f97d128656f">  124</a></span>    uint8_t <a class="code hl_variable" href="structmsp430__usci__prescaler__t.html#a30878056761a21c61b0e2f97d128656f">br0</a>;                    </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structmsp430__usci__prescaler__t.html#a974b45cc3d6c0ca8cea2dbc65c8a83b4">  125</a></span>    uint8_t <a class="code hl_variable" href="structmsp430__usci__prescaler__t.html#a974b45cc3d6c0ca8cea2dbc65c8a83b4">br1</a>;                    </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structmsp430__usci__prescaler__t.html#ad1e7e6df2aa57915a173f06f6e6e7d70">  126</a></span>    uint8_t <a class="code hl_variable" href="structmsp430__usci__prescaler__t.html#ad1e7e6df2aa57915a173f06f6e6e7d70">mctl</a>;                   </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>} <a class="code hl_struct" href="structmsp430__usci__prescaler__t.html">msp430_usci_prescaler_t</a>;</div>
</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="foldopen" id="foldopen00135" data-start="{" data-end="};">
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="structmsp430__usci__conf__t.html">  135</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="structmsp430__usci__conf__t.html#aa6d8720759d6af8c3ee90466b66bfa69">  136</a></span>    <a class="code hl_struct" href="structmsp430__usci__prescaler__t.html">msp430_usci_prescaler_t</a> <a class="code hl_variable" href="structmsp430__usci__conf__t.html#aa6d8720759d6af8c3ee90466b66bfa69">prescaler</a>;  </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structmsp430__usci__conf__t.html#a09370fa52c437f9cf704af191960afd0">  137</a></span>    uint8_t <a class="code hl_variable" href="structmsp430__usci__conf__t.html#a09370fa52c437f9cf704af191960afd0">ctl0</a>;                       </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>} <a class="code hl_struct" href="structmsp430__usci__conf__t.html">msp430_usci_conf_t</a>;</div>
</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="foldopen" id="foldopen00149" data-start="{" data-end="};">
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structmsp430__usci__uart__params__t.html">  149</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="structmsp430__usci__uart__params__t.html#aa5af2d8fcc92026fc1f45ade2ee6d47c">  150</a></span>    <a class="code hl_struct" href="structmsp430__usci__params__t.html">msp430_usci_params_t</a> <a class="code hl_variable" href="structmsp430__usci__uart__params__t.html#aa5af2d8fcc92026fc1f45ade2ee6d47c">usci_params</a>; </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="structmsp430__usci__uart__params__t.html#ae6f2144e6135c719d2f98d7f1edf771a">  151</a></span>    <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="structmsp430__usci__uart__params__t.html#ae6f2144e6135c719d2f98d7f1edf771a">rxd</a>;                     </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="structmsp430__usci__uart__params__t.html#af71188d915eaa058558ac8d6a7180ffa">  152</a></span>    <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="structmsp430__usci__uart__params__t.html#af71188d915eaa058558ac8d6a7180ffa">txd</a>;                     </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>} <a class="code hl_struct" href="structmsp430__usci__uart__params__t.html">msp430_usci_uart_params_t</a>;</div>
</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="structuart__conf__t.html#a97a6c6d5de5cb7e7df88031666151b61">  159</a></span>    <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__uart__params__t.html">msp430_usci_uart_params_t</a> *<a class="code hl_variable" href="structuart__conf__t.html#a97a6c6d5de5cb7e7df88031666151b61">uart</a>; </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>} <a class="code hl_struct" href="structuart__conf__t.html">uart_conf_t</a>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="foldopen" id="foldopen00172" data-start="{" data-end="};">
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="structmsp430__usci__spi__params__t.html">  172</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structmsp430__usci__spi__params__t.html#afcd8da5cb2d964977135e0b67ccea3dc">  173</a></span>    <a class="code hl_struct" href="structmsp430__usci__params__t.html">msp430_usci_params_t</a> <a class="code hl_variable" href="structmsp430__usci__spi__params__t.html#afcd8da5cb2d964977135e0b67ccea3dc">usci_params</a>;   </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="structmsp430__usci__spi__params__t.html#af0d28b0f1bd0f08543c06e7fa863813c">  174</a></span>    <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="structmsp430__usci__spi__params__t.html#af0d28b0f1bd0f08543c06e7fa863813c">miso</a>;                        </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="structmsp430__usci__spi__params__t.html#a00039bf935d5bfd64b0eefc479497abf">  175</a></span>    <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="structmsp430__usci__spi__params__t.html#a00039bf935d5bfd64b0eefc479497abf">mosi</a>;                        </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="structmsp430__usci__spi__params__t.html#afa195d12a6e5bd6a43b95fa5acc19e23">  176</a></span>    <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="structmsp430__usci__spi__params__t.html#afa195d12a6e5bd6a43b95fa5acc19e23">sck</a>;                         </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>} <a class="code hl_struct" href="structmsp430__usci__spi__params__t.html">msp430_usci_spi_params_t</a>;</div>
</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structspi__conf__t.html#a5083afeb3da082f1173c01eb14563f62">  183</a></span>    <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__spi__params__t.html">msp430_usci_spi_params_t</a> *<a class="code hl_variable" href="structspi__conf__t.html#a5083afeb3da082f1173c01eb14563f62">spi</a>;    </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>} <a class="code hl_struct" href="structspi__conf__t.html">spi_conf_t</a>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="keyword">extern</span> <a class="code hl_struct" href="structmsp430__port__p7__p8__t.html">msp430_port_p7_p8_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a7010354a4bcc6bcd995e973f0b8f403e">PORT_7</a>;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="keyword">extern</span> <a class="code hl_struct" href="structmsp430__port__p7__p8__t.html">msp430_port_p7_p8_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a07a6910678bcc820de19901017177fe6">PORT_8</a>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a2c0318d456e0cfec1fe650f9b38fdbae">  213</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a2c0318d456e0cfec1fe650f9b38fdbae">msp430_usci_acquire</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__params__t.html">msp430_usci_params_t</a> *params,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                         <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__conf__t.html">msp430_usci_conf_t</a> *conf);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a2eb063db02508ffeebe946dc69f8104e">  221</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a2eb063db02508ffeebe946dc69f8104e">msp430_usci_release</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__params__t.html">msp430_usci_params_t</a> *params);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#add5a9f6abcdf56e739c8d55efcf998c4">  235</a></span><a class="code hl_struct" href="structmsp430__usci__prescaler__t.html">msp430_usci_prescaler_t</a> <a class="code hl_function" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#add5a9f6abcdf56e739c8d55efcf998c4">msp430_usci_prescale</a>(uint32_t target_hz);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__uart__params__t.html">msp430_usci_uart_params_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac10d2c636e2477236ba43b99ed2ac09f">usci_a0_as_uart</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__uart__params__t.html">msp430_usci_uart_params_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#aae059ccb6edc2e619ce6d9f9d88f7710">usci_a1_as_uart</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__spi__params__t.html">msp430_usci_spi_params_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#abb898b96412f78a25ca935d7686bdb84">usci_a0_as_spi</a>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__spi__params__t.html">msp430_usci_spi_params_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a48376ac0e379d65687e421be1ba95124">usci_a1_as_spi</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__spi__params__t.html">msp430_usci_spi_params_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a997c3f8302d1563b89191e6a84ce1fc2">usci_b0_as_spi</a>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structmsp430__usci__spi__params__t.html">msp430_usci_spi_params_t</a> <a class="code hl_variable" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a158117658eafc8aa43ec0024ee0c54ea">usci_b1_as_spi</a>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>}</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#endif </span><span class="comment">/* F2XX_G2XX_PERIPH_CPU_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aatmega__regs__common_8h_html_aaa0d3e6a102c69ac36d1a145d01024c6"><div class="ttname"><a href="atmega__regs__common_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a></div><div class="ttdeci">#define REG8</div><div class="ttdoc">Register types.</div><div class="ttdef"><b>Definition</b> <a href="atmega__regs__common_8h_source.html#l00040">atmega_regs_common.h:40</a></div></div>
<div class="ttc" id="aatxmega_2include_2periph__cpu_8h_html_a17adf016c33fa2f2e36c9bec898bc0c8"><div class="ttname"><a href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8">spi_clk_t</a></div><div class="ttdeci">spi_clk_t</div><div class="ttdoc">SPI clock type.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00352">periph_cpu.h:352</a></div></div>
<div class="ttc" id="aatxmega_2include_2periph__cpu_8h_html_a17adf016c33fa2f2e36c9bec898bc0c8a1693f88bef873b11f7b85ce0bba8175d"><div class="ttname"><a href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a></div><div class="ttdeci">@ SPI_CLK_10MHZ</div><div class="ttdoc">drive the SPI bus with 10MHz</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00357">periph_cpu.h:357</a></div></div>
<div class="ttc" id="aatxmega_2include_2periph__cpu_8h_html_a17adf016c33fa2f2e36c9bec898bc0c8a4105210aa902203502e4392d4a3fbe58"><div class="ttname"><a href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a></div><div class="ttdeci">@ SPI_CLK_5MHZ</div><div class="ttdoc">drive the SPI bus with 5MHz</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00356">periph_cpu.h:356</a></div></div>
<div class="ttc" id="aatxmega_2include_2periph__cpu_8h_html_a17adf016c33fa2f2e36c9bec898bc0c8a8db155bff416a59ca71ce9b2a2568bf3"><div class="ttname"><a href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a></div><div class="ttdeci">@ SPI_CLK_400KHZ</div><div class="ttdoc">drive the SPI bus with 400KHz</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00354">periph_cpu.h:354</a></div></div>
<div class="ttc" id="aatxmega_2include_2periph__cpu_8h_html_a17adf016c33fa2f2e36c9bec898bc0c8abf727d641e5cceb12a58d29dc954c111"><div class="ttname"><a href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a></div><div class="ttdeci">@ SPI_CLK_1MHZ</div><div class="ttdoc">drive the SPI bus with 1MHz</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00355">periph_cpu.h:355</a></div></div>
<div class="ttc" id="aatxmega_2include_2periph__cpu_8h_html_a17adf016c33fa2f2e36c9bec898bc0c8ae6cc2c3387e4da1c7cb83aefb10f5d27"><div class="ttname"><a href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a></div><div class="ttdeci">@ SPI_CLK_100KHZ</div><div class="ttdoc">drive the SPI bus with 100KHz</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00353">periph_cpu.h:353</a></div></div>
<div class="ttc" id="af2xx__g2xx_2msp430__regs_8h_html_a2bfae88b17563d93dd13c24f9849b81c"><div class="ttname"><a href="f2xx__g2xx_2msp430__regs_8h.html#a2bfae88b17563d93dd13c24f9849b81c">UCSSEL_ACLK</a></div><div class="ttdeci">#define UCSSEL_ACLK</div><div class="ttdoc">Clock USCI using auxiliary clock.</div><div class="ttdef"><b>Definition</b> <a href="f2xx__g2xx_2msp430__regs_8h_source.html#l00125">msp430_regs.h:125</a></div></div>
<div class="ttc" id="af2xx__g2xx_2msp430__regs_8h_html_a5d99c6a004a50c38da0e3dc4258c1881"><div class="ttname"><a href="f2xx__g2xx_2msp430__regs_8h.html#a5d99c6a004a50c38da0e3dc4258c1881">UCSSEL_SMCLK</a></div><div class="ttdeci">#define UCSSEL_SMCLK</div><div class="ttdoc">Clock USCI using sub-system master clock.</div><div class="ttdef"><b>Definition</b> <a href="f2xx__g2xx_2msp430__regs_8h_source.html#l00126">msp430_regs.h:126</a></div></div>
<div class="ttc" id="af2xx__g2xx_2msp430__regs_8h_html_a659521b3fcdb081f3af1750d1f6e1547"><div class="ttname"><a href="f2xx__g2xx_2msp430__regs_8h.html#a659521b3fcdb081f3af1750d1f6e1547">UCSSEL_UCLKI</a></div><div class="ttdeci">#define UCSSEL_UCLKI</div><div class="ttdoc">Clock USCI using CLKI (n/a in SPI mode)</div><div class="ttdef"><b>Definition</b> <a href="f2xx__g2xx_2msp430__regs_8h_source.html#l00124">msp430_regs.h:124</a></div></div>
<div class="ttc" id="agroup__drivers__periph__gpio_html_gadacfc0deb08affff1e88f9549c8e2823"><div class="ttname"><a href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a></div><div class="ttdeci">uint16_t gpio_t</div><div class="ttdoc">GPIO type identifier.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00117">periph_cpu.h:117</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_a07a6910678bcc820de19901017177fe6"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a07a6910678bcc820de19901017177fe6">PORT_8</a></div><div class="ttdeci">msp430_port_p7_p8_t PORT_8</div><div class="ttdoc">Register map of GPIO PORT 8.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_a158117658eafc8aa43ec0024ee0c54ea"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a158117658eafc8aa43ec0024ee0c54ea">usci_b1_as_spi</a></div><div class="ttdeci">const msp430_usci_spi_params_t usci_b1_as_spi</div><div class="ttdoc">MSP430 F2xx/G2xx USCI B1 in SPI configuration.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_a2c0318d456e0cfec1fe650f9b38fdbae"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a2c0318d456e0cfec1fe650f9b38fdbae">msp430_usci_acquire</a></div><div class="ttdeci">void msp430_usci_acquire(const msp430_usci_params_t *params, const msp430_usci_conf_t *conf)</div><div class="ttdoc">Acquire and initialize USCI for use a SPI/UART peripheral.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_a2eb063db02508ffeebe946dc69f8104e"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a2eb063db02508ffeebe946dc69f8104e">msp430_usci_release</a></div><div class="ttdeci">void msp430_usci_release(const msp430_usci_params_t *params)</div><div class="ttdoc">Release an USCI, so that it can be used to provide other peripherals.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_a48376ac0e379d65687e421be1ba95124"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a48376ac0e379d65687e421be1ba95124">usci_a1_as_spi</a></div><div class="ttdeci">const msp430_usci_spi_params_t usci_a1_as_spi</div><div class="ttdoc">MSP430 F2xx/G2xx USCI A1 in SPI configuration.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_a7010354a4bcc6bcd995e973f0b8f403e"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a7010354a4bcc6bcd995e973f0b8f403e">PORT_7</a></div><div class="ttdeci">msp430_port_p7_p8_t PORT_7</div><div class="ttdoc">Register map of GPIO PORT 7.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_a997c3f8302d1563b89191e6a84ce1fc2"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#a997c3f8302d1563b89191e6a84ce1fc2">usci_b0_as_spi</a></div><div class="ttdeci">const msp430_usci_spi_params_t usci_b0_as_spi</div><div class="ttdoc">MSP430 F2xx/G2xx USCI B0 in SPI configuration.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_aae059ccb6edc2e619ce6d9f9d88f7710"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#aae059ccb6edc2e619ce6d9f9d88f7710">usci_a1_as_uart</a></div><div class="ttdeci">const msp430_usci_uart_params_t usci_a1_as_uart</div><div class="ttdoc">MSP430 F2xx/G2xx USCI A1 in UART configuration.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ab93912b8dbf16efa5cc62fadfb19e518"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518">msp430_usci_clk_t</a></div><div class="ttdeci">msp430_usci_clk_t</div><div class="ttdoc">MSP430 F2xx/G2xx USCI clock source.</div><div class="ttdef"><b>Definition</b> <a href="#l00113">periph_cpu.h:113</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ab93912b8dbf16efa5cc62fadfb19e518a14465f66741fe66d7487c76c58d3bd7f"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518a14465f66741fe66d7487c76c58d3bd7f">USCI_CLK_SUBMAIN</a></div><div class="ttdeci">@ USCI_CLK_SUBMAIN</div><div class="ttdoc">sub-system master clock source</div><div class="ttdef"><b>Definition</b> <a href="#l00116">periph_cpu.h:116</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ab93912b8dbf16efa5cc62fadfb19e518ae41d0eff082ac9b0da304785708007ba"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518ae41d0eff082ac9b0da304785708007ba">USCI_CLK_AUX</a></div><div class="ttdeci">@ USCI_CLK_AUX</div><div class="ttdoc">auxiliary clock source</div><div class="ttdef"><b>Definition</b> <a href="#l00115">periph_cpu.h:115</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ab93912b8dbf16efa5cc62fadfb19e518aef0e9e89d1a3f42810a014ee3a39c45f"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ab93912b8dbf16efa5cc62fadfb19e518aef0e9e89d1a3f42810a014ee3a39c45f">USCI_CLK_UCLKI</a></div><div class="ttdeci">@ USCI_CLK_UCLKI</div><div class="ttdoc">UCLKI clock source (not supported yet)</div><div class="ttdef"><b>Definition</b> <a href="#l00114">periph_cpu.h:114</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_abb898b96412f78a25ca935d7686bdb84"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#abb898b96412f78a25ca935d7686bdb84">usci_a0_as_spi</a></div><div class="ttdeci">const msp430_usci_spi_params_t usci_a0_as_spi</div><div class="ttdoc">MSP430 F2xx/G2xx USCI A0 in SPI configuration.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ac10d2c636e2477236ba43b99ed2ac09f"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac10d2c636e2477236ba43b99ed2ac09f">usci_a0_as_uart</a></div><div class="ttdeci">const msp430_usci_uart_params_t usci_a0_as_uart</div><div class="ttdoc">MSP430 F2xx/G2xx USCI A0 in UART configuration.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ac4b206a51636d91c5cffcbcee458c3cb"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cb">spi_mode_t</a></div><div class="ttdeci">spi_mode_t</div><div class="ttdoc">Support SPI modes.</div><div class="ttdef"><b>Definition</b> <a href="#l00043">periph_cpu.h:43</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a></div><div class="ttdeci">@ SPI_MODE_0</div><div class="ttdoc">CPOL=0, CPHA=0.</div><div class="ttdef"><b>Definition</b> <a href="#l00044">periph_cpu.h:44</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3">SPI_MODE_2</a></div><div class="ttdeci">@ SPI_MODE_2</div><div class="ttdoc">CPOL=1, CPHA=0.</div><div class="ttdef"><b>Definition</b> <a href="#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c">SPI_MODE_1</a></div><div class="ttdeci">@ SPI_MODE_1</div><div class="ttdoc">CPOL=0, CPHA=1.</div><div class="ttdef"><b>Definition</b> <a href="#l00045">periph_cpu.h:45</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_ac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6">SPI_MODE_3</a></div><div class="ttdeci">@ SPI_MODE_3</div><div class="ttdoc">CPOL=1, CPHA=1.</div><div class="ttdef"><b>Definition</b> <a href="#l00048">periph_cpu.h:47</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_add5a9f6abcdf56e739c8d55efcf998c4"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#add5a9f6abcdf56e739c8d55efcf998c4">msp430_usci_prescale</a></div><div class="ttdeci">msp430_usci_prescaler_t msp430_usci_prescale(uint32_t target_hz)</div><div class="ttdoc">Calculate prescaler settings for the given target frequency.</div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_af9a497e71f392da85b11f1784fcbcddd"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af9a497e71f392da85b11f1784fcbcddd">msp430_usci_id_t</a></div><div class="ttdeci">msp430_usci_id_t</div><div class="ttdoc">Identifiers for USCI instances.</div><div class="ttdef"><b>Definition</b> <a href="#l00083">periph_cpu.h:83</a></div></div>
<div class="ttc" id="amsp430_2include_2f2xx__g2xx_2periph__cpu_8h_html_af9a497e71f392da85b11f1784fcbcdddafe6761ebc98e93fa8655ce9e826bee34"><div class="ttname"><a href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#af9a497e71f392da85b11f1784fcbcdddafe6761ebc98e93fa8655ce9e826bee34">MSP430_USCI_ID_NUMOF</a></div><div class="ttdeci">@ MSP430_USCI_ID_NUMOF</div><div class="ttdoc">Number of USCI IDs (also: number of USCI instances)</div><div class="ttdef"><b>Definition</b> <a href="#l00093">periph_cpu.h:92</a></div></div>
<div class="ttc" id="astructmsp430__port__p7__p8__t_html"><div class="ttname"><a href="structmsp430__port__p7__p8__t.html">msp430_port_p7_p8_t</a></div><div class="ttdoc">GPIO Port 7/8 (different register layout than Ports 1-6)</div><div class="ttdef"><b>Definition</b> <a href="f2xx__g2xx_2msp430__regs_8h_source.html#l00075">msp430_regs.h:75</a></div></div>
<div class="ttc" id="astructmsp430__usci__b__t_html"><div class="ttname"><a href="structmsp430__usci__b__t.html">msp430_usci_b_t</a></div><div class="ttdoc">Universal Serial Control Interface Type B (USCI_B) Registers.</div><div class="ttdef"><b>Definition</b> <a href="f2xx__g2xx_2msp430__regs_8h_source.html#l00105">msp430_regs.h:105</a></div></div>
<div class="ttc" id="astructmsp430__usci__conf__t_html"><div class="ttname"><a href="structmsp430__usci__conf__t.html">msp430_usci_conf_t</a></div><div class="ttdoc">MSP430 F2xx/G2xx USCI configuration registers.</div><div class="ttdef"><b>Definition</b> <a href="#l00135">periph_cpu.h:135</a></div></div>
<div class="ttc" id="astructmsp430__usci__conf__t_html_a09370fa52c437f9cf704af191960afd0"><div class="ttname"><a href="structmsp430__usci__conf__t.html#a09370fa52c437f9cf704af191960afd0">msp430_usci_conf_t::ctl0</a></div><div class="ttdeci">uint8_t ctl0</div><div class="ttdoc">USCI control register 0.</div><div class="ttdef"><b>Definition</b> <a href="#l00137">periph_cpu.h:137</a></div></div>
<div class="ttc" id="astructmsp430__usci__conf__t_html_aa6d8720759d6af8c3ee90466b66bfa69"><div class="ttname"><a href="structmsp430__usci__conf__t.html#aa6d8720759d6af8c3ee90466b66bfa69">msp430_usci_conf_t::prescaler</a></div><div class="ttdeci">msp430_usci_prescaler_t prescaler</div><div class="ttdoc">Prescaler configuration.</div><div class="ttdef"><b>Definition</b> <a href="#l00136">periph_cpu.h:136</a></div></div>
<div class="ttc" id="astructmsp430__usci__params__t_html"><div class="ttname"><a href="structmsp430__usci__params__t.html">msp430_usci_params_t</a></div><div class="ttdoc">MSP430 F2xx/G2xx USCI configuration.</div><div class="ttdef"><b>Definition</b> <a href="#l00100">periph_cpu.h:100</a></div></div>
<div class="ttc" id="astructmsp430__usci__params__t_html_a0bf21637ffc0dbf0b73bf36f187bf02e"><div class="ttname"><a href="structmsp430__usci__params__t.html#a0bf21637ffc0dbf0b73bf36f187bf02e">msp430_usci_params_t::interrupt_enable</a></div><div class="ttdeci">REG8 * interrupt_enable</div><div class="ttdoc">The interrupt enable register matching the USCI.</div><div class="ttdef"><b>Definition</b> <a href="#l00103">periph_cpu.h:103</a></div></div>
<div class="ttc" id="astructmsp430__usci__params__t_html_a1395b743fe7af01f372a621822eff609"><div class="ttname"><a href="structmsp430__usci__params__t.html#a1395b743fe7af01f372a621822eff609">msp430_usci_params_t::dev</a></div><div class="ttdeci">msp430_usci_b_t * dev</div><div class="ttdoc">The USCI device to use.</div><div class="ttdef"><b>Definition</b> <a href="#l00101">periph_cpu.h:101</a></div></div>
<div class="ttc" id="astructmsp430__usci__params__t_html_a6ce9555b194d6346b286cf0243d58e60"><div class="ttname"><a href="structmsp430__usci__params__t.html#a6ce9555b194d6346b286cf0243d58e60">msp430_usci_params_t::interrupt_flag</a></div><div class="ttdeci">REG8 * interrupt_flag</div><div class="ttdoc">The interrupt flag register matching the USCI.</div><div class="ttdef"><b>Definition</b> <a href="#l00104">periph_cpu.h:104</a></div></div>
<div class="ttc" id="astructmsp430__usci__params__t_html_a6f86ceef0ca8a93a1e0f750e96c6fc7b"><div class="ttname"><a href="structmsp430__usci__params__t.html#a6f86ceef0ca8a93a1e0f750e96c6fc7b">msp430_usci_params_t::rx_irq_mask</a></div><div class="ttdeci">uint8_t rx_irq_mask</div><div class="ttdoc">The bitmask to enable the TX IRQ for this USCI.</div><div class="ttdef"><b>Definition</b> <a href="#l00106">periph_cpu.h:106</a></div></div>
<div class="ttc" id="astructmsp430__usci__params__t_html_a7a27b75100cf4db34e92a5fa2498d755"><div class="ttname"><a href="structmsp430__usci__params__t.html#a7a27b75100cf4db34e92a5fa2498d755">msp430_usci_params_t::id</a></div><div class="ttdeci">msp430_usci_id_t id</div><div class="ttdoc">ID of the USCI.</div><div class="ttdef"><b>Definition</b> <a href="#l00107">periph_cpu.h:107</a></div></div>
<div class="ttc" id="astructmsp430__usci__params__t_html_ab2e958c15a60187a32d53e4aee7902d7"><div class="ttname"><a href="structmsp430__usci__params__t.html#ab2e958c15a60187a32d53e4aee7902d7">msp430_usci_params_t::tx_irq_mask</a></div><div class="ttdeci">uint8_t tx_irq_mask</div><div class="ttdoc">The bitmask to enable the TX IRQ for this USCI.</div><div class="ttdef"><b>Definition</b> <a href="#l00105">periph_cpu.h:105</a></div></div>
<div class="ttc" id="astructmsp430__usci__prescaler__t_html"><div class="ttname"><a href="structmsp430__usci__prescaler__t.html">msp430_usci_prescaler_t</a></div><div class="ttdoc">MSP430 F2xx/G2xx USCI prescaler configuration.</div><div class="ttdef"><b>Definition</b> <a href="#l00122">periph_cpu.h:122</a></div></div>
<div class="ttc" id="astructmsp430__usci__prescaler__t_html_a30878056761a21c61b0e2f97d128656f"><div class="ttname"><a href="structmsp430__usci__prescaler__t.html#a30878056761a21c61b0e2f97d128656f">msp430_usci_prescaler_t::br0</a></div><div class="ttdeci">uint8_t br0</div><div class="ttdoc">What to write in the BR0 register.</div><div class="ttdef"><b>Definition</b> <a href="#l00124">periph_cpu.h:124</a></div></div>
<div class="ttc" id="astructmsp430__usci__prescaler__t_html_a373f17fbeead35e641daa7ef5b51c644"><div class="ttname"><a href="structmsp430__usci__prescaler__t.html#a373f17fbeead35e641daa7ef5b51c644">msp430_usci_prescaler_t::clk_source</a></div><div class="ttdeci">msp430_usci_clk_t clk_source</div><div class="ttdoc">Clock source to use.</div><div class="ttdef"><b>Definition</b> <a href="#l00123">periph_cpu.h:123</a></div></div>
<div class="ttc" id="astructmsp430__usci__prescaler__t_html_a974b45cc3d6c0ca8cea2dbc65c8a83b4"><div class="ttname"><a href="structmsp430__usci__prescaler__t.html#a974b45cc3d6c0ca8cea2dbc65c8a83b4">msp430_usci_prescaler_t::br1</a></div><div class="ttdeci">uint8_t br1</div><div class="ttdoc">What to write in the BR1 register.</div><div class="ttdef"><b>Definition</b> <a href="#l00125">periph_cpu.h:125</a></div></div>
<div class="ttc" id="astructmsp430__usci__prescaler__t_html_ad1e7e6df2aa57915a173f06f6e6e7d70"><div class="ttname"><a href="structmsp430__usci__prescaler__t.html#ad1e7e6df2aa57915a173f06f6e6e7d70">msp430_usci_prescaler_t::mctl</a></div><div class="ttdeci">uint8_t mctl</div><div class="ttdoc">USCI modulation control register.</div><div class="ttdef"><b>Definition</b> <a href="#l00126">periph_cpu.h:126</a></div></div>
<div class="ttc" id="astructmsp430__usci__spi__params__t_html"><div class="ttname"><a href="structmsp430__usci__spi__params__t.html">msp430_usci_spi_params_t</a></div><div class="ttdoc">MSP430 F2xx/G2xx SPI configuration, CPU level.</div><div class="ttdef"><b>Definition</b> <a href="#l00172">periph_cpu.h:172</a></div></div>
<div class="ttc" id="astructmsp430__usci__spi__params__t_html_a00039bf935d5bfd64b0eefc479497abf"><div class="ttname"><a href="structmsp430__usci__spi__params__t.html#a00039bf935d5bfd64b0eefc479497abf">msp430_usci_spi_params_t::mosi</a></div><div class="ttdeci">gpio_t mosi</div><div class="ttdoc">COPI (MOSI) pin.</div><div class="ttdef"><b>Definition</b> <a href="#l00175">periph_cpu.h:175</a></div></div>
<div class="ttc" id="astructmsp430__usci__spi__params__t_html_af0d28b0f1bd0f08543c06e7fa863813c"><div class="ttname"><a href="structmsp430__usci__spi__params__t.html#af0d28b0f1bd0f08543c06e7fa863813c">msp430_usci_spi_params_t::miso</a></div><div class="ttdeci">gpio_t miso</div><div class="ttdoc">CIPO (MISO) pin.</div><div class="ttdef"><b>Definition</b> <a href="#l00174">periph_cpu.h:174</a></div></div>
<div class="ttc" id="astructmsp430__usci__spi__params__t_html_afa195d12a6e5bd6a43b95fa5acc19e23"><div class="ttname"><a href="structmsp430__usci__spi__params__t.html#afa195d12a6e5bd6a43b95fa5acc19e23">msp430_usci_spi_params_t::sck</a></div><div class="ttdeci">gpio_t sck</div><div class="ttdoc">SCK pin.</div><div class="ttdef"><b>Definition</b> <a href="#l00176">periph_cpu.h:176</a></div></div>
<div class="ttc" id="astructmsp430__usci__spi__params__t_html_afcd8da5cb2d964977135e0b67ccea3dc"><div class="ttname"><a href="structmsp430__usci__spi__params__t.html#afcd8da5cb2d964977135e0b67ccea3dc">msp430_usci_spi_params_t::usci_params</a></div><div class="ttdeci">msp430_usci_params_t usci_params</div><div class="ttdoc">The USCI parameters.</div><div class="ttdef"><b>Definition</b> <a href="#l00173">periph_cpu.h:173</a></div></div>
<div class="ttc" id="astructmsp430__usci__uart__params__t_html"><div class="ttname"><a href="structmsp430__usci__uart__params__t.html">msp430_usci_uart_params_t</a></div><div class="ttdoc">MSP430 F2xx/G2xx UART configuration, CPU level.</div><div class="ttdef"><b>Definition</b> <a href="#l00149">periph_cpu.h:149</a></div></div>
<div class="ttc" id="astructmsp430__usci__uart__params__t_html_aa5af2d8fcc92026fc1f45ade2ee6d47c"><div class="ttname"><a href="structmsp430__usci__uart__params__t.html#aa5af2d8fcc92026fc1f45ade2ee6d47c">msp430_usci_uart_params_t::usci_params</a></div><div class="ttdeci">msp430_usci_params_t usci_params</div><div class="ttdoc">The USCI params.</div><div class="ttdef"><b>Definition</b> <a href="#l00150">periph_cpu.h:150</a></div></div>
<div class="ttc" id="astructmsp430__usci__uart__params__t_html_ae6f2144e6135c719d2f98d7f1edf771a"><div class="ttname"><a href="structmsp430__usci__uart__params__t.html#ae6f2144e6135c719d2f98d7f1edf771a">msp430_usci_uart_params_t::rxd</a></div><div class="ttdeci">gpio_t rxd</div><div class="ttdoc">RXD pin.</div><div class="ttdef"><b>Definition</b> <a href="#l00151">periph_cpu.h:151</a></div></div>
<div class="ttc" id="astructmsp430__usci__uart__params__t_html_af71188d915eaa058558ac8d6a7180ffa"><div class="ttname"><a href="structmsp430__usci__uart__params__t.html#af71188d915eaa058558ac8d6a7180ffa">msp430_usci_uart_params_t::txd</a></div><div class="ttdeci">gpio_t txd</div><div class="ttdoc">TXD pin.</div><div class="ttdef"><b>Definition</b> <a href="#l00152">periph_cpu.h:152</a></div></div>
<div class="ttc" id="astructspi__conf__t_html"><div class="ttname"><a href="structspi__conf__t.html">spi_conf_t</a></div><div class="ttdoc">SPI device configuration.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00337">periph_cpu.h:337</a></div></div>
<div class="ttc" id="astructspi__conf__t_html_a5083afeb3da082f1173c01eb14563f62"><div class="ttname"><a href="structspi__conf__t.html#a5083afeb3da082f1173c01eb14563f62">spi_conf_t::spi</a></div><div class="ttdeci">const msp430_usci_spi_params_t * spi</div><div class="ttdoc">The SPI configuration to use.</div><div class="ttdef"><b>Definition</b> <a href="#l00183">periph_cpu.h:183</a></div></div>
<div class="ttc" id="astructuart__conf__t_html"><div class="ttname"><a href="structuart__conf__t.html">uart_conf_t</a></div><div class="ttdoc">UART device configuration.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00218">periph_cpu.h:218</a></div></div>
<div class="ttc" id="astructuart__conf__t_html_a97a6c6d5de5cb7e7df88031666151b61"><div class="ttname"><a href="structuart__conf__t.html#a97a6c6d5de5cb7e7df88031666151b61">uart_conf_t::uart</a></div><div class="ttdeci">const msp430_usci_uart_params_t * uart</div><div class="ttdoc">The UART configuration to use.</div><div class="ttdef"><b>Definition</b> <a href="#l00159">periph_cpu.h:159</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
