$date
	Mon May 01 15:41:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module u0 $end
$var wire 1 % clk $end
$var wire 1 & din $end
$var wire 1 ' rst $end
$var reg 1 ( dout $end
$var reg 3 ) next_state [2:0] $end
$var reg 3 * state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
x(
1'
0&
0%
1$
0#
0"
x!
$end
#1
b0 *
0(
0!
1"
1%
#2
0"
0%
#3
1"
1%
#4
0"
0%
#5
1"
1%
0$
0'
#6
0"
0%
#7
1"
1%
#8
0"
0%
#9
1"
1%
#10
0"
0%
#11
1"
1%
#12
b1 )
0"
0%
1#
1&
#13
b1 *
1"
1%
#14
b10 )
0"
0%
0#
0&
#15
b0 )
b10 *
1"
1%
#16
0"
0%
#17
b0 *
1"
1%
#18
b1 )
0"
0%
1#
1&
#19
b1 *
1"
1%
#20
b10 )
0"
0%
0#
0&
#21
b0 )
b10 *
1"
1%
#22
b11 )
0"
0%
1#
1&
#23
b100 )
b11 *
1"
1%
#24
0"
0%
#25
b1 )
b100 *
1"
1%
#26
b10 )
0"
0%
0#
0&
#27
b0 )
1(
1!
b10 *
1"
1%
#28
b11 )
0"
0%
1#
1&
#29
b100 )
b11 *
0(
0!
1"
1%
#30
0"
0%
#31
b1 )
b100 *
1"
1%
#32
b10 )
0"
0%
0#
0&
#33
b0 )
b10 *
1(
1!
1"
1%
#34
b11 )
0"
0%
1#
1&
#35
b100 )
0(
0!
b11 *
1"
1%
#36
b10 )
0"
0%
0#
0&
#37
b0 )
b10 *
1"
1%
#38
0"
0%
#39
b0 *
1"
1%
#40
0"
0%
#41
1"
1%
#42
0"
0%
#43
1"
1%
#44
0"
0%
#45
1"
1%
#46
0"
0%
#47
1"
1%
#48
0"
0%
#49
1"
1%
#50
0"
0%
#51
1"
1%
#52
0"
0%
#53
1"
1%
#54
0"
0%
#55
1"
1%
#56
0"
0%
#57
1"
1%
#58
0"
0%
#59
1"
1%
#60
0"
0%
#61
1"
1%
#62
0"
0%
#63
1"
1%
#64
0"
0%
#65
1"
1%
#66
0"
0%
#67
1"
1%
#68
0"
0%
#69
1"
1%
#70
0"
0%
#71
1"
1%
#72
0"
0%
#73
1"
1%
#74
0"
0%
#75
1"
1%
