Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 22 13:33:02 2022
| Host         : PF2B54TC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: RX_plus_0 (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.771        0.000                      0                    4        0.333        0.000                      0                    4        2.000        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        9.771        0.000                      0                    4        0.333        0.000                      0                    4        5.750        0.000                       0                     6  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.897ns (32.808%)  route 1.837ns (67.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 11.010 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857    -0.859    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.478    -0.381 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/Q
                         net (fo=3, routed)           1.109     0.727    design_1_i/Ethernet_to_parallel_0/U0/clock_count[2]
    SLICE_X113Y66        LUT6 (Prop_lut6_I3_O)        0.295     1.022 r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_2/O
                         net (fo=1, routed)           0.729     1.751    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_2_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I0_O)        0.124     1.875 r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.875    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.042    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.228 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.240    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.331 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    11.010    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C
                         clock pessimism              0.631    11.641    
                         clock uncertainty           -0.074    11.566    
    SLICE_X112Y66        FDRE (Setup_fdre_C_D)        0.079    11.645    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.642ns (33.242%)  route 1.289ns (66.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 11.010 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857    -0.859    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/Q
                         net (fo=4, routed)           1.289     0.948    design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124     1.072 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.042    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.228 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.240    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.331 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    11.010    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
                         clock pessimism              0.631    11.641    
                         clock uncertainty           -0.074    11.566    
    SLICE_X112Y66        FDRE (Setup_fdre_C_D)        0.077    11.643    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.643    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                 10.572    

Slack (MET) :             10.589ns  (required time - arrival time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.666ns (34.061%)  route 1.289ns (65.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 11.010 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857    -0.859    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/Q
                         net (fo=4, routed)           1.289     0.948    design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]
    SLICE_X112Y66        LUT3 (Prop_lut3_I2_O)        0.148     1.096 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    design_1_i/Ethernet_to_parallel_0/U0/clock_count[2]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.042    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.228 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.240    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.331 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    11.010    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
                         clock pessimism              0.631    11.641    
                         clock uncertainty           -0.074    11.566    
    SLICE_X112Y66        FDRE (Setup_fdre_C_D)        0.118    11.684    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 10.589    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.642ns (48.336%)  route 0.686ns (51.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 11.010 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857    -0.859    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.341 f  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/Q
                         net (fo=5, routed)           0.686     0.345    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]
    SLICE_X112Y66        LUT1 (Prop_lut1_I0_O)        0.124     0.469 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.042    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.228 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.240    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.331 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    11.010    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                         clock pessimism              0.631    11.641    
                         clock uncertainty           -0.074    11.566    
    SLICE_X112Y66        FDRE (Setup_fdre_C_D)        0.081    11.647    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 11.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.208ns (44.807%)  route 0.256ns (55.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.631    -0.600    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/Q
                         net (fo=5, routed)           0.256    -0.180    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]
    SLICE_X112Y66        LUT3 (Prop_lut3_I1_O)        0.044    -0.136 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    design_1_i/Ethernet_to_parallel_0/U0/clock_count[2]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.901    -0.839    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.131    -0.469    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.120%)  route 0.254ns (54.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.631    -0.600    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/Q
                         net (fo=5, routed)           0.254    -0.182    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]
    SLICE_X112Y66        LUT1 (Prop_lut1_I0_O)        0.045    -0.137 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.901    -0.839    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.121    -0.479    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.926%)  route 0.256ns (55.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.631    -0.600    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/Q
                         net (fo=5, routed)           0.256    -0.180    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]
    SLICE_X112Y66        LUT2 (Prop_lut2_I0_O)        0.045    -0.135 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.901    -0.839    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.120    -0.480    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.254ns (43.305%)  route 0.333ns (56.695%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.631    -0.600    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/Q
                         net (fo=4, routed)           0.094    -0.342    design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]
    SLICE_X113Y66        LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_2/O
                         net (fo=1, routed)           0.239    -0.059    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_2_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I0_O)        0.045    -0.014 r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.014    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.901    -0.839    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.121    -0.479    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X112Y66    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_plus_0
                            (input port)
  Destination:            test_rx_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 5.224ns (72.866%)  route 1.945ns (27.134%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RX_plus_0 (IN)
                         net (fo=0)                   0.000     0.000    RX_plus_0
    W14                  IBUF (Prop_ibuf_I_O)         1.600     1.600 r  RX_plus_0_IBUF_inst/O
                         net (fo=8, routed)           1.945     3.545    test_rx_out_0_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624     7.169 r  test_rx_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.169    test_rx_out_0
    Y16                                                               r  test_rx_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_data_latch_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_latch_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 4.103ns (70.556%)  route 1.712ns (29.444%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/clock_data_latch_reg/C
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  design_1_i/Ethernet_to_parallel_0/U0/clock_data_latch_reg/Q
                         net (fo=7, routed)           1.712     2.236    test_latch_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.816 r  test_latch_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.816    test_latch_0
    Y18                                                               r  test_latch_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            test_pramble_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 4.029ns (70.325%)  route 1.700ns (29.675%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/C
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/Q
                         net (fo=4, routed)           1.700     2.156    test_pramble_0_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     5.730 r  test_pramble_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.730    test_pramble_0
    Y19                                                               r  test_pramble_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.849ns  (logic 0.642ns (34.724%)  route 1.207ns (65.276%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.530     1.048    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.124     1.172 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.677     1.849    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X112Y65        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.849ns  (logic 0.642ns (34.724%)  route 1.207ns (65.276%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.530     1.048    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.124     1.172 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.677     1.849    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X112Y65        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.642ns (37.593%)  route 1.066ns (62.407%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.530     1.048    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.124     1.172 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.536     1.708    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.642ns (37.593%)  route 1.066ns (62.407%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.530     1.048    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.124     1.172 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.536     1.708    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.642ns (37.593%)  route 1.066ns (62.407%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.530     1.048    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.124     1.172 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.536     1.708    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.642ns (37.593%)  route 1.066ns (62.407%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.530     1.048    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.124     1.172 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.536     1.708    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.642ns (37.593%)  route 1.066ns (62.407%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.530     1.048    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.124     1.172 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.536     1.708    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDPE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[3]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/C
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/Q
                         net (fo=2, routed)           0.087     0.228    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  design_1_i/Ethernet_to_parallel_0/U0/timeout[0]__0_i_1/O
                         net (fo=1, routed)           0.000     0.273    design_1_i/Ethernet_to_parallel_0/U0/timeout[0]
    SLICE_X112Y65        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/C
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/Q
                         net (fo=2, routed)           0.087     0.228    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]
    SLICE_X112Y65        LUT3 (Prop_lut3_I0_O)        0.048     0.276 r  design_1_i/Ethernet_to_parallel_0/U0/timeout[1]__0_i_1/O
                         net (fo=1, routed)           0.000     0.276    design_1_i/Ethernet_to_parallel_0/U0/timeout[1]
    SLICE_X112Y65        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_data_latch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[0]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[0]/Q
                         net (fo=2, routed)           0.099     0.240    design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer[0]
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     0.285 r  design_1_i/Ethernet_to_parallel_0/U0/clock_data_latch_i_1/O
                         net (fo=1, routed)           0.000     0.285    design_1_i/Ethernet_to_parallel_0/U0/clock_data_latch_i_1_n_0
    SLICE_X112Y67        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_data_latch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0/Q
                         net (fo=2, routed)           0.093     0.257    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]__0_n_0
    SLICE_X113Y65        LUT3 (Prop_lut3_I0_O)        0.045     0.302 r  design_1_i/Ethernet_to_parallel_0/U0/timeout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/Ethernet_to_parallel_0/U0/timeout[0]_i_1_n_0
    SLICE_X113Y65        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.187%)  route 0.210ns (59.813%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[0]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[0]/Q
                         net (fo=2, routed)           0.210     0.351    design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer[0]
    SLICE_X113Y67        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/preamble_start_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.183ns (43.947%)  route 0.233ns (56.053%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/C
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/Q
                         net (fo=4, routed)           0.233     0.374    design_1_i/Ethernet_to_parallel_0/U0/test_pramble
    SLICE_X113Y65        LUT3 (Prop_lut3_I1_O)        0.042     0.416 r  design_1_i/Ethernet_to_parallel_0/U0/timeout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.416    design_1_i/Ethernet_to_parallel_0/U0/timeout[1]_i_1_n_0
    SLICE_X113Y65        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.246ns (47.599%)  route 0.271ns (52.401%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/Q
                         net (fo=2, routed)           0.071     0.219    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.098     0.317 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.200     0.517    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.246ns (47.599%)  route 0.271ns (52.401%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/Q
                         net (fo=2, routed)           0.071     0.219    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.098     0.317 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.200     0.517    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.246ns (47.599%)  route 0.271ns (52.401%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/Q
                         net (fo=2, routed)           0.071     0.219    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.098     0.317 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.200     0.517    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.246ns (47.599%)  route 0.271ns (52.401%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/C
    SLICE_X112Y65        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0/Q
                         net (fo=2, routed)           0.071     0.219    design_1_i/Ethernet_to_parallel_0/U0/timeout_reg[1]__0_n_0
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.098     0.317 f  design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2/O
                         net (fo=7, routed)           0.200     0.517    design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0
    SLICE_X113Y66        FDCE                                         f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.110ns  (logic 0.478ns (43.080%)  route 0.632ns (56.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857    -0.859    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.478    -0.381 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/Q
                         net (fo=3, routed)           0.632     0.250    design_1_i/Ethernet_to_parallel_0/U0/clock_count[2]
    SLICE_X113Y66        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.930ns  (logic 0.518ns (55.670%)  route 0.412ns (44.330%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857    -0.859    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/Q
                         net (fo=5, routed)           0.412     0.071    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]
    SLICE_X113Y66        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.518ns (57.031%)  route 0.390ns (42.969%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.857    -0.859    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/Q
                         net (fo=4, routed)           0.390     0.049    design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]
    SLICE_X113Y66        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.746ns  (logic 0.418ns (56.012%)  route 0.328ns (43.988%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    -1.490    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.418    -1.072 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[1]/Q
                         net (fo=4, routed)           0.328    -0.744    design_1_i/Ethernet_to_parallel_0/U0/clock_count[1]
    SLICE_X113Y66        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.768ns  (logic 0.418ns (54.393%)  route 0.350ns (45.607%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    -1.490    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.418    -1.072 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[0]/Q
                         net (fo=5, routed)           0.350    -0.722    design_1_i/Ethernet_to_parallel_0/U0/clock_count[0]
    SLICE_X113Y66        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.918ns  (logic 0.385ns (41.959%)  route 0.533ns (58.041%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    -1.490    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.385    -1.105 r  design_1_i/Ethernet_to_parallel_0/U0/clock_count_reg[2]/Q
                         net (fo=3, routed)           0.533    -0.573    design_1_i/Ethernet_to_parallel_0/U0/clock_count[2]
    SLICE_X113Y66        FDCE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 0.704ns (33.722%)  route 1.384ns (66.278%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/C
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[0]/Q
                         net (fo=1, routed)           0.655     1.111    design_1_i/Ethernet_to_parallel_0/U0/clock_sync[0]
    SLICE_X113Y66        LUT6 (Prop_lut6_I1_O)        0.124     1.235 r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_2/O
                         net (fo=1, routed)           0.729     1.964    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_2_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000     2.088    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.679    -1.490    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.287%)  route 0.224ns (49.713%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE                         0.000     0.000 r  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[3]/C
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  design_1_i/Ethernet_to_parallel_0/U0/clock_sync_reg[3]/Q
                         net (fo=1, routed)           0.224     0.352    design_1_i/Ethernet_to_parallel_0/U0/clock_sync[3]
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.099     0.451 r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.451    design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.901    -0.839    design_1_i/Ethernet_to_parallel_0/U0/sys_clock_80
    SLICE_X112Y66        FDRE                                         r  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse_reg/C





