<stg><name>Autocorrelation</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64">
<![CDATA[
entry:0 %p_loc34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc34"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
entry:1 %p_loc33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc33"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %p_loc32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc32"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %p_loc31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc31"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %p_loc30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc30"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %p_loc29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc29"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %p_loc28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc28"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
entry:7 %p_loc27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %smax_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="smax_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:11 %call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label0, i16 %indata, i16 %smax_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:11 %call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label0, i16 %indata, i16 %smax_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:12 %smax_loc_load = load i16 %smax_loc

]]></Node>
<StgValue><ssdm name="smax_loc_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %icmp_ln57 = icmp_eq  i16 %smax_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:15 %a_assign_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %smax_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %icmp_ln107 = icmp_slt  i32 %a_assign_s, i32 3221225473

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:17 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %smax_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %select_ln105 = select i1 %tmp_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
entry:19 %select_ln105_4 = select i1 %tmp_26, i24 16777215, i24 0

]]></Node>
<StgValue><ssdm name="select_ln105_4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="16">
<![CDATA[
entry:20 %trunc_ln105 = trunc i16 %smax_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
entry:21 %trunc_ln105_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln105, i16 0

]]></Node>
<StgValue><ssdm name="trunc_ln105_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %xor_ln105 = xor i32 %a_assign_s, i32 %select_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:23 %xor_ln70 = xor i24 %trunc_ln105_4, i24 %select_ln105_4

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln105, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %icmp_ln112 = icmp_eq  i16 %tmp_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln105, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %icmp_ln113 = icmp_eq  i8 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %select_ln115 = select i1 %tmp_26, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %bitoff_addr = getelementptr i4 %bitoff, i64 0, i64 %select_ln115

]]></Node>
<StgValue><ssdm name="bitoff_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8">
<![CDATA[
entry:30 %bitoff_load = load i8 %bitoff_addr

]]></Node>
<StgValue><ssdm name="bitoff_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln70, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
entry:35 %zext_ln114 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %bitoff_addr_4 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="bitoff_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8">
<![CDATA[
entry:37 %bitoff_load_4 = load i8 %bitoff_addr_4

]]></Node>
<StgValue><ssdm name="bitoff_load_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
entry:40 %zext_ln113_2 = zext i8 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %bitoff_addr_5 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="bitoff_addr_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="8">
<![CDATA[
entry:42 %bitoff_load_5 = load i8 %bitoff_addr_5

]]></Node>
<StgValue><ssdm name="bitoff_load_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %xor_ln107 = xor i1 %icmp_ln107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %tmp_29 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %xor_ln105, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:47 %icmp_ln115 = icmp_eq  i24 %tmp_29, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:48 %and_ln107 = and i1 %icmp_ln115, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:49 %and_ln107_5 = and i1 %tmp_26, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107_5"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:50 %and_ln107_6 = and i1 %and_ln107_5, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="and_ln107_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:51 %xor_ln112 = xor i1 %icmp_ln112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:52 %and_ln107_7 = and i1 %xor_ln112, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107_7"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:53 %and_ln107_8 = and i1 %and_ln107_7, i1 %icmp_ln113

]]></Node>
<StgValue><ssdm name="and_ln107_8"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:55 %or_ln107 = or i1 %and_ln107_8, i1 %and_ln107_6

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="L_ACF_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8">
<![CDATA[
entry:30 %bitoff_load = load i8 %bitoff_addr

]]></Node>
<StgValue><ssdm name="bitoff_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="4">
<![CDATA[
entry:31 %zext_ln112 = zext i4 %bitoff_load

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107" val="1"/>
<literal name="or_ln107" val="0"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:32 %add_ln112 = add i5 %zext_ln112, i5 23

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107_8" val="0"/>
<literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:33 %add_ln112_4 = add i5 %zext_ln112, i5 15

]]></Node>
<StgValue><ssdm name="add_ln112_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8">
<![CDATA[
entry:37 %bitoff_load_4 = load i8 %bitoff_addr_4

]]></Node>
<StgValue><ssdm name="bitoff_load_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107_8" val="1"/>
<literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:38 %add_ln112_5 = add i4 %bitoff_load_4, i4 7

]]></Node>
<StgValue><ssdm name="add_ln112_5"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107_8" val="1"/>
<literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="4">
<![CDATA[
entry:39 %zext_ln113 = zext i4 %add_ln112_5

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="8">
<![CDATA[
entry:42 %bitoff_load_5 = load i8 %bitoff_addr_5

]]></Node>
<StgValue><ssdm name="bitoff_load_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:43 %add_ln112_6 = add i4 %bitoff_load_5, i4 15

]]></Node>
<StgValue><ssdm name="add_ln112_6"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="4">
<![CDATA[
entry:44 %sext_ln107 = sext i4 %add_ln112_6

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:54 %select_ln107 = select i1 %and_ln107_8, i5 %zext_ln113, i5 %add_ln112_4

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107" val="0"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:56 %select_ln107_4 = select i1 %and_ln107, i5 %add_ln112, i5 0

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:57 %or_ln107_3 = or i1 %and_ln107, i1 %icmp_ln107

]]></Node>
<StgValue><ssdm name="or_ln107_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:58 %select_ln107_5 = select i1 %or_ln107, i5 %select_ln107, i5 %select_ln107_4

]]></Node>
<StgValue><ssdm name="select_ln107_5"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="5">
<![CDATA[
entry:59 %zext_ln107 = zext i5 %select_ln107_5

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:60 %or_ln107_4 = or i1 %or_ln107, i1 %or_ln107_3

]]></Node>
<StgValue><ssdm name="or_ln107_4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:61 %select_ln107_6 = select i1 %or_ln107_4, i6 %zext_ln107, i6 %sext_ln107

]]></Node>
<StgValue><ssdm name="select_ln107_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:62 %scalauto = sub i6 4, i6 %select_ln107_6

]]></Node>
<StgValue><ssdm name="scalauto"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:63 %scalauto_2 = select i1 %icmp_ln57, i6 0, i6 %scalauto

]]></Node>
<StgValue><ssdm name="scalauto_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:64 %icmp_ln62 = icmp_sgt  i6 %scalauto_2, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:65 %add_ln62 = add i6 %scalauto_2, i6 63

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %tmp_30 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln62, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:67 %icmp_ln62_1 = icmp_eq  i4 %tmp_30, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:68 %br_ln62 = br i1 %icmp_ln62_1, void %if.end32, void %VITIS_LOOP_65_1

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="6">
<![CDATA[
VITIS_LOOP_65_1:0 %empty = trunc i6 %add_ln62

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="2">
<![CDATA[
VITIS_LOOP_65_1:1 %sub24_cast = zext i2 %empty

]]></Node>
<StgValue><ssdm name="sub24_cast"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_65_1:2 %b_assign = lshr i15 16384, i15 %sub24_cast

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_65_1:3 %call_ln62 = call void @Autocorrelation_Pipeline_VITIS_LOOP_65_1, i16 %indata, i15 %b_assign

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_65_1:3 %call_ln62 = call void @Autocorrelation_Pipeline_VITIS_LOOP_65_1, i16 %indata, i15 %b_assign

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_65_1:4 %br_ln0 = br void %if.end32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
if.end32:2 %call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label2, i64 %L_ACF

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:0 %indata_addr_2 = getelementptr i16 %indata, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="indata_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:1 %sl = load i8 %indata_addr_2

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
if.end32:2 %call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label2, i64 %L_ACF

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:1 %sl = load i8 %indata_addr_2

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:17 %indata_addr_4 = getelementptr i16 %indata, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="indata_addr_4"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:18 %sl_2 = load i8 %indata_addr_4

]]></Node>
<StgValue><ssdm name="sl_2"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:27 %indata_addr_5 = getelementptr i16 %indata, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="indata_addr_5"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:28 %sl_3 = load i8 %indata_addr_5

]]></Node>
<StgValue><ssdm name="sl_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:18 %sl_2 = load i8 %indata_addr_4

]]></Node>
<StgValue><ssdm name="sl_2"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:28 %sl_3 = load i8 %indata_addr_5

]]></Node>
<StgValue><ssdm name="sl_3"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:35 %indata_addr_6 = getelementptr i16 %indata, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="indata_addr_6"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:36 %sl_4 = load i8 %indata_addr_6

]]></Node>
<StgValue><ssdm name="sl_4"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:46 %indata_addr_7 = getelementptr i16 %indata, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="indata_addr_7"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:47 %sl_5 = load i8 %indata_addr_7

]]></Node>
<StgValue><ssdm name="sl_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:7 %L_ACF_load = load i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="L_ACF_load"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:36 %sl_4 = load i8 %indata_addr_6

]]></Node>
<StgValue><ssdm name="sl_4"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:47 %sl_5 = load i8 %indata_addr_7

]]></Node>
<StgValue><ssdm name="sl_5"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:61 %indata_addr_8 = getelementptr i16 %indata, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="indata_addr_8"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:62 %sl_6 = load i8 %indata_addr_8

]]></Node>
<StgValue><ssdm name="sl_6"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:97 %indata_addr = getelementptr i16 %indata, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="indata_addr"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:98 %sl_7 = load i8 %indata_addr

]]></Node>
<StgValue><ssdm name="sl_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="16">
<![CDATA[
if.end32:3 %sext_ln84 = sext i16 %sl

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:7 %L_ACF_load = load i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="L_ACF_load"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:8 %indata_addr_3 = getelementptr i16 %indata, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="indata_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:9 %sl_1 = load i8 %indata_addr_3

]]></Node>
<StgValue><ssdm name="sl_1"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:15 %L_ACF_addr_2 = getelementptr i64 %L_ACF, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="L_ACF_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:16 %L_ACF_load_1 = load i4 %L_ACF_addr_2

]]></Node>
<StgValue><ssdm name="L_ACF_load_1"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="16">
<![CDATA[
if.end32:19 %sext_ln89 = sext i16 %sl_2

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="16">
<![CDATA[
if.end32:20 %sext_ln89_1 = sext i16 %sl_2

]]></Node>
<StgValue><ssdm name="sext_ln89_1"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:25 %L_ACF_addr_3 = getelementptr i64 %L_ACF, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="L_ACF_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:26 %L_ACF_load_2 = load i4 %L_ACF_addr_3

]]></Node>
<StgValue><ssdm name="L_ACF_load_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="16">
<![CDATA[
if.end32:29 %sext_ln93 = sext i16 %sl_3

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="16">
<![CDATA[
if.end32:30 %sext_ln93_1 = sext i16 %sl_3

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="16">
<![CDATA[
if.end32:37 %sext_ln98 = sext i16 %sl_4

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="16">
<![CDATA[
if.end32:38 %sext_ln98_1 = sext i16 %sl_4

]]></Node>
<StgValue><ssdm name="sext_ln98_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="33" op_0_bw="16">
<![CDATA[
if.end32:49 %sext_ln104_1 = sext i16 %sl_5

]]></Node>
<StgValue><ssdm name="sext_ln104_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:62 %sl_6 = load i8 %indata_addr_8

]]></Node>
<StgValue><ssdm name="sl_6"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="16">
<![CDATA[
if.end32:63 %sext_ln111 = sext i16 %sl_6

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end32:67 %tmp = add i17 %sext_ln111, i17 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="33" op_0_bw="17">
<![CDATA[
if.end32:68 %tmp_cast = sext i17 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:69 %tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end32:78 %tmp23 = add i17 %sext_ln111, i17 %sext_ln89

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="33" op_0_bw="17">
<![CDATA[
if.end32:79 %tmp23_cast = sext i17 %tmp23

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:80 %tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end32:85 %tmp27 = add i17 %sext_ln111, i17 %sext_ln84

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="33" op_0_bw="17">
<![CDATA[
if.end32:86 %tmp27_cast = sext i17 %tmp27

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:87 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:98 %sl_7 = load i8 %indata_addr

]]></Node>
<StgValue><ssdm name="sl_7"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="16">
<![CDATA[
if.end32:100 %sext_ln119_1 = sext i16 %sl_7

]]></Node>
<StgValue><ssdm name="sext_ln119_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:101 %mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:139 %mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:146 %mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:9 %sl_1 = load i8 %indata_addr_3

]]></Node>
<StgValue><ssdm name="sl_1"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="16">
<![CDATA[
if.end32:10 %sext_ln86 = sext i16 %sl_1

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="33" op_0_bw="16">
<![CDATA[
if.end32:11 %sext_ln86_1 = sext i16 %sl_1

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
if.end32:12 %sext_ln86_2 = sext i16 %sl_1

]]></Node>
<StgValue><ssdm name="sext_ln86_2"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:16 %L_ACF_load_1 = load i4 %L_ACF_addr_2

]]></Node>
<StgValue><ssdm name="L_ACF_load_1"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:21 %mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:26 %L_ACF_load_2 = load i4 %L_ACF_addr_3

]]></Node>
<StgValue><ssdm name="L_ACF_load_2"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:33 %L_ACF_addr_4 = getelementptr i64 %L_ACF, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="L_ACF_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:34 %L_ACF_load_3 = load i4 %L_ACF_addr_4

]]></Node>
<StgValue><ssdm name="L_ACF_load_3"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="16">
<![CDATA[
if.end32:39 %sext_ln98_2 = sext i16 %sl_4

]]></Node>
<StgValue><ssdm name="sext_ln98_2"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:40 %mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:44 %L_ACF_addr_5 = getelementptr i64 %L_ACF, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="L_ACF_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:45 %L_ACF_load_4 = load i4 %L_ACF_addr_5

]]></Node>
<StgValue><ssdm name="L_ACF_load_4"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
if.end32:48 %sext_ln104 = sext i16 %sl_5

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="16">
<![CDATA[
if.end32:50 %sext_ln104_2 = sext i16 %sl_5

]]></Node>
<StgValue><ssdm name="sext_ln104_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:51 %mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:55 %mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:69 %tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end32:70 %tmp19 = add i17 %sext_ln98_1, i17 %sext_ln89

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="17">
<![CDATA[
if.end32:71 %tmp19_cast = sext i17 %tmp19

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:72 %tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end32:74 %tmp21 = add i17 %sext_ln89, i17 %sext_ln84

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="33" op_0_bw="17">
<![CDATA[
if.end32:75 %tmp21_cast = sext i17 %tmp21

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:76 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:80 %tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end32:81 %tmp25 = add i17 %sext_ln104, i17 %sext_ln86

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="33" op_0_bw="17">
<![CDATA[
if.end32:82 %tmp25_cast = sext i17 %tmp25

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:83 %tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:87 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="16">
<![CDATA[
if.end32:99 %sext_ln119 = sext i16 %sl_7

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:101 %mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end32:131 %tmp29 = add i17 %sext_ln119, i17 %sext_ln86

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="17">
<![CDATA[
if.end32:132 %tmp29_cast = sext i17 %tmp29

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:133 %tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:139 %mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:146 %mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:152 %mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:21 %mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:34 %L_ACF_load_3 = load i4 %L_ACF_addr_4

]]></Node>
<StgValue><ssdm name="L_ACF_load_3"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:40 %mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:45 %L_ACF_load_4 = load i4 %L_ACF_addr_5

]]></Node>
<StgValue><ssdm name="L_ACF_load_4"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:51 %mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:55 %mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:59 %L_ACF_addr_6 = getelementptr i64 %L_ACF, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="L_ACF_addr_6"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:60 %L_ACF_load_5 = load i4 %L_ACF_addr_6

]]></Node>
<StgValue><ssdm name="L_ACF_load_5"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="16">
<![CDATA[
if.end32:64 %sext_ln111_1 = sext i16 %sl_6

]]></Node>
<StgValue><ssdm name="sext_ln111_1"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:65 %mul_ln111 = mul i32 %sext_ln111_1, i32 %sext_ln111_1

]]></Node>
<StgValue><ssdm name="mul_ln111"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="33" op_0_bw="32">
<![CDATA[
if.end32:66 %mul_ln111_cast = sext i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="mul_ln111_cast"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:69 %tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:72 %tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:76 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:80 %tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:83 %tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:87 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:89 %mul_ln115 = mul i32 %sext_ln111_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="33" op_0_bw="32">
<![CDATA[
if.end32:90 %sext_ln116 = sext i32 %mul_ln115

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:91 %mul_ln116 = mul i32 %sext_ln111_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="33" op_0_bw="32">
<![CDATA[
if.end32:92 %sext_ln117 = sext i32 %mul_ln116

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:95 %L_ACF_addr_7 = getelementptr i64 %L_ACF, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="L_ACF_addr_7"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:96 %L_ACF_load_6 = load i4 %L_ACF_addr_7

]]></Node>
<StgValue><ssdm name="L_ACF_load_6"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:101 %mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="33" op_0_bw="32">
<![CDATA[
if.end32:102 %sext_ln119_2 = sext i32 %mul_ln119

]]></Node>
<StgValue><ssdm name="sext_ln119_2"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:109 %add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:115 %mul_ln120 = mul i32 %sext_ln119_1, i32 %sext_ln111_1

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="32">
<![CDATA[
if.end32:116 %sext_ln120 = sext i32 %mul_ln120

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:118 %add_ln120_2 = add i33 %tmp18, i33 %sext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:123 %mul_ln121 = mul i32 %sext_ln119_1, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="32">
<![CDATA[
if.end32:124 %sext_ln121 = sext i32 %mul_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:126 %add_ln121_2 = add i33 %tmp24, i33 %sext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:133 %tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:139 %mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="33" op_0_bw="32">
<![CDATA[
if.end32:140 %sext_ln123 = sext i32 %mul_ln123

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:142 %add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:146 %mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="32">
<![CDATA[
if.end32:147 %sext_ln124 = sext i32 %mul_ln124

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:149 %add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:152 %mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="16">
<![CDATA[
if.end32:4 %sext_ln84_1 = sext i16 %sl

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:5 %mul_ln84 = mul i32 %sext_ln84_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
if.end32:6 %sext_ln84_2 = sext i32 %mul_ln84

]]></Node>
<StgValue><ssdm name="sext_ln84_2"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:13 %mul_ln86 = mul i32 %sext_ln86_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="33" op_0_bw="32">
<![CDATA[
if.end32:14 %sext_ln87 = sext i32 %mul_ln86

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:21 %mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="33" op_0_bw="32">
<![CDATA[
if.end32:22 %sext_ln91 = sext i32 %mul_ln89

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:23 %mul_ln91 = mul i32 %sext_ln89_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:31 %mul_ln93 = mul i32 %sext_ln93_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="33" op_0_bw="32">
<![CDATA[
if.end32:32 %sext_ln96 = sext i32 %mul_ln93

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:40 %mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="33" op_0_bw="32">
<![CDATA[
if.end32:41 %sext_ln102 = sext i32 %mul_ln98

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:42 %mul_ln102 = mul i32 %sext_ln98_2, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:51 %mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="33" op_0_bw="32">
<![CDATA[
if.end32:52 %sext_ln107_1 = sext i32 %mul_ln104

]]></Node>
<StgValue><ssdm name="sext_ln107_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:53 %mul_ln107 = mul i32 %sext_ln104_2, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:55 %mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="33" op_0_bw="32">
<![CDATA[
if.end32:56 %sext_ln109 = sext i32 %mul_ln108

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:57 %mul_ln109 = mul i32 %sext_ln104_2, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
if.end32:58 %sext_ln109_1 = sext i32 %mul_ln109

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:60 %L_ACF_load_5 = load i4 %L_ACF_addr_6

]]></Node>
<StgValue><ssdm name="L_ACF_load_5"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:72 %tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="34" op_0_bw="33">
<![CDATA[
if.end32:73 %tmp20_cast = sext i33 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:76 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:83 %tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="34" op_0_bw="33">
<![CDATA[
if.end32:84 %tmp26_cast = sext i33 %tmp26

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:87 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="34" op_0_bw="33">
<![CDATA[
if.end32:88 %sext_ln115 = sext i33 %tmp28

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:93 %mul_ln117 = mul i32 %sext_ln111_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="33" op_0_bw="32">
<![CDATA[
if.end32:94 %sext_ln117_1 = sext i32 %mul_ln117

]]></Node>
<StgValue><ssdm name="sext_ln117_1"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:96 %L_ACF_load_6 = load i4 %L_ACF_addr_7

]]></Node>
<StgValue><ssdm name="L_ACF_load_6"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:103 %add_ln119_1 = add i64 %L_ACF_load, i64 %sext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:104 %add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:107 %add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:109 %add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:110 %add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:118 %add_ln120_2 = add i33 %tmp18, i33 %sext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="34" op_0_bw="33">
<![CDATA[
if.end32:119 %sext_ln120_1 = sext i33 %add_ln120_2

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end32:120 %add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:126 %add_ln121_2 = add i33 %tmp24, i33 %sext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="34" op_0_bw="33">
<![CDATA[
if.end32:127 %sext_ln121_1 = sext i33 %add_ln121_2

]]></Node>
<StgValue><ssdm name="sext_ln121_1"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end32:128 %add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:133 %tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="34" op_0_bw="33">
<![CDATA[
if.end32:134 %sext_ln122 = sext i33 %tmp30

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end32:136 %add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:142 %add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:143 %add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:148 %add_ln124_1 = add i64 %L_ACF_load_5, i64 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:149 %add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="33">
<![CDATA[
if.end32:150 %sext_ln124_1 = sext i33 %add_ln124_2

]]></Node>
<StgValue><ssdm name="sext_ln124_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:151 %add_ln124 = add i64 %sext_ln124_1, i64 %add_ln124_1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:152 %mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="33" op_0_bw="32">
<![CDATA[
if.end32:153 %sext_ln125 = sext i32 %mul_ln125

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:154 %add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:157 %mul_ln126 = mul i32 %sext_ln119_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln126"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:159 %L_ACF_addr_8 = getelementptr i64 %L_ACF, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="L_ACF_addr_8"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:160 %L_ACF_load_7 = load i4 %L_ACF_addr_8

]]></Node>
<StgValue><ssdm name="L_ACF_load_7"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:162 %L_ACF_addr_9 = getelementptr i64 %L_ACF, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="L_ACF_addr_9"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:163 %L_ACF_load_8 = load i4 %L_ACF_addr_9

]]></Node>
<StgValue><ssdm name="L_ACF_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="32">
<![CDATA[
if.end32:24 %sext_ln91_1 = sext i32 %mul_ln91

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
if.end32:43 %sext_ln102_1 = sext i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
if.end32:54 %sext_ln108 = sext i32 %mul_ln107

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:76 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="33">
<![CDATA[
if.end32:77 %tmp22_cast = sext i33 %tmp22

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:104 %add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="33">
<![CDATA[
if.end32:105 %sext_ln119_3 = sext i33 %add_ln119_2

]]></Node>
<StgValue><ssdm name="sext_ln119_3"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:106 %add_ln119_3 = add i64 %sext_ln119_3, i64 %add_ln119_1

]]></Node>
<StgValue><ssdm name="add_ln119_3"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:107 %add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="34" op_0_bw="33">
<![CDATA[
if.end32:108 %sext_ln119_4 = sext i33 %add_ln119_4

]]></Node>
<StgValue><ssdm name="sext_ln119_4"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:110 %add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="34" op_0_bw="33">
<![CDATA[
if.end32:111 %sext_ln119_5 = sext i33 %add_ln119_6

]]></Node>
<StgValue><ssdm name="sext_ln119_5"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end32:112 %add_ln119_7 = add i34 %sext_ln119_5, i34 %sext_ln119_4

]]></Node>
<StgValue><ssdm name="add_ln119_7"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="34">
<![CDATA[
if.end32:113 %sext_ln119_6 = sext i34 %add_ln119_7

]]></Node>
<StgValue><ssdm name="sext_ln119_6"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:114 %add_ln119 = add i64 %sext_ln119_6, i64 %add_ln119_3

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:117 %add_ln120_1 = add i64 %L_ACF_load_1, i64 %tmp22_cast

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end32:120 %add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="34">
<![CDATA[
if.end32:121 %sext_ln120_2 = sext i34 %add_ln120_3

]]></Node>
<StgValue><ssdm name="sext_ln120_2"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:122 %add_ln120 = add i64 %sext_ln120_2, i64 %add_ln120_1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:125 %add_ln121_1 = add i64 %L_ACF_load_2, i64 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end32:128 %add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="34">
<![CDATA[
if.end32:129 %sext_ln121_2 = sext i34 %add_ln121_3

]]></Node>
<StgValue><ssdm name="sext_ln121_2"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:130 %add_ln121 = add i64 %sext_ln121_2, i64 %add_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:135 %add_ln122_1 = add i64 %L_ACF_load_3, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end32:136 %add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="34">
<![CDATA[
if.end32:137 %sext_ln122_1 = sext i34 %add_ln122_2

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:138 %add_ln122 = add i64 %sext_ln122_1, i64 %add_ln122_1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:141 %add_ln123_1 = add i64 %L_ACF_load_4, i64 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:143 %add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="33">
<![CDATA[
if.end32:144 %sext_ln123_1 = sext i33 %add_ln123_3

]]></Node>
<StgValue><ssdm name="sext_ln123_1"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:145 %add_ln123 = add i64 %sext_ln123_1, i64 %add_ln123_1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end32:154 %add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="33">
<![CDATA[
if.end32:155 %sext_ln125_1 = sext i33 %add_ln125_1

]]></Node>
<StgValue><ssdm name="sext_ln125_1"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:156 %add_ln125 = add i64 %sext_ln125_1, i64 %L_ACF_load_6

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
if.end32:158 %sext_ln126 = sext i32 %mul_ln126

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:160 %L_ACF_load_7 = load i4 %L_ACF_addr_8

]]></Node>
<StgValue><ssdm name="L_ACF_load_7"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end32:161 %add_ln126 = add i64 %L_ACF_load_7, i64 %sext_ln126

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.end32:163 %L_ACF_load_8 = load i4 %L_ACF_addr_9

]]></Node>
<StgValue><ssdm name="L_ACF_load_8"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="16" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
if.end32:164 %call_ln140 = call void @Autocorrelation_Pipeline_Autocorrelation_label3, i64 %L_ACF_load_8, i64 %add_ln126, i64 %add_ln125, i64 %add_ln124, i64 %add_ln123, i64 %add_ln122, i64 %add_ln121, i64 %add_ln120, i64 %add_ln119, i16 %indata, i64 %p_loc, i64 %p_loc27, i64 %p_loc28, i64 %p_loc29, i64 %p_loc30, i64 %p_loc31, i64 %p_loc32, i64 %p_loc33, i64 %p_loc34

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="331" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="16" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
if.end32:164 %call_ln140 = call void @Autocorrelation_Pipeline_Autocorrelation_label3, i64 %L_ACF_load_8, i64 %add_ln126, i64 %add_ln125, i64 %add_ln124, i64 %add_ln123, i64 %add_ln122, i64 %add_ln121, i64 %add_ln120, i64 %add_ln119, i16 %indata, i64 %p_loc, i64 %p_loc27, i64 %p_loc28, i64 %p_loc29, i64 %p_loc30, i64 %p_loc31, i64 %p_loc32, i64 %p_loc33, i64 %p_loc34

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:172 %p_loc33_load = load i64 %p_loc33

]]></Node>
<StgValue><ssdm name="p_loc33_load"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:173 %p_loc34_load = load i64 %p_loc34

]]></Node>
<StgValue><ssdm name="p_loc34_load"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:174 %store_ln132 = store i64 %p_loc34_load, i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:175 %store_ln133 = store i64 %p_loc33_load, i4 %L_ACF_addr_2

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:170 %p_loc31_load = load i64 %p_loc31

]]></Node>
<StgValue><ssdm name="p_loc31_load"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:171 %p_loc32_load = load i64 %p_loc32

]]></Node>
<StgValue><ssdm name="p_loc32_load"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:176 %store_ln134 = store i64 %p_loc32_load, i4 %L_ACF_addr_3

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:177 %store_ln135 = store i64 %p_loc31_load, i4 %L_ACF_addr_4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:168 %p_loc29_load = load i64 %p_loc29

]]></Node>
<StgValue><ssdm name="p_loc29_load"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:169 %p_loc30_load = load i64 %p_loc30

]]></Node>
<StgValue><ssdm name="p_loc30_load"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:178 %store_ln136 = store i64 %p_loc30_load, i4 %L_ACF_addr_5

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:179 %store_ln137 = store i64 %p_loc29_load, i4 %L_ACF_addr_6

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:166 %p_loc27_load = load i64 %p_loc27

]]></Node>
<StgValue><ssdm name="p_loc27_load"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:167 %p_loc28_load = load i64 %p_loc28

]]></Node>
<StgValue><ssdm name="p_loc28_load"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:180 %store_ln138 = store i64 %p_loc28_load, i4 %L_ACF_addr_7

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:181 %store_ln139 = store i64 %p_loc27_load, i4 %L_ACF_addr_8

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end32:165 %p_loc_load = load i64 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end32:182 %store_ln140 = store i64 %p_loc_load, i4 %L_ACF_addr_9

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="350" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.end32:183 %call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label4, i64 %L_ACF

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="351" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.end32:183 %call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label4, i64 %L_ACF

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:184 %br_ln150 = br i1 %icmp_ln62, void %if.end344, void %Autocorrelation_label5

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="6">
<![CDATA[
Autocorrelation_label5:0 %empty_89 = trunc i6 %scalauto_2

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="3" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
Autocorrelation_label5:1 %call_ln57 = call void @Autocorrelation_Pipeline_Autocorrelation_label5, i16 %indata, i3 %empty_89

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="355" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="3" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
Autocorrelation_label5:1 %call_ln57 = call void @Autocorrelation_Pipeline_Autocorrelation_label5, i16 %indata, i3 %empty_89

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
Autocorrelation_label5:2 %br_ln0 = br void %if.end344

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0">
<![CDATA[
if.end344:0 %ret_ln157 = ret

]]></Node>
<StgValue><ssdm name="ret_ln157"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
