// Seed: 3301287560
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    inout logic id_4
);
  logic id_5, id_6, id_7, id_8;
  logic id_9;
endmodule
`timescale 1 ps / 1ps
`define pp_8 0
module module_1 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    output id_7
);
  assign id_3 = id_1;
endmodule
