ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.resetRequest,"ax",%progbits
  16              		.align	1
  17              		.global	resetRequest
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	resetRequest:
  25              	.LFB834:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** 
  20:Core/Src/main.c **** // TIM2 - used for us delay
  21:Core/Src/main.c **** // TIM3 used for MFD input data tracking
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* USER CODE END Header */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  26:Core/Src/main.c **** #include "main.h"
  27:Core/Src/main.c **** #include "spi.h"
  28:Core/Src/main.c **** #include "tim.h"
  29:Core/Src/main.c **** #include "usart.h"
  30:Core/Src/main.c **** #include "gpio.h"
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 2


  33:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  34:Core/Src/main.c **** //#include <stdio.h>
  35:Core/Src/main.c **** #include <string.h>
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** #include "stm32l1xx_it.h"
  38:Core/Src/main.c **** #include "stm32l1xx_ll_exti.h"
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** #include "io.h"
  41:Core/Src/main.c **** #include "bt.h"
  42:Core/Src/main.c **** #include "uart_print_user.h"
  43:Core/Src/main.c **** #include "uart_io.h"
  44:Core/Src/main.c **** #include "timers.h"
  45:Core/Src/main.c **** #include "mfd_io.h"
  46:Core/Src/main.c **** /* USER CODE END Includes */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PTD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PD */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PD */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN PM */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PM */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE BEGIN PV */
  66:Core/Src/main.c **** /* USER CODE END PV */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  69:Core/Src/main.c **** void SystemClock_Config(void);
  70:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE END 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /**
  80:Core/Src/main.c ****   * @brief  The application entry point.
  81:Core/Src/main.c ****   * @retval int
  82:Core/Src/main.c ****   */
  83:Core/Src/main.c **** int main(void)
  84:Core/Src/main.c **** {
  85:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  86:Core/Src/main.c ****   int nextTimestamp = 0;
  87:Core/Src/main.c ****   /* USER CODE END 1 */
  88:Core/Src/main.c ****   
  89:Core/Src/main.c **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 3


  90:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  93:Core/Src/main.c ****   
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_COMP);
  96:Core/Src/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
  97:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* System interrupt init*/
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END Init */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Configure the system clock */
 108:Core/Src/main.c ****   SystemClock_Config();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END SysInit */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Initialize all configured peripherals */
 115:Core/Src/main.c ****   MX_GPIO_Init();
 116:Core/Src/main.c ****   MX_TIM6_Init();
 117:Core/Src/main.c ****   MX_TIM7_Init();
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 119:Core/Src/main.c ****   LL_SYSTICK_EnableIT();
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   initBtData();
 122:Core/Src/main.c ****   initBluetoothPins();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   initUart();
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   initMisoStopwatch();
 127:Core/Src/main.c ****   initUsDelayTimer();
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   initMisoData();
 130:Core/Src/main.c ****   
 131:Core/Src/main.c ****   initMosiBuffer();
 132:Core/Src/main.c ****   initMosiData();
 133:Core/Src/main.c ****   initSpiDriver();
 134:Core/Src/main.c ****   
 135:Core/Src/main.c ****   printStringLn("System initialized.");
 136:Core/Src/main.c ****   /* USER CODE END 2 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Infinite loop */
 139:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 140:Core/Src/main.c ****   ctrlBtPwr(true);
 141:Core/Src/main.c ****   enableMisoDataHandler(true);
 142:Core/Src/main.c ****   enableMosiDataHandler(true);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   while (1)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     if (LL_GetTick() > nextTimestamp)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 4


 147:Core/Src/main.c ****     {
 148:Core/Src/main.c ****       nextTimestamp = LL_GetTick() + 500;
 149:Core/Src/main.c ****       toggleGreenLed();
 150:Core/Src/main.c ****     }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****     uartRxDataHandler();
 153:Core/Src/main.c ****     
 154:Core/Src/main.c ****     mosiDataHandler();
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****     misoPinChangeChecker();
 157:Core/Src/main.c ****     misoDataHandler();
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****     handleBtActions();
 160:Core/Src/main.c ****     handlePulse();
 161:Core/Src/main.c ****     /* USER CODE END WHILE */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c ****   /* USER CODE END 3 */
 166:Core/Src/main.c **** }
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** /**
 169:Core/Src/main.c ****   * @brief System Clock Configuration
 170:Core/Src/main.c ****   * @retval None
 171:Core/Src/main.c ****   */
 172:Core/Src/main.c **** void SystemClock_Config(void)
 173:Core/Src/main.c **** {
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   LL_FLASH_Enable64bitAccess();
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****   Error_Handler();  
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 184:Core/Src/main.c ****   LL_RCC_HSI_Enable();
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****    /* Wait till HSI is ready */
 187:Core/Src/main.c ****   while(LL_RCC_HSI_IsReady() != 1)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   LL_RCC_HSI_SetCalibTrimming(16);
 192:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_4, LL_RCC_PLL_DIV_2);
 193:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****    /* Wait till PLL is ready */
 196:Core/Src/main.c ****   while(LL_RCC_PLL_IsReady() != 1)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 201:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 202:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 203:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 5


 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****    /* Wait till System clock is ready */
 206:Core/Src/main.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****   
 209:Core/Src/main.c ****   }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   LL_Init1msTick(32000000);
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 214:Core/Src/main.c ****   LL_SetSystemCoreClock(32000000);
 215:Core/Src/main.c ****   LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_4);
 216:Core/Src/main.c **** }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 219:Core/Src/main.c **** void resetRequest(void)
 220:Core/Src/main.c **** {
  27              		.loc 1 220 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 221:Core/Src/main.c ****   printString("R");
  37              		.loc 1 221 3 view .LVU1
  38 0002 0848     		ldr	r0, .L4
  39 0004 FFF7FEFF 		bl	printString
  40              	.LVL0:
 222:Core/Src/main.c ****   __NVIC_SystemReset();
  41              		.loc 1 222 3 view .LVU2
  42              	.LBB56:
  43              	.LBI56:
  44              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 6


  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 7


  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 8


 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 9


 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 10


 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 11


 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 12


 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 13


 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 14


 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 15


 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 16


 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 17


 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 18


 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 19


 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 20


 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 21


 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 22


 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 23


 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 24


1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 25


1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 26


1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 27


1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 28


1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 29


1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 30


1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 31


1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 32


1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 33


1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 34


1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 35


1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 36


1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
  45              		.loc 2 1762 34 view .LVU3
  46              	.LBB57:
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
  47              		.loc 2 1764 3 view .LVU4
  48              	.LBB58:
  49              	.LBI58:
  50              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 37


  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 38


  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 39


 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 40


 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 41


 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 42


 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 43


 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 44


 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 45


 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 46


 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 47


 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 48


 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 49


 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 50


 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 51


 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 52


 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  51              		.loc 3 877 27 view .LVU5
  52              	.LBB59:
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  53              		.loc 3 879 3 view .LVU6
  54              		.syntax unified
  55              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  56 0008 BFF34F8F 		dsb 0xF
  57              	@ 0 "" 2
  58              		.thumb
  59              		.syntax unified
  60              	.LBE59:
  61              	.LBE58:
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  62              		.loc 2 1766 3 view .LVU7
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  63              		.loc 2 1767 32 is_stmt 0 view .LVU8
  64 000c 0649     		ldr	r1, .L4+4
  65 000e CA68     		ldr	r2, [r1, #12]
  66              		.loc 2 1767 40 view .LVU9
  67 0010 02F4E062 		and	r2, r2, #1792
1766:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  68              		.loc 2 1766 17 view .LVU10
  69 0014 054B     		ldr	r3, .L4+8
  70 0016 1343     		orrs	r3, r3, r2
1766:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  71              		.loc 2 1766 15 view .LVU11
  72 0018 CB60     		str	r3, [r1, #12]
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
  73              		.loc 2 1769 3 is_stmt 1 view .LVU12
  74              	.LBB60:
  75              	.LBI60:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  76              		.loc 3 877 27 view .LVU13
  77              	.LBB61:
  78              		.loc 3 879 3 view .LVU14
  79              		.syntax unified
  80              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  81 001a BFF34F8F 		dsb 0xF
  82              	@ 0 "" 2
  83              		.thumb
  84              		.syntax unified
  85              	.L2:
  86              	.LBE61:
  87              	.LBE60:
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
  88              		.loc 2 1771 3 view .LVU15
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 53


  89              		.loc 2 1773 5 view .LVU16
  90              		.syntax unified
  91              	@ 1773 "Drivers/CMSIS/Include/core_cm3.h" 1
  92 001e 00BF     		nop
  93              	@ 0 "" 2
  94              		.thumb
  95              		.syntax unified
  96 0020 FDE7     		b	.L2
  97              	.L5:
  98 0022 00BF     		.align	2
  99              	.L4:
 100 0024 00000000 		.word	.LC0
 101 0028 00ED00E0 		.word	-536810240
 102 002c 0400FA05 		.word	100270084
 103              	.LBE57:
 104              	.LBE56:
 105              		.cfi_endproc
 106              	.LFE834:
 108              		.section	.text.Error_Handler,"ax",%progbits
 109              		.align	1
 110              		.global	Error_Handler
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 114              		.fpu softvfp
 116              	Error_Handler:
 117              	.LFB835:
 223:Core/Src/main.c **** }
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE END 4 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 229:Core/Src/main.c ****   * @retval None
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** void Error_Handler(void)
 232:Core/Src/main.c **** {
 118              		.loc 1 232 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
 233:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 234:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 235:Core/Src/main.c ****   __asm("NOP");
 123              		.loc 1 235 3 view .LVU18
 124              		.syntax unified
 125              	@ 235 "Core/Src/main.c" 1
 126 0000 00BF     		NOP
 127              	@ 0 "" 2
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 238:Core/Src/main.c **** }
 128              		.loc 1 238 1 is_stmt 0 view .LVU19
 129              		.thumb
 130              		.syntax unified
 131 0002 7047     		bx	lr
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 54


 132              		.cfi_endproc
 133              	.LFE835:
 135              		.section	.text.SystemClock_Config,"ax",%progbits
 136              		.align	1
 137              		.global	SystemClock_Config
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 141              		.fpu softvfp
 143              	SystemClock_Config:
 144              	.LFB833:
 173:Core/Src/main.c **** 
 145              		.loc 1 173 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149 0000 10B5     		push	{r4, lr}
 150              	.LCFI1:
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 4, -8
 153              		.cfi_offset 14, -4
 175:Core/Src/main.c **** 
 154              		.loc 1 175 3 view .LVU21
 155              	.LBB62:
 156              	.LBI62:
 157              		.file 4 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @file    stm32l1xx_ll_system.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   @verbatim
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****     [..]
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****     used by user:
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Access to Routing Interfaces registers
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   @endverbatim
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ******************************************************************************
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @attention
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * All rights reserved.</center></h2>
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 55


  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #ifndef __STM32L1xx_LL_SYSTEM_H
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define __STM32L1xx_LL_SYSTEM_H
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** extern "C" {
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #include "stm32l1xx.h"
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @addtogroup STM32L1xx_LL_Driver
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined(RI)
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****  */
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define FLASH_PDKEY1                  (0x04152637U) /*!< Flash power down key1 */
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define FLASH_PDKEY2                  (0xFAFBFCFDU) /*!< Flash power down key2: used with FLASH_PDK
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                                                        to unlock the RUN_PD bit in FLASH_ACR */
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** * @{
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** */
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (0x00000000U)                                         /*
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(FSMC_R_BASE)
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 56


  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* FSMC_R_BASE */
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BOOT SYSCFG BOOT MODE
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FLASH               (0x00000000U)             /*<! Main Flash memory boo
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SYSTEMFLASH         SYSCFG_MEMRMP_BOOT_MODE_0 /*<! System Flash memory b
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(FSMC_BANK1)
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FSMC                SYSCFG_MEMRMP_BOOT_MODE_1 /*<! FSMC boot mode */
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* FSMC_BANK1 */
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SRAM                SYSCFG_MEMRMP_BOOT_MODE   /*<! Embedded SRAM boot mo
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(LCD)
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LCDCAPA SYSCFG LCD capacitance connection
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PB2              SYSCFG_PMC_LCD_CAPA_0 /*<! controls the connection of VL
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PB12             SYSCFG_PMC_LCD_CAPA_1 /*<! controls the connection of VL
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PB0              SYSCFG_PMC_LCD_CAPA_2 /*<! controls the connection of VL
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PE11             SYSCFG_PMC_LCD_CAPA_3 /*<! controls the connection of VL
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PE12             SYSCFG_PMC_LCD_CAPA_4 /*<! controls the connection of VL
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* LCD */
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI SYSCFG EXTI PORT
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U /*!< EXTI PORT A                        */
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U /*!< EXTI PORT B                        */
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U /*!< EXTI PORT C                        */
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U /*!< EXTI PORT D                        */
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOE)
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U /*!< EXTI PORT E                        */
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOE */
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOF)
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               6U /*!< EXTI PORT F                        */
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOF */
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOG)
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               7U /*!< EXTI PORT G                        */
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOG */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               5U /*!< EXTI PORT H                        */
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @addtogroup SYSTEM_LL_EC_SYSCFG EXTI LINE
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 57


 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* EXTI_POSITION_0 | EX
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* EXTI_POSITION_4 | EX
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* EXTI_POSITION_8 | EX
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* EXTI_POSITION_12 | E
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* EXTI_POSITION_0 | EX
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* EXTI_POSITION_4 | EX
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* EXTI_POSITION_8 | EX
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* EXTI_POSITION_12 | E
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* EXTI_POSITION_0 | EX
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* EXTI_POSITION_4 | EX
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* EXTI_POSITION_8 | EX
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* EXTI_POSITION_12 | E
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* EXTI_POSITION_0 | EX
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* EXTI_POSITION_4 | EX
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* EXTI_POSITION_8 | EX
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* EXTI_POSITION_12 | E
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP             /*!< TIM2 count
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP             /*!< TIM3 count
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP             /*!< TIM4 count
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined (DBGMCU_APB1_FZ_DBG_TIM5_STOP)
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP             /*!< TIM5 count
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM5_STOP */
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP             /*!< TIM6 count
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP             /*!< TIM7 count
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined (DBGMCU_APB1_FZ_DBG_RTC_STOP)
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP              /*!< RTC Counte
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_RTC_STOP */
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP             /*!< Debug Wind
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP             /*!< Debug Inde
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT    /*!< I2C1 SMBUS
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT    /*!< I2C2 SMBUS
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 58


 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM9_STOP      DBGMCU_APB2_FZ_DBG_TIM9_STOP             /*!< TIM9 count
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM10_STOP     DBGMCU_APB2_FZ_DBG_TIM10_STOP            /*!< TIM10 coun
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM11_STOP     DBGMCU_APB2_FZ_DBG_TIM11_STOP            /*!< TIM11 coun
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM_SELECT RI TIM selection
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_NONE              (0x00000000U)           /*!< No timer selected */
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_TIM2              RI_ICR_TIM_0            /*!< Timer 2 selected */
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_TIM3              RI_ICR_TIM_1            /*!< Timer 3 selected */
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_TIM4              RI_ICR_TIM              /*!< Timer 4 selected */
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_INPUTCAPTURE RI Input Capture number
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_1               (RI_ICR_IC1 | RI_ICR_IC1OS) /*!< Input Capture 1 select 
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_2               (RI_ICR_IC2 | RI_ICR_IC2OS) /*!< Input Capture 2 select 
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_3               (RI_ICR_IC3 | RI_ICR_IC3OS) /*!< Input Capture 3 select 
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_4               (RI_ICR_IC4 | RI_ICR_IC4OS) /*!< Input Capture 4 select 
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_INPUTCAPTUREROUTING RI Input Capture Routing
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                                                          /* TIMx_IC1 TIMx_IC2  TIMx_IC3  TIMx_IC4  
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_0        (0x00000000U) /*!< PA0       PA1      PA2       PA3     
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_1        (0x00000001U) /*!< PA4       PA5      PA6       PA7     
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_2        (0x00000002U) /*!< PA8       PA9      PA10      PA11    
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_3        (0x00000003U) /*!< PA12      PA13     PA14      PA15    
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_4        (0x00000004U) /*!< PC0       PC1      PC2       PC3     
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_5        (0x00000005U) /*!< PC4       PC5      PC6       PC7     
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_6        (0x00000006U) /*!< PC8       PC9      PC10      PC11    
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_7        (0x00000007U) /*!< PC12      PC13     PC14      PC15    
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_8        (0x00000008U) /*!< PD0       PD1      PD2       PD3     
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_9        (0x00000009U) /*!< PD4       PD5      PD6       PD7     
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_10       (0x0000000AU) /*!< PD8       PD9      PD10      PD11    
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_11       (0x0000000BU) /*!< PD12      PD13     PD14      PD15    
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOE)
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_12       (0x0000000CU) /*!< PE0       PE1      PE2       PE3     
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_13       (0x0000000DU) /*!< PE4       PE5      PE6       PE7     
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_14       (0x0000000EU) /*!< PE8       PE9      PE10      PE11    
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_15       (0x0000000FU) /*!< PE12      PE13     PE14      PE15    
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOE */
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IOSWITCH_LINKED_ADC RI IO Switch linked to ADC
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 59


 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH0                 RI_ASCR1_CH_0    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH1                 RI_ASCR1_CH_1    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH2                 RI_ASCR1_CH_2    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH3                 RI_ASCR1_CH_3    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH4                 RI_ASCR1_CH_4    /*!< CH4: Analog switch control     */
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH5                 RI_ASCR1_CH_5    /*!< CH5: Comparator 1 analog switch*/
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH6                 RI_ASCR1_CH_6    /*!< CH[7:6] GR2[2:1]: I/O Analog switc
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH7                 RI_ASCR1_CH_7    /*!< CH[7:6] GR2[2:1]: I/O Analog switc
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH8                 RI_ASCR1_CH_8    /*!< CH[9:8] GR3[2:1]: I/O Analog switc
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH9                 RI_ASCR1_CH_9    /*!< CH[9:8] GR3[2:1]: I/O Analog switc
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH10                RI_ASCR1_CH_10   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH11                RI_ASCR1_CH_11   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH12                RI_ASCR1_CH_12   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH13                RI_ASCR1_CH_13   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH14                RI_ASCR1_CH_14   /*!< CH[15:14] GR9[2:1]: I/O Analog swi
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH15                RI_ASCR1_CH_15   /*!< CH[15:14] GR9[2:1]: I/O Analog swi
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH18                RI_ASCR1_CH_18   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH19                RI_ASCR1_CH_19   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH20                RI_ASCR1_CH_20   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH21                RI_ASCR1_CH_21   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH22                RI_ASCR1_CH_22   /*!< Analog I/O switch control of chann
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH23                RI_ASCR1_CH_23   /*!< Analog I/O switch control of chann
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH24                RI_ASCR1_CH_24   /*!< Analog I/O switch control of chann
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH25                RI_ASCR1_CH_25   /*!< Analog I/O switch control of chann
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_VCOMP               RI_ASCR1_VCOMP   /*!< VCOMP (ADC channel 26) is an inter
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                                                                  used to connect selected channel t
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASCR1_CH_27)
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH27                RI_ASCR1_CH_27   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH28                RI_ASCR1_CH_28   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH29                RI_ASCR1_CH_29   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH30                RI_ASCR1_CH_30   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH31                RI_ASCR1_CH_31   /*!< CH31/GR11-5 I/O Analog switch cont
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASCR1_CH_27 */
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IOSWITCH_NOT_LINKED_ADC RI IO Switch not linked to ADC
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_1              RI_ASCR2_GR10_1 /*!< GR10-1 I/O analog switch control */
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_2              RI_ASCR2_GR10_2 /*!< GR10-2 I/O analog switch control */
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_3              RI_ASCR2_GR10_3 /*!< GR10-3 I/O analog switch control */
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_4              RI_ASCR2_GR10_4 /*!< GR10-4 I/O analog switch control */
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_1               RI_ASCR2_GR6_1  /*!< GR6-1 I/O analog switch control  */
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_2               RI_ASCR2_GR6_2  /*!< GR6-2 I/O analog switch control  */
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR5_1               RI_ASCR2_GR5_1  /*!< GR5-1 I/O analog switch control  */
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR5_2               RI_ASCR2_GR5_2  /*!< GR5-2 I/O analog switch control  */
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR5_3               RI_ASCR2_GR5_3  /*!< GR5-3 I/O analog switch control  */
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR4_1               RI_ASCR2_GR4_1  /*!< GR4-1 I/O analog switch control  */
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR4_2               RI_ASCR2_GR4_2  /*!< GR4-2 I/O analog switch control  */
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR4_3               RI_ASCR2_GR4_3  /*!< GR4-3 I/O analog switch control  */
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASCR2_CH0b)
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH0b                RI_ASCR2_CH0b   /*!< CH0b-GR03-3 I/O analog switch contr
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASCR2_CH1b)
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH1b                RI_ASCR2_CH1b   /*!< CH1b-GR03-4 I/O analog switch contr
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 60


 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH2b                RI_ASCR2_CH2b   /*!< CH2b-GR03-5 I/O analog switch contr
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH3b                RI_ASCR2_CH3b   /*!< CH3b-GR09-3 I/O analog switch contr
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH6b                RI_ASCR2_CH6b   /*!< CH6b-GR09-4 I/O analog switch contr
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH7b                RI_ASCR2_CH7b   /*!< CH7b-GR02-3 I/O analog switch contr
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH8b                RI_ASCR2_CH8b   /*!< CH8b-GR02-4 I/O analog switch contr
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH9b                RI_ASCR2_CH9b   /*!< CH9b-GR02-5 I/O analog switch contr
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH10b               RI_ASCR2_CH10b  /*!< CH10b-GR07-5 I/O analog switch cont
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH11b               RI_ASCR2_CH11b  /*!< CH11b-GR07-6 I/O analog switch cont
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH12b               RI_ASCR2_CH12b  /*!< CH12b-GR07-7 I/O analog switch cont
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASCR2_CH1b */
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_3               RI_ASCR2_GR6_3  /*!< GR6-3 I/O analog switch control  */
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_4               RI_ASCR2_GR6_4  /*!< GR6-4 I/O analog switch control  */
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASCR2_CH0b */
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_HSYTERESIS_PORT RI HSYTERESIS PORT
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_A            0U         /*!< HYSTERESIS PORT A  */
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_B            1U         /*!< HYSTERESIS PORT B  */
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_C            2U         /*!< HYSTERESIS PORT C  */
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_D            3U         /*!< HYSTERESIS PORT D  */
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOE)
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_E            4U         /*!< HYSTERESIS PORT E  */
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOE */
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOF)
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_F            5U         /*!< HYSTERESIS PORT F  */
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOF */
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOG)
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_G            6U         /*!< HYSTERESIS PORT G  */
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOG */
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_PIN RI PIN
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_0                        ((uint16_t)0x0001U)  /*!< Pin 0 selected */
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_1                        ((uint16_t)0x0002U)  /*!< Pin 1 selected */
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_2                        ((uint16_t)0x0004U)  /*!< Pin 2 selected */
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_3                        ((uint16_t)0x0008U)  /*!< Pin 3 selected */
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_4                        ((uint16_t)0x0010U)  /*!< Pin 4 selected */
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_5                        ((uint16_t)0x0020U)  /*!< Pin 5 selected */
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_6                        ((uint16_t)0x0040U)  /*!< Pin 6 selected */
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_7                        ((uint16_t)0x0080U)  /*!< Pin 7 selected */
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_8                        ((uint16_t)0x0100U)  /*!< Pin 8 selected */
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_9                        ((uint16_t)0x0200U)  /*!< Pin 9 selected */
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_10                       ((uint16_t)0x0400U)  /*!< Pin 10 selected */
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_11                       ((uint16_t)0x0800U)  /*!< Pin 11 selected */
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_12                       ((uint16_t)0x1000U)  /*!< Pin 12 selected */
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_13                       ((uint16_t)0x2000U)  /*!< Pin 13 selected */
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_14                       ((uint16_t)0x4000U)  /*!< Pin 14 selected */
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_15                       ((uint16_t)0x8000U)  /*!< Pin 15 selected */
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_ALL                      ((uint16_t)0xFFFFU)  /*!< All pins selected */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 61


 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASMR1_PA)
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_PORT RI PORT
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_A                       0U         /*!< PORT A   */
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_B                       1U         /*!< PORT B   */
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_C                       2U         /*!< PORT C   */
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOF)
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_F                       3U         /*!< PORT F   */
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOF */
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOG)
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_G                       4U         /*!< PORT G   */
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOG */
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASMR1_PA */
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY       /*!< FLASH One Latency cycle */
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 62


 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Return the boot mode as configured by user.
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP BOOT_MODE     LL_SYSCFG_GetBootMode
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FLASH
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SYSTEMFLASH
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FSMC (*)
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SRAM
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetBootMode(void)
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_BOOT_MODE));
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable internal pull-up on USB DP line.
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   USB_PU        LL_SYSCFG_EnableUSBPullUp
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableUSBPullUp(void)
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(SYSCFG->PMC, SYSCFG_PMC_USB_PU);
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable internal pull-up on USB DP line.
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   USB_PU        LL_SYSCFG_DisableUSBPullUp
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableUSBPullUp(void)
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 63


 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(SYSCFG->PMC, SYSCFG_PMC_USB_PU);
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(LCD)
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable decoupling capacitance connection.
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   LCD_CAPA      LL_SYSCFG_EnableLCDCapacitanceConnection
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB2
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB12
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB0
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE11
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE12
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableLCDCapacitanceConnection(uint32_t Pin)
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(SYSCFG->PMC, Pin);
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  DIsable decoupling capacitance connection.
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   LCD_CAPA      LL_SYSCFG_DisableLCDCapacitanceConnection
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB2
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB12
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB0
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE11
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE12
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableLCDCapacitanceConnection(uint32_t Pin)
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(SYSCFG->PMC, Pin);
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* LCD */
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_SetEXTISource\n
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_SetEXTISource\n
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_SetEXTISource\n
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_SetEXTISource\n
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_SetEXTISource\n
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_SetEXTISource\n
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_SetEXTISource\n
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_SetEXTISource\n
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_SetEXTISource\n
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_SetEXTISource\n
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_SetEXTISource\n
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_SetEXTISource\n
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_SetEXTISource\n
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_SetEXTISource\n
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 64


 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_SetEXTISource\n
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_SetEXTISource\n
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_SetEXTISource\n
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_SetEXTISource\n
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_SetEXTISource\n
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_SetEXTISource\n
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_SetEXTISource\n
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_SetEXTISource\n
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_SetEXTISource\n
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_SetEXTISource\n
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_SetEXTISource\n
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_SetEXTISource\n
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_SetEXTISource\n
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_SetEXTISource\n
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_SetEXTISource\n
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_SetEXTISource\n
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_SetEXTISource\n
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_SetEXTISource\n
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_SetEXTISource\n
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_SetEXTISource\n
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_SetEXTISource\n
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_SetEXTISource\n
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_SetEXTISource\n
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_SetEXTISource\n
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_SetEXTISource\n
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_SetEXTISource\n
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_SetEXTISource\n
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_SetEXTISource\n
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_SetEXTISource\n
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_SetEXTISource\n
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_SetEXTISource\n
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_SetEXTISource\n
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_SetEXTISource\n
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_SetEXTISource\n
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 65


 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_GetEXTISource\n
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_GetEXTISource\n
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_GetEXTISource\n
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_GetEXTISource\n
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_GetEXTISource\n
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_GetEXTISource\n
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_GetEXTISource\n
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_GetEXTISource\n
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_GetEXTISource\n
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_GetEXTISource\n
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_GetEXTISource\n
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_GetEXTISource\n
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_GetEXTISource\n
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_GetEXTISource\n
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_GetEXTISource\n
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_GetEXTISource\n
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_GetEXTISource\n
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_GetEXTISource\n
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_GetEXTISource\n
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_GetEXTISource\n
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_GetEXTISource\n
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_GetEXTISource\n
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_GetEXTISource\n
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_GetEXTISource\n
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_GetEXTISource\n
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_GetEXTISource\n
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_GetEXTISource\n
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_GetEXTISource\n
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_GetEXTISource\n
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_GetEXTISource\n
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_GetEXTISource\n
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 66


 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_GetEXTISource\n
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_GetEXTISource\n
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_GetEXTISource\n
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_GetEXTISource\n
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_GetEXTISource\n
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_GetEXTISource\n
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_GetEXTISource\n
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_GetEXTISource\n
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_GetEXTISource\n
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_GetEXTISource\n
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_GetEXTISource\n
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_GetEXTISource\n
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_GetEXTISource\n
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_GetEXTISource\n
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_GetEXTISource\n
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_GetEXTISource\n
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_GetEXTISource\n
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_GetEXTISource\n
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_GetEXTISource\n
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_GetEXTISource\n
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_GetEXTISource\n
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_GetEXTISource\n
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_GetEXTISource\n
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_GetEXTISource\n
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_GetEXTISource\n
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_GetEXTISource\n
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_GetEXTISource\n
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_GetEXTISource\n
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_GetEXTISource\n
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_GetEXTISource\n
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_GetEXTISource\n
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_GetEXTISource\n
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_GetEXTISource
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 67


 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16)) >> POSITION_VAL(Line >> 16)
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Return the device identifier
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note 0x416: Cat.1 device\n
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x429: Cat.2 device\n
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x427: Cat.3 device\n
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x436: Cat.4 device or Cat.3 device(1)\n
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x437: Cat.5 device\n
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       (1) Cat.3 devices: STM32L15xxC or STM3216xxC devices with
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       RPN ending with letter 'A', in WLCSP64 packages or with more then 100 pin.
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Return the device revision identifier
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note This field indicates the revision of the device.
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****           For example, it is read as Cat.1 RevA -> 0x1000, Cat.2 Rev Z -> 0x1018...
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 68


 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Set Trace pin assignment control
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 69


 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get Trace pin assignment control
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP (*)
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 70


 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 902:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
 903:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 904:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 905:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 906:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
 907:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 909:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP (*)
 911:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 913:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 914:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
 915:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 916:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 917:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 918:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
 919:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 920:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
 921:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 923:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
 925:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM9_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM10_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 927:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM11_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
 928:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 929:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP
 930:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP
 931:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP
 932:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 933:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 934:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
 935:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 936:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
 937:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 938:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 939:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 940:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
 941:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM9_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM10_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
 943:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM11_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 71


 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 945:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP
 947:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP
 948:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 949:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 950:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
 951:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 952:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
 953:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 954:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 955:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 956:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 957:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 959:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(COMP_CSR_VREFOUTEN)
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFOUT VREFOUT
 961:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 963:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 964:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 965:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the output of internal reference voltage (VrefInt) on I/O pin.
 966:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   The VrefInt output can be routed to any I/O in group 3:
 967:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *          - For Cat.1 and Cat.2 devices: CH8 (PB0) or CH9 (PB1).
 968:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *          - For Cat.3 devices: CH8 (PB0), CH9 (PB1) or CH0b (PB2).
 969:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *          - For Cat.4 and Cat.5 devices: CH8 (PB0), CH9 (PB1), CH0b (PB2),
 970:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *            CH1b (PF11) or CH2b (PF12).
 971:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         Note: Comparator peripheral clock must be preliminarily enabled.
 972:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *               Refer to function "LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_COMP)".
 973:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         Note: In addition with this macro, VrefInt output buffer must be
 974:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *               connected to the selected I/O pin. Refer to functions
 975:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *               "LL_RI_EnableSwitchControlMode()" and "LL_RI_CloseIOSwitchLinkedToADC()".
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note  VrefInt output enable: Internal reference voltage connected to I/O group 3
 977:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *        VrefInt output disable: Internal reference voltage disconnected from I/O group 3
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll COMP_CSR     VREFOUTEN     LL_VREFOUT_Enable
 979:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 980:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 981:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_VREFOUT_Enable(void)
 982:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 983:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(COMP->CSR, COMP_CSR_VREFOUTEN);
 984:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 985:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 986:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 987:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the output of internal reference voltage (VrefInt) on I/O pin.
 988:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll COMP_CSR     VREFOUTEN     LL_VREFOUT_Disable
 989:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 990:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 991:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_VREFOUT_Disable(void)
 992:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 993:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(COMP->CSR, COMP_CSR_VREFOUTEN);
 994:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 995:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 996:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 997:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Check if output of internal reference voltage (VrefInt) is connected to I/O pin.
 998:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll COMP_CSR     VREFOUTEN     LL_VREFOUT_IsEnabled
 999:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval State of bit (1 or 0).
1000:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 72


1001:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFOUT_IsEnabled(void)
1002:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1003:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return ((READ_BIT(COMP->CSR, COMP_CSR_VREFOUTEN) == COMP_CSR_VREFOUTEN) ? 1UL : 0UL);
1004:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1005:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1006:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1007:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
1008:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1009:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* COMP_CSR_VREFOUTEN */
1010:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1011:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_RI RI
1012:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
1013:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1014:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1015:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1016:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Configures the routing interface to map Input Capture x of TIMx to a selected I/O pin.
1017:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ICR       IC1OS         LL_RI_SetRemapInputCapture_TIM\n
1018:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC2OS         LL_RI_SetRemapInputCapture_TIM\n
1019:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC3OS         LL_RI_SetRemapInputCapture_TIM\n
1020:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC4OS         LL_RI_SetRemapInputCapture_TIM\n
1021:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       TIM           LL_RI_SetRemapInputCapture_TIM\n
1022:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC1           LL_RI_SetRemapInputCapture_TIM\n
1023:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC2           LL_RI_SetRemapInputCapture_TIM\n
1024:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC3           LL_RI_SetRemapInputCapture_TIM\n
1025:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC4           LL_RI_SetRemapInputCapture_TIM
1026:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  TIM_Select This parameter can be one of the following values:
1027:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_NONE
1028:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_TIM2
1029:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_TIM3
1030:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_TIM4
1031:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  InputCaptureChannel This parameter can be one of the following values:
1032:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_1
1033:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_2
1034:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_3
1035:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_4
1036:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Input This parameter can be one of the following values:
1037:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_0
1038:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_1
1039:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_2
1040:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_3
1041:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_4
1042:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_5
1043:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_6
1044:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_7
1045:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_8
1046:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_9
1047:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_10
1048:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_11
1049:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_12 (*)
1050:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_13 (*)
1051:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_14 (*)
1052:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_15 (*)
1053:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1054:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1055:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1056:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1057:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_SetRemapInputCapture_TIM(uint32_t TIM_Select, uint32_t InputCaptureChann
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 73


1058:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1059:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(RI->ICR,
1060:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****              RI_ICR_TIM | (InputCaptureChannel & (RI_ICR_IC4 | RI_ICR_IC3 | RI_ICR_IC2 | RI_ICR_IC1
1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****              TIM_Select | (InputCaptureChannel & (RI_ICR_IC4 | RI_ICR_IC3 | RI_ICR_IC2 | RI_ICR_IC1
1062:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1063:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1064:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1065:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the TIM Input capture remap (select the standard AF)
1066:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ICR       IC1           LL_RI_DisableRemapInputCapture_TIM\n
1067:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC2           LL_RI_DisableRemapInputCapture_TIM\n
1068:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC3           LL_RI_DisableRemapInputCapture_TIM\n
1069:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC4           LL_RI_DisableRemapInputCapture_TIM
1070:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  InputCaptureChannel This parameter can be a combination of the following values:
1071:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_1
1072:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_2
1073:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_3
1074:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_4
1075:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1076:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1077:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_DisableRemapInputCapture_TIM(uint32_t InputCaptureChannel)
1078:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1079:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ICR, (InputCaptureChannel & (RI_ICR_IC4 | RI_ICR_IC3 | RI_ICR_IC2 | RI_ICR_IC1)));
1080:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1081:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1082:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1083:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Close the routing interface Input Output switches linked to ADC.
1084:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     CH            LL_RI_CloseIOSwitchLinkedToADC\n
1085:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR1     VCOMP         LL_RI_CloseIOSwitchLinkedToADC
1086:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1087:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0
1088:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1
1089:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2
1090:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3
1091:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH4
1092:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH5
1093:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6
1094:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7
1095:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8
1096:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9
1097:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10
1098:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11
1099:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12
1100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH13
1101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH14
1102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH15
1103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH18
1104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH19
1105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH20
1106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH21
1107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH22
1108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH23
1109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH24
1110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH25
1111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_VCOMP
1112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH27 (*)
1113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH28 (*)
1114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH29 (*)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 74


1115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH30 (*)
1116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH31 (*)
1117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_CloseIOSwitchLinkedToADC(uint32_t IOSwitch)
1122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(RI->ASCR1, IOSwitch);
1124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Open the routing interface Input Output switches linked to ADC.
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     CH            LL_RI_OpenIOSwitchLinkedToADC\n
1129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR1     VCOMP         LL_RI_OpenIOSwitchLinkedToADC
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0
1132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1
1133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2
1134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3
1135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH4
1136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH5
1137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6
1138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7
1139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8
1140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9
1141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10
1142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11
1143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12
1144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH13
1145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH14
1146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH15
1147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH18
1148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH19
1149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH20
1150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH21
1151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH22
1152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH23
1153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH24
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH25
1155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_VCOMP
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH27 (*)
1157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH28 (*)
1158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH29 (*)
1159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH30 (*)
1160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH31 (*)
1161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_OpenIOSwitchLinkedToADC(uint32_t IOSwitch)
1166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ASCR1, IOSwitch);
1168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the switch control mode.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 75


1172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     SCM           LL_RI_EnableSwitchControlMode
1173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_EnableSwitchControlMode(void)
1176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(RI->ASCR1, RI_ASCR1_SCM);
1178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the switch control mode.
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     SCM           LL_RI_DisableSwitchControlMode
1183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_DisableSwitchControlMode(void)
1186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ASCR1, RI_ASCR1_SCM);
1188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Close the routing interface Input Output switches not linked to ADC.
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR2     GR10_1        LL_RI_CloseIOSwitchNotLinkedToADC\n
1193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_2        LL_RI_CloseIOSwitchNotLinkedToADC\n
1194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_3        LL_RI_CloseIOSwitchNotLinkedToADC\n
1195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_4        LL_RI_CloseIOSwitchNotLinkedToADC\n
1196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_1         LL_RI_CloseIOSwitchNotLinkedToADC\n
1197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_2         LL_RI_CloseIOSwitchNotLinkedToADC\n
1198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_1         LL_RI_CloseIOSwitchNotLinkedToADC\n
1199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_2         LL_RI_CloseIOSwitchNotLinkedToADC\n
1200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_3         LL_RI_CloseIOSwitchNotLinkedToADC\n
1201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_1         LL_RI_CloseIOSwitchNotLinkedToADC\n
1202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_2         LL_RI_CloseIOSwitchNotLinkedToADC\n
1203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_3         LL_RI_CloseIOSwitchNotLinkedToADC\n
1204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_4         LL_RI_CloseIOSwitchNotLinkedToADC\n
1205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH0b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH1b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH2b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH3b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH6b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH7b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH8b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH9b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH10b         LL_RI_CloseIOSwitchNotLinkedToADC\n
1214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH11b         LL_RI_CloseIOSwitchNotLinkedToADC\n
1215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH12b         LL_RI_CloseIOSwitchNotLinkedToADC\n
1216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_3         LL_RI_CloseIOSwitchNotLinkedToADC\n
1217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_4         LL_RI_CloseIOSwitchNotLinkedToADC
1218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_1
1220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_2
1221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_3
1222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_4
1223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_1
1224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_2
1225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_1
1226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_2
1227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_3
1228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_1
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 76


1229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_2
1230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_3
1231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0b (*)
1232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1b (*)
1233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2b (*)
1234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3b (*)
1235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6b (*)
1236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7b (*)
1237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8b (*)
1238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9b (*)
1239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10b (*)
1240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11b (*)
1241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12b (*)
1242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_3
1243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_4
1244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_CloseIOSwitchNotLinkedToADC(uint32_t IOSwitch)
1249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(RI->ASCR2, IOSwitch);
1251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Open the routing interface Input Output switches not linked to ADC.
1255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR2     GR10_1        LL_RI_OpenIOSwitchNotLinkedToADC\n
1256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_2        LL_RI_OpenIOSwitchNotLinkedToADC\n
1257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_3        LL_RI_OpenIOSwitchNotLinkedToADC\n
1258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_4        LL_RI_OpenIOSwitchNotLinkedToADC\n
1259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_1         LL_RI_OpenIOSwitchNotLinkedToADC\n
1260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_2         LL_RI_OpenIOSwitchNotLinkedToADC\n
1261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_1         LL_RI_OpenIOSwitchNotLinkedToADC\n
1262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_2         LL_RI_OpenIOSwitchNotLinkedToADC\n
1263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_3         LL_RI_OpenIOSwitchNotLinkedToADC\n
1264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_1         LL_RI_OpenIOSwitchNotLinkedToADC\n
1265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_2         LL_RI_OpenIOSwitchNotLinkedToADC\n
1266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_3         LL_RI_OpenIOSwitchNotLinkedToADC\n
1267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_4         LL_RI_OpenIOSwitchNotLinkedToADC\n
1268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH0b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH1b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH2b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH3b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH6b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH7b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH8b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH9b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH10b         LL_RI_OpenIOSwitchNotLinkedToADC\n
1277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH11b         LL_RI_OpenIOSwitchNotLinkedToADC\n
1278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH12b         LL_RI_OpenIOSwitchNotLinkedToADC\n
1279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_3         LL_RI_OpenIOSwitchNotLinkedToADC\n
1280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_4         LL_RI_OpenIOSwitchNotLinkedToADC
1281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_1
1283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_2
1284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_3
1285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_4
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 77


1286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_1
1287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_2
1288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_1
1289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_2
1290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_3
1291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_1
1292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_2
1293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_3
1294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0b (*)
1295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1b (*)
1296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2b (*)
1297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3b (*)
1298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6b (*)
1299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7b (*)
1300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8b (*)
1301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9b (*)
1302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10b (*)
1303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11b (*)
1304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12b (*)
1305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_3
1306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_4
1307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_OpenIOSwitchNotLinkedToADC(uint32_t IOSwitch)
1312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ASCR2, IOSwitch);
1314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable Hysteresis of the input schmitt triger of the port X
1318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_HYSCR1    PA            LL_RI_EnableHysteresis\n
1319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PB            LL_RI_EnableHysteresis\n
1320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PC            LL_RI_EnableHysteresis\n
1321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PD            LL_RI_EnableHysteresis\n
1322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PE            LL_RI_EnableHysteresis\n
1323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PF            LL_RI_EnableHysteresis\n
1324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PG            LL_RI_EnableHysteresis\n
1325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PA            LL_RI_EnableHysteresis\n
1326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PB            LL_RI_EnableHysteresis\n
1327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PC            LL_RI_EnableHysteresis\n
1328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PD            LL_RI_EnableHysteresis\n
1329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PE            LL_RI_EnableHysteresis\n
1330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PF            LL_RI_EnableHysteresis\n
1331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PG            LL_RI_EnableHysteresis\n
1332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PA            LL_RI_EnableHysteresis\n
1333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PB            LL_RI_EnableHysteresis\n
1334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PC            LL_RI_EnableHysteresis\n
1335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PD            LL_RI_EnableHysteresis\n
1336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PE            LL_RI_EnableHysteresis\n
1337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PF            LL_RI_EnableHysteresis\n
1338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PG            LL_RI_EnableHysteresis\n
1339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PA            LL_RI_EnableHysteresis\n
1340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PB            LL_RI_EnableHysteresis\n
1341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PC            LL_RI_EnableHysteresis\n
1342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PD            LL_RI_EnableHysteresis\n
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 78


1343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PE            LL_RI_EnableHysteresis\n
1344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PF            LL_RI_EnableHysteresis\n
1345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PG            LL_RI_EnableHysteresis
1346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_A
1348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_B
1349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_C
1350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_D
1351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_E (*)
1352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_F (*)
1353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_G (*)
1354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_EnableHysteresis(uint32_t Port, uint32_t Pin)
1377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->HYSCR1) + (Port >> 1U));
1379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin << (16U * (Port & 1U)));
1380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable Hysteresis of the input schmitt triger of the port X
1384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_HYSCR1    PA            LL_RI_DisableHysteresis\n
1385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PB            LL_RI_DisableHysteresis\n
1386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PC            LL_RI_DisableHysteresis\n
1387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PD            LL_RI_DisableHysteresis\n
1388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PE            LL_RI_DisableHysteresis\n
1389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PF            LL_RI_DisableHysteresis\n
1390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PG            LL_RI_DisableHysteresis\n
1391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PA            LL_RI_DisableHysteresis\n
1392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PB            LL_RI_DisableHysteresis\n
1393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PC            LL_RI_DisableHysteresis\n
1394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PD            LL_RI_DisableHysteresis\n
1395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PE            LL_RI_DisableHysteresis\n
1396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PF            LL_RI_DisableHysteresis\n
1397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PG            LL_RI_DisableHysteresis\n
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PA            LL_RI_DisableHysteresis\n
1399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PB            LL_RI_DisableHysteresis\n
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 79


1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PC            LL_RI_DisableHysteresis\n
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PD            LL_RI_DisableHysteresis\n
1402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PE            LL_RI_DisableHysteresis\n
1403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PF            LL_RI_DisableHysteresis\n
1404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PG            LL_RI_DisableHysteresis\n
1405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PA            LL_RI_DisableHysteresis\n
1406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PB            LL_RI_DisableHysteresis\n
1407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PC            LL_RI_DisableHysteresis\n
1408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PD            LL_RI_DisableHysteresis\n
1409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PE            LL_RI_DisableHysteresis\n
1410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PF            LL_RI_DisableHysteresis\n
1411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PG            LL_RI_DisableHysteresis
1412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_A
1414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_B
1415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_C
1416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_D
1417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_E (*)
1418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_F (*)
1419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_G (*)
1420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_DisableHysteresis(uint32_t Port, uint32_t Pin)
1443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->HYSCR1) + ((Port >> 1U) << 2U));
1445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin << (16U * (Port & 1U)));
1446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASMR1_PA)
1449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Control analog switches of port X through the ADC interface or RI_ASCRx registers.
1451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASMR1     PA            LL_RI_ControlSwitchByADC\n
1452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PB            LL_RI_ControlSwitchByADC\n
1453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PC            LL_RI_ControlSwitchByADC\n
1454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PF            LL_RI_ControlSwitchByADC\n
1455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PG            LL_RI_ControlSwitchByADC\n
1456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PA            LL_RI_ControlSwitchByADC\n
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 80


1457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PB            LL_RI_ControlSwitchByADC\n
1458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PC            LL_RI_ControlSwitchByADC\n
1459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PF            LL_RI_ControlSwitchByADC\n
1460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PG            LL_RI_ControlSwitchByADC\n
1461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PA            LL_RI_ControlSwitchByADC\n
1462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PB            LL_RI_ControlSwitchByADC\n
1463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PC            LL_RI_ControlSwitchByADC\n
1464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PF            LL_RI_ControlSwitchByADC\n
1465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PG            LL_RI_ControlSwitchByADC\n
1466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PA            LL_RI_ControlSwitchByADC\n
1467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PB            LL_RI_ControlSwitchByADC\n
1468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PC            LL_RI_ControlSwitchByADC\n
1469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PF            LL_RI_ControlSwitchByADC\n
1470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PG            LL_RI_ControlSwitchByADC\n
1471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PA            LL_RI_ControlSwitchByADC\n
1472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PB            LL_RI_ControlSwitchByADC\n
1473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PC            LL_RI_ControlSwitchByADC\n
1474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PF            LL_RI_ControlSwitchByADC\n
1475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PG            LL_RI_ControlSwitchByADC
1476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_ControlSwitchByADC(uint32_t Port, uint32_t Pin)
1505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->ASMR1) + ((Port * 3U) << 2));
1507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin);
1508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASMR1_PA */
1510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASMR1_PA)
1512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Control analog switches of port X by the timer OC.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 81


1514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASMR1     PA            LL_RI_ControlSwitchByTIM\n
1515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PB            LL_RI_ControlSwitchByTIM\n
1516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PC            LL_RI_ControlSwitchByTIM\n
1517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PF            LL_RI_ControlSwitchByTIM\n
1518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PG            LL_RI_ControlSwitchByTIM\n
1519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PA            LL_RI_ControlSwitchByTIM\n
1520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PB            LL_RI_ControlSwitchByTIM\n
1521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PC            LL_RI_ControlSwitchByTIM\n
1522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PF            LL_RI_ControlSwitchByTIM\n
1523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PG            LL_RI_ControlSwitchByTIM\n
1524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PA            LL_RI_ControlSwitchByTIM\n
1525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PB            LL_RI_ControlSwitchByTIM\n
1526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PC            LL_RI_ControlSwitchByTIM\n
1527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PF            LL_RI_ControlSwitchByTIM\n
1528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PG            LL_RI_ControlSwitchByTIM\n
1529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PA            LL_RI_ControlSwitchByTIM\n
1530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PB            LL_RI_ControlSwitchByTIM\n
1531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PC            LL_RI_ControlSwitchByTIM\n
1532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PF            LL_RI_ControlSwitchByTIM\n
1533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PG            LL_RI_ControlSwitchByTIM\n
1534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PA            LL_RI_ControlSwitchByTIM\n
1535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PB            LL_RI_ControlSwitchByTIM\n
1536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PC            LL_RI_ControlSwitchByTIM\n
1537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PF            LL_RI_ControlSwitchByTIM\n
1538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PG            LL_RI_ControlSwitchByTIM
1539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_ControlSwitchByTIM(uint32_t Port, uint32_t Pin)
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->ASMR1) + ((Port * 3U) << 2));
1570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin);
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 82


1571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASMR1_PA */
1573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CMR1_PA)
1575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Mask the input of port X during the capacitive sensing acquisition.
1577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CMR1      PA            LL_RI_MaskChannelDuringAcquisition\n
1578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PB            LL_RI_MaskChannelDuringAcquisition\n
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PC            LL_RI_MaskChannelDuringAcquisition\n
1580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PF            LL_RI_MaskChannelDuringAcquisition\n
1581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PG            LL_RI_MaskChannelDuringAcquisition\n
1582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PA            LL_RI_MaskChannelDuringAcquisition\n
1583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PB            LL_RI_MaskChannelDuringAcquisition\n
1584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PC            LL_RI_MaskChannelDuringAcquisition\n
1585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PF            LL_RI_MaskChannelDuringAcquisition\n
1586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PG            LL_RI_MaskChannelDuringAcquisition\n
1587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PA            LL_RI_MaskChannelDuringAcquisition\n
1588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PB            LL_RI_MaskChannelDuringAcquisition\n
1589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PC            LL_RI_MaskChannelDuringAcquisition\n
1590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PF            LL_RI_MaskChannelDuringAcquisition\n
1591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PG            LL_RI_MaskChannelDuringAcquisition\n
1592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PA            LL_RI_MaskChannelDuringAcquisition\n
1593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PB            LL_RI_MaskChannelDuringAcquisition\n
1594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PC            LL_RI_MaskChannelDuringAcquisition\n
1595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PF            LL_RI_MaskChannelDuringAcquisition\n
1596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PG            LL_RI_MaskChannelDuringAcquisition\n
1597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PA            LL_RI_MaskChannelDuringAcquisition\n
1598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PB            LL_RI_MaskChannelDuringAcquisition\n
1599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PC            LL_RI_MaskChannelDuringAcquisition\n
1600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PF            LL_RI_MaskChannelDuringAcquisition\n
1601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PG            LL_RI_MaskChannelDuringAcquisition
1602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 83


1628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_MaskChannelDuringAcquisition(uint32_t Port, uint32_t Pin)
1631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CMR1) + ((Port * 3U) << 2));
1633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin);
1634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CMR1_PA */
1636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CMR1_PA)
1638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Unmask the input of port X during the capacitive sensing acquisition.
1640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CMR1      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PG            LL_RI_UnmaskChannelDuringAcquisition
1665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 84


1685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_UnmaskChannelDuringAcquisition(uint32_t Port, uint32_t Pin)
1694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CMR1) + ((Port * 3U) << 2));
1696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin);
1697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CMR1_PA */
1699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CICR1_PA)
1701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Identify channel for timer input capture
1703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CICR1     PA            LL_RI_IdentifyChannelIO\n
1704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PB            LL_RI_IdentifyChannelIO\n
1705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PC            LL_RI_IdentifyChannelIO\n
1706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PF            LL_RI_IdentifyChannelIO\n
1707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PG            LL_RI_IdentifyChannelIO\n
1708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PA            LL_RI_IdentifyChannelIO\n
1709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PB            LL_RI_IdentifyChannelIO\n
1710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PC            LL_RI_IdentifyChannelIO\n
1711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PF            LL_RI_IdentifyChannelIO\n
1712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PG            LL_RI_IdentifyChannelIO\n
1713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PA            LL_RI_IdentifyChannelIO\n
1714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PB            LL_RI_IdentifyChannelIO\n
1715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PC            LL_RI_IdentifyChannelIO\n
1716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PF            LL_RI_IdentifyChannelIO\n
1717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PG            LL_RI_IdentifyChannelIO\n
1718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PA            LL_RI_IdentifyChannelIO\n
1719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PB            LL_RI_IdentifyChannelIO\n
1720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PC            LL_RI_IdentifyChannelIO\n
1721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PF            LL_RI_IdentifyChannelIO\n
1722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PG            LL_RI_IdentifyChannelIO\n
1723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PA            LL_RI_IdentifyChannelIO\n
1724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PB            LL_RI_IdentifyChannelIO\n
1725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PC            LL_RI_IdentifyChannelIO\n
1726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PF            LL_RI_IdentifyChannelIO\n
1727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PG            LL_RI_IdentifyChannelIO
1728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 85


1742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_IdentifyChannelIO(uint32_t Port, uint32_t Pin)
1757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CICR1) + ((Port * 3U) << 2));
1759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin);
1760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CICR1_PA */
1762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CICR1_PA)
1764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Identify sampling capacitor for timer input capture
1766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CICR1     PA            LL_RI_IdentifySamplingCapacitorIO\n
1767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PB            LL_RI_IdentifySamplingCapacitorIO\n
1768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PC            LL_RI_IdentifySamplingCapacitorIO\n
1769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PF            LL_RI_IdentifySamplingCapacitorIO\n
1770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PG            LL_RI_IdentifySamplingCapacitorIO\n
1771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PA            LL_RI_IdentifySamplingCapacitorIO\n
1772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PB            LL_RI_IdentifySamplingCapacitorIO\n
1773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PC            LL_RI_IdentifySamplingCapacitorIO\n
1774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PF            LL_RI_IdentifySamplingCapacitorIO\n
1775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PG            LL_RI_IdentifySamplingCapacitorIO\n
1776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PA            LL_RI_IdentifySamplingCapacitorIO\n
1777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PB            LL_RI_IdentifySamplingCapacitorIO\n
1778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PC            LL_RI_IdentifySamplingCapacitorIO\n
1779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PF            LL_RI_IdentifySamplingCapacitorIO\n
1780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PG            LL_RI_IdentifySamplingCapacitorIO\n
1781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PA            LL_RI_IdentifySamplingCapacitorIO\n
1782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PB            LL_RI_IdentifySamplingCapacitorIO\n
1783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PC            LL_RI_IdentifySamplingCapacitorIO\n
1784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PF            LL_RI_IdentifySamplingCapacitorIO\n
1785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PG            LL_RI_IdentifySamplingCapacitorIO\n
1786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PA            LL_RI_IdentifySamplingCapacitorIO\n
1787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PB            LL_RI_IdentifySamplingCapacitorIO\n
1788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PC            LL_RI_IdentifySamplingCapacitorIO\n
1789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PF            LL_RI_IdentifySamplingCapacitorIO\n
1790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PG            LL_RI_IdentifySamplingCapacitorIO
1791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 86


1799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_IdentifySamplingCapacitorIO(uint32_t Port, uint32_t Pin)
1820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CICR1) + ((Port * 3U) << 2));
1822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin);
1823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CICR1_PA */
1825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
1828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
1832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Set FLASH Latency
1836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   Latetency can be modified only when ACC64 is set. (through function @ref LL_FLASH_Enabl
1837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
1846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get FLASH Latency
1850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 87


1856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
1858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable Prefetch
1862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   Prefetch can be enabled only when ACC64 is set. (through function @ref LL_FLASH_Enable6
1863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_EnablePrefetch
1864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
1867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
1869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable Prefetch
1873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   Prefetch can be disabled only when ACC64 is set. (through function @ref LL_FLASH_Enable
1874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_DisablePrefetch
1875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
1878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
1880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Check if Prefetch buffer is enabled
1884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_IsPrefetchEnabled
1885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval State of bit (1 or 0).
1886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
1888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == FLASH_ACR_PRFTEN) ? 1UL : 0UL);
1890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable 64-bit access
1894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    ACC64         LL_FLASH_Enable64bitAccess
1895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_Enable64bitAccess(void)
 158              		.loc 4 1897 22 view .LVU22
 159              	.LBB63:
1898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ACC64);
 160              		.loc 4 1899 3 view .LVU23
 161 0002 324B     		ldr	r3, .L14
 162 0004 1A68     		ldr	r2, [r3]
 163 0006 42F00402 		orr	r2, r2, #4
 164 000a 1A60     		str	r2, [r3]
 165              	.LBE63:
 166              	.LBE62:
 177:Core/Src/main.c **** 
 167              		.loc 1 177 3 view .LVU24
 168              	.LVL1:
 169              	.LBB64:
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 88


 170              	.LBI64:
1843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 171              		.loc 4 1843 22 view .LVU25
 172              	.LBB65:
1845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 173              		.loc 4 1845 3 view .LVU26
 174 000c 1A68     		ldr	r2, [r3]
 175 000e 42F00102 		orr	r2, r2, #1
 176 0012 1A60     		str	r2, [r3]
 177              	.LVL2:
1845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 178              		.loc 4 1845 3 is_stmt 0 view .LVU27
 179              	.LBE65:
 180              	.LBE64:
 179:Core/Src/main.c ****   {
 181              		.loc 1 179 3 is_stmt 1 view .LVU28
 182              	.LBB66:
 183              	.LBI66:
1855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 184              		.loc 4 1855 26 view .LVU29
 185              	.LBB67:
1857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 186              		.loc 4 1857 3 view .LVU30
1857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 187              		.loc 4 1857 21 is_stmt 0 view .LVU31
 188 0014 1B68     		ldr	r3, [r3]
 189              	.LBE67:
 190              	.LBE66:
 179:Core/Src/main.c ****   {
 191              		.loc 1 179 5 view .LVU32
 192 0016 13F0010F 		tst	r3, #1
 193 001a 54D0     		beq	.L13
 194              	.L8:
 183:Core/Src/main.c ****   LL_RCC_HSI_Enable();
 195              		.loc 1 183 3 is_stmt 1 view .LVU33
 196              	.LVL3:
 197              	.LBB68:
 198              	.LBI68:
 199              		.file 5 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @file    stm32l1xx_ll_pwr.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   ******************************************************************************
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 89


  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #ifndef __STM32L1xx_LL_PWR_H
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define __STM32L1xx_LL_PWR_H
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #ifdef __cplusplus
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** extern "C" {
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #include "stm32l1xx.h"
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @addtogroup STM32L1xx_LL_Driver
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR)
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector outpu
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CSR_VREFINTRDYF)
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_VREFINTRDYF             PWR_CSR_VREFINTRDYF    /*!< VREFINT ready flag */
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CSR_VREFINTRDYF */
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_VOS                     PWR_CSR_VOSF           /*!< Voltage scaling select flag 
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_REGLPF                  PWR_CSR_REGLPF         /*!< Regulator low power flag */
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 90


  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0)                   /*!< 1.8V (range 1) */
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)                   /*!< 1.5V (range 2) */
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0 | PWR_CR_VOS_1)    /*!< 1.2V (range 3) */
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR Mode Power
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_MODE_STOP                      0x00000000U                    /*!< Enter Stop mode w
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mod
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_LP_MODES  Regulator Mode In Low Power Modes
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_MAIN           0x00000000U        /*!< Voltage Regulator in main mode d
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_LOW_POWER      (PWR_CR_LPSDSR)    /*!< Voltage Regulator in low-power m
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CR_LPDS)
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****  * @{
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****  */
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage Regulator in main mode du
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage Regulator in low-power mo
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CR_LPDS */
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected b
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected b
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected b
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected b
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected b
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected b
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected b
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 91


 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< External input analog voltag
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC13 */
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PE6 or PA2 acco
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval Register value
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 92


 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Switch the Regulator from main mode to low-power mode
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_EnableLowPowerRunMode
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   Remind to set the Regulator to low power before enabling
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         LowPower run mode (bit @ref LL_PWR_REGU_LPMODES_LOW_POWER).
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Switch the Regulator from low-power mode to main mode
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_DisableLowPowerRunMode
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Check if the Regulator is in low-power mode
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_IsEnabledLowPowerRunMode
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR, PWR_CR_LPRUN) == PWR_CR_LPRUN) ? 1UL : 0UL);
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set voltage Regulator to low-power and switch from
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         run main mode to run low-power mode.
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_EnterLowPowerRunMode\n
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_EnterLowPowerRunMode
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_LOW_POWER);
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_EnableLowPowerRunMode();
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPSDSR); /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_LOW_POWER) */
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);  /* => LL_PWR_EnableLowPowerRunMode() */
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set voltage Regulator to main and switch from
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 93


 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         run main mode to low-power mode.
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_ExitLowPowerRunMode\n
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_ExitLowPowerRunMode
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_DisableLowPowerRunMode();
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_MAIN);
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);   /* => LL_PWR_DisableLowPowerRunMode() */
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPSDSR);  /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_MAIN) */
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set the main internal Regulator output voltage
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 200              		.loc 5 272 22 view .LVU34
 201              	.LBB69:
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 202              		.loc 5 274 3 view .LVU35
 203 001c 2C4A     		ldr	r2, .L14+4
 204 001e 1368     		ldr	r3, [r2]
 205 0020 23F4C053 		bic	r3, r3, #6144
 206 0024 43F40063 		orr	r3, r3, #2048
 207 0028 1360     		str	r3, [r2]
 208              	.LVL4:
 209              		.loc 5 274 3 is_stmt 0 view .LVU36
 210              	.LBE69:
 211              	.LBE68:
 184:Core/Src/main.c **** 
 212              		.loc 1 184 3 is_stmt 1 view .LVU37
 213              	.LBB70:
 214              	.LBI70:
 215              		.file 6 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @file    stm32l1xx_ll_rcc.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * <h2><center>&copy; Copyright(c) 2017 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 94


  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #ifndef __STM32L1xx_LL_RCC_H
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __STM32L1xx_LL_RCC_H
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #include "stm32l1xx.h"
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @addtogroup STM32L1xx_LL_Driver
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC)
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** typedef struct
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 95


  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *           HW set-up.
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* HSE_VALUE */
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* HSI_VALUE */
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* LSE_VALUE */
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LSI_VALUE    37000U    /*!< Value of the LSI oscillator in Hz */
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* LSI_VALUE */
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_MSIRDYC                RCC_CIR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSECSSC                RCC_CIR_LSECSSC     /*!< LSE Clock Security System Interr
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 96


 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_MSIRDYF                RCC_CIR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSECSSF                RCC_CIR_LSECSSF    /*!< LSE Clock Security System Interru
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       /*!< Clock Security System Interrupt f
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_MSIRDYIE               RCC_CIR_MSIRDYIE      /*!< MSI Ready Interrupt Enable */
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSECSSIE               RCC_CIR_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSE_DIV RTC HSE Prescaler
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2               0x00000000U          /*!< HSE is divided by 2 for RTC cl
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0      /*!< HSE is divided by 4 for RTC cl
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1      /*!< HSE is divided by 8 for RTC cl
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE        /*!< HSE is divided by 16 for RTC c
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_ICSCR_MSIRANGE_0  /*!< MSI = 65.536 KHz */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_ICSCR_MSIRANGE_1  /*!< MSI = 131.072 KHz*/
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_ICSCR_MSIRANGE_2  /*!< MSI = 262.144 KHz */
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_ICSCR_MSIRANGE_3  /*!< MSI = 524.288 KHz */
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_ICSCR_MSIRANGE_4  /*!< MSI = 1.048 MHz */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 97


 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_ICSCR_MSIRANGE_5  /*!< MSI = 2.097 MHz */
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_ICSCR_MSIRANGE_6  /*!< MSI = 4.194 MHz */
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    /*!< MSI selection as system clock */
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   /*!< MSI used as system clock */
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 98


 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_MSI          /*!< MSI selection as MCO s
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           RCC_CFGR_MCOSEL_PLL          /*!< PLLCLK selection as MC
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1  /*!< MCO Clock divided by 1  */
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2  /*!< MCO Clock divided by 2  */
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4  /*!< MCO Clock divided by 4  */
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8  /*!< MCO Clock divided by 8  */
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CSR_RTCSEL_LSE            /*!< LSE oscillator clock 
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CSR_RTCSEL_LSI            /*!< LSI oscillator clock 
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_CSR_RTCSEL_HSE            /*!< HSE oscillator clock 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 99


 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****                                                                              (selection through @re
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock * 3  */
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock * 4  */
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock * 6  */
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock * 8  */
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12 /*!< PLL input clock * 12 */
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16 /*!< PLL input clock * 16 */
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_24                  RCC_CFGR_PLLMUL24 /*!< PLL input clock * 24 */
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_32                  RCC_CFGR_PLLMUL32 /*!< PLL input clock * 32 */
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_48                  RCC_CFGR_PLLMUL48 /*!< PLL input clock * 48 */
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_DIV PLL division factor
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_2                   RCC_CFGR_PLLDIV2 /*!< PLL clock output = PLLVCO / 2 */
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_3                   RCC_CFGR_PLLDIV3 /*!< PLL clock output = PLLVCO / 3 */
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_4                   RCC_CFGR_PLLDIV4 /*!< PLL clock output = PLLVCO / 4 */
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI                           /*!< HSI c
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE                           /*!< HSE c
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 100


 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Register value
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetMultiplicator (),
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetDivider ());
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __PLLDIV__ This parameter can be one of the following values:
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__,  __PLLDIV__) ((__INPUTFREQ__) * (PLLMu
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 101


 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange())
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) ((32768U * ( 1UL << (((__MSIRANGE__) >> RCC_ICSCR_MSIR
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 102


 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable the Clock Security System.
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Cannot be disabled in HSE is ready (only by hardware)
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_DisableCSS
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 103


 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure the RTC prescaler (divider)
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_SetRTC_HSEPrescaler
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Div This parameter can be one of the following values:
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Div)
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, Div);
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get the RTC divider (prescaler)
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_GetRTC_HSEPrescaler
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 104


 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 216              		.loc 6 592 22 view .LVU38
 217              	.LBB71:
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 218              		.loc 6 594 3 view .LVU39
 219 002a 02F5E432 		add	r2, r2, #116736
 220 002e 1368     		ldr	r3, [r2]
 221 0030 43F00103 		orr	r3, r3, #1
 222 0034 1360     		str	r3, [r2]
 223              	.L9:
 224              	.LBE71:
 225              	.LBE70:
 190:Core/Src/main.c ****   LL_RCC_HSI_SetCalibTrimming(16);
 226              		.loc 1 190 3 discriminator 1 view .LVU40
 227              	.LBB72:
 228              	.LBI72:
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 229              		.loc 6 612 26 discriminator 1 view .LVU41
 230              	.LBB73:
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 231              		.loc 6 614 3 discriminator 1 view .LVU42
 232              		.loc 6 614 12 is_stmt 0 discriminator 1 view .LVU43
 233 0036 274B     		ldr	r3, .L14+8
 234 0038 1B68     		ldr	r3, [r3]
 235              		.loc 6 614 69 discriminator 1 view .LVU44
 236 003a 13F0020F 		tst	r3, #2
 237 003e FAD0     		beq	.L9
 238              	.LBE73:
 239              	.LBE72:
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 105


 191:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_4, LL_RCC_PLL_DIV_2);
 240              		.loc 1 191 3 is_stmt 1 view .LVU45
 241              	.LVL5:
 242              	.LBB74:
 243              	.LBI74:
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 244              		.loc 6 638 22 view .LVU46
 245              	.LBB75:
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 246              		.loc 6 640 3 view .LVU47
 247 0040 244B     		ldr	r3, .L14+8
 248 0042 5A68     		ldr	r2, [r3, #4]
 249 0044 22F4F852 		bic	r2, r2, #7936
 250 0048 42F48052 		orr	r2, r2, #4096
 251 004c 5A60     		str	r2, [r3, #4]
 252              	.LVL6:
 253              		.loc 6 640 3 is_stmt 0 view .LVU48
 254              	.LBE75:
 255              	.LBE74:
 192:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 256              		.loc 1 192 3 is_stmt 1 view .LVU49
 257              	.LBB76:
 258              	.LBI76:
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 106


 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Enable
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEON);
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Disable
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON);
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_EnableBypass
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEBYP);
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_DisableBypass
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP);
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSON      LL_RCC_LSE_EnableCSS
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 107


 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON);
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note   Clock security system can be disabled only after a LSE
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         failure detection. In that case it MUST be disabled by software.
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSECSSON      LL_RCC_LSE_DisableCSS
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON);
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSERDY        LL_RCC_LSE_IsReady
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSD       LL_RCC_LSE_IsCSSDetected
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSECSSD) == RCC_CSR_LSECSSD) ? 1UL : 0UL);
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 108


 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 109


 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_SetRange
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_GetRange
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 110


 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure the system clock source
 902:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
 903:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
 904:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
 905:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
 906:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
 907:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 909:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
 911:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 913:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 914:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 915:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 916:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get the system clock source
 917:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
 918:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 919:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
 920:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
 921:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
 923:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
 925:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 927:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 928:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 929:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 930:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set AHB prescaler
 931:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
 932:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
 933:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 934:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 935:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 111


 936:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 937:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 938:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 939:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 940:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 941:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 943:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
 945:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 947:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 948:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 949:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 950:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
 951:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
 952:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
 953:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 954:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 955:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 956:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 957:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 959:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
 961:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 963:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 964:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 965:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 966:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
 967:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
 968:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
 969:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 970:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 971:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 972:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 973:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 974:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 975:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
 977:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 979:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 980:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 981:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 982:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get AHB prescaler
 983:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
 984:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 985:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 986:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 987:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 988:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 989:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 990:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 991:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 992:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 112


 993:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 994:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 995:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
 996:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 997:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 998:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 999:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1000:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1001:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1002:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1003:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1004:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1005:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1006:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1007:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1008:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1009:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1010:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1011:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1012:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1013:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1014:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1015:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1016:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1017:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1018:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1019:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1020:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1021:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1022:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1023:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1024:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1025:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1026:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1027:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1028:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1029:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1030:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1031:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
1032:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1033:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1034:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1035:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
1036:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1037:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1038:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1039:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure MCOx
1040:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1041:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1042:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1043:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1044:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1045:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1046:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
1047:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1048:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1049:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 113


1050:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1051:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1052:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1053:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1054:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1055:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1056:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1057:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1058:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1059:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1060:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1062:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1063:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1064:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1065:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
1066:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1067:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1068:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1069:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1070:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1071:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
1072:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1073:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1074:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1075:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1076:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
1077:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1078:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       set). The RTCRST bit can be used to reset them.
1079:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_SetRTCClockSource
1080:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1081:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1082:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1083:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1084:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1085:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1086:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1087:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1088:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1089:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_RTCSEL, Source);
1090:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1091:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1092:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1093:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1094:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_GetRTCClockSource
1095:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1096:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1097:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1098:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1099:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RTCSEL));
1104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 114


1107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable RTC
1108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_EnableRTC
1109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCEN);
1114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable RTC
1118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_DisableRTC
1119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
1122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCEN);
1124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_IsEnabledRTC
1129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
1132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RTCEN) == RCC_CSR_RTCEN) ? 1UL : 0UL);
1134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
1138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ForceBackupDomainReset
1139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
1142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCRST);
1144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
1148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ReleaseBackupDomainReset
1149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
1152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCRST);
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
1158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
1161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
1162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 115


1164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable PLL
1166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
1170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
1172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable PLL
1176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
1177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
1178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
1181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
1183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if PLL Ready
1187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
1188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
1191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
1193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
1197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
1198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
1199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         CFGR         PLLDIV        LL_RCC_PLL_ConfigDomain_SYS
1200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
1202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
1203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
1204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
1205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
1206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
1207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
1208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
1209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
1210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
1211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
1212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
1213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
1214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
1215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
1216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
1217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
 259              		.loc 6 1219 22 view .LVU50
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 116


 260              	.LBB77:
1220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL | RCC_CFGR_PLLDIV, Source | PLLMul | PLLD
 261              		.loc 6 1221 3 view .LVU51
 262 004e 9A68     		ldr	r2, [r3, #8]
 263 0050 22F47D02 		bic	r2, r2, #16580608
 264 0054 42F48802 		orr	r2, r2, #4456448
 265 0058 9A60     		str	r2, [r3, #8]
 266              	.LVL7:
 267              		.loc 6 1221 3 is_stmt 0 view .LVU52
 268              	.LBE77:
 269              	.LBE76:
 193:Core/Src/main.c **** 
 270              		.loc 1 193 3 is_stmt 1 view .LVU53
 271              	.LBB78:
 272              	.LBI78:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 273              		.loc 6 1169 22 view .LVU54
 274              	.LBB79:
1171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 275              		.loc 6 1171 3 view .LVU55
 276 005a 1A68     		ldr	r2, [r3]
 277 005c 42F08072 		orr	r2, r2, #16777216
 278 0060 1A60     		str	r2, [r3]
 279              	.L10:
 280              	.LBE79:
 281              	.LBE78:
 199:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 282              		.loc 1 199 3 discriminator 1 view .LVU56
 283              	.LBB80:
 284              	.LBI80:
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 285              		.loc 6 1190 26 discriminator 1 view .LVU57
 286              	.LBB81:
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 287              		.loc 6 1192 3 discriminator 1 view .LVU58
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 288              		.loc 6 1192 12 is_stmt 0 discriminator 1 view .LVU59
 289 0062 1C4B     		ldr	r3, .L14+8
 290 0064 1B68     		ldr	r3, [r3]
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 291              		.loc 6 1192 69 discriminator 1 view .LVU60
 292 0066 13F0007F 		tst	r3, #33554432
 293 006a FAD0     		beq	.L10
 294              	.LBE81:
 295              	.LBE80:
 200:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 296              		.loc 1 200 3 is_stmt 1 view .LVU61
 297              	.LVL8:
 298              	.LBB82:
 299              	.LBI82:
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 300              		.loc 6 944 22 view .LVU62
 301              	.LBB83:
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 302              		.loc 6 946 3 view .LVU63
 303 006c 194B     		ldr	r3, .L14+8
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 117


 304 006e 9A68     		ldr	r2, [r3, #8]
 305 0070 22F0F002 		bic	r2, r2, #240
 306 0074 9A60     		str	r2, [r3, #8]
 307              	.LVL9:
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 308              		.loc 6 946 3 is_stmt 0 view .LVU64
 309              	.LBE83:
 310              	.LBE82:
 201:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 311              		.loc 1 201 3 is_stmt 1 view .LVU65
 312              	.LBB84:
 313              	.LBI84:
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 314              		.loc 6 960 22 view .LVU66
 315              	.LBB85:
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 316              		.loc 6 962 3 view .LVU67
 317 0076 9A68     		ldr	r2, [r3, #8]
 318 0078 22F4E062 		bic	r2, r2, #1792
 319 007c 9A60     		str	r2, [r3, #8]
 320              	.LVL10:
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 321              		.loc 6 962 3 is_stmt 0 view .LVU68
 322              	.LBE85:
 323              	.LBE84:
 202:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 324              		.loc 1 202 3 is_stmt 1 view .LVU69
 325              	.LBB86:
 326              	.LBI86:
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 327              		.loc 6 976 22 view .LVU70
 328              	.LBB87:
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 329              		.loc 6 978 3 view .LVU71
 330 007e 9A68     		ldr	r2, [r3, #8]
 331 0080 22F46052 		bic	r2, r2, #14336
 332 0084 42F40052 		orr	r2, r2, #8192
 333 0088 9A60     		str	r2, [r3, #8]
 334              	.LVL11:
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 335              		.loc 6 978 3 is_stmt 0 view .LVU72
 336              	.LBE87:
 337              	.LBE86:
 203:Core/Src/main.c **** 
 338              		.loc 1 203 3 is_stmt 1 view .LVU73
 339              	.LBB88:
 340              	.LBI88:
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 341              		.loc 6 910 22 view .LVU74
 342              	.LBB89:
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 343              		.loc 6 912 3 view .LVU75
 344 008a 9A68     		ldr	r2, [r3, #8]
 345 008c 42F00302 		orr	r2, r2, #3
 346 0090 9A60     		str	r2, [r3, #8]
 347              	.L11:
 348              	.LBE89:
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 118


 349              	.LBE88:
 209:Core/Src/main.c **** 
 350              		.loc 1 209 3 discriminator 1 view .LVU76
 351              	.LBB90:
 352              	.LBI90:
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 353              		.loc 6 924 26 discriminator 1 view .LVU77
 354              	.LBB91:
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 355              		.loc 6 926 3 discriminator 1 view .LVU78
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 356              		.loc 6 926 21 is_stmt 0 discriminator 1 view .LVU79
 357 0092 104B     		ldr	r3, .L14+8
 358 0094 9B68     		ldr	r3, [r3, #8]
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 359              		.loc 6 926 10 discriminator 1 view .LVU80
 360 0096 03F00C03 		and	r3, r3, #12
 361              	.LBE91:
 362              	.LBE90:
 206:Core/Src/main.c ****   {
 363              		.loc 1 206 8 discriminator 1 view .LVU81
 364 009a 0C2B     		cmp	r3, #12
 365 009c F9D1     		bne	.L11
 211:Core/Src/main.c **** 
 366              		.loc 1 211 3 is_stmt 1 view .LVU82
 367 009e 0E4C     		ldr	r4, .L14+12
 368 00a0 2046     		mov	r0, r4
 369 00a2 FFF7FEFF 		bl	LL_Init1msTick
 370              	.LVL12:
 213:Core/Src/main.c ****   LL_SetSystemCoreClock(32000000);
 371              		.loc 1 213 3 view .LVU83
 372              	.LBB92:
 373              	.LBI92:
 374              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @file    stm32l1xx_ll_cortex.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   @verbatim
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   ==============================================================================
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****                      ##### How to use this driver #####
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   ==============================================================================
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****     [..]
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****     used by user:
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****       (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****           functions
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   @endverbatim
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   ******************************************************************************
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @attention
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 119


  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * All rights reserved.</center></h2>
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * the "License"; You may not use this file except in compliance with the
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * License. You may obtain a copy of the License at:
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *                        opensource.org/licenses/BSD-3-Clause
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   ******************************************************************************
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #ifndef __STM32L1xx_LL_CORTEX_H
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define __STM32L1xx_LL_CORTEX_H
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #ifdef __cplusplus
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** extern "C" {
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #endif
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #include "stm32l1xx.h"
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @addtogroup STM32L1xx_LL_Driver
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 120


  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #if __MPU_PRESENT
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 121


 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 122


 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @}
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @{
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** {
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** }
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @retval None
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 375              		.loc 7 243 22 view .LVU84
 376              	.LBB93:
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** {
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 377              		.loc 7 245 3 view .LVU85
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   {
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 378              		.loc 7 247 5 view .LVU86
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 123


 379 00a6 0D4A     		ldr	r2, .L14+16
 380 00a8 1368     		ldr	r3, [r2]
 381 00aa 43F00403 		orr	r3, r3, #4
 382 00ae 1360     		str	r3, [r2]
 383              	.LVL13:
 384              		.loc 7 247 5 is_stmt 0 view .LVU87
 385              	.LBE93:
 386              	.LBE92:
 214:Core/Src/main.c ****   LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_4);
 387              		.loc 1 214 3 is_stmt 1 view .LVU88
 388 00b0 2046     		mov	r0, r4
 389 00b2 FFF7FEFF 		bl	LL_SetSystemCoreClock
 390              	.LVL14:
 215:Core/Src/main.c **** }
 391              		.loc 1 215 3 view .LVU89
 392              	.LBB94:
 393              	.LBI94:
1059:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 394              		.loc 6 1059 22 view .LVU90
 395              	.LBB95:
1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 396              		.loc 6 1061 3 view .LVU91
 397 00b6 074A     		ldr	r2, .L14+8
 398 00b8 9368     		ldr	r3, [r2, #8]
 399 00ba 23F0EE43 		bic	r3, r3, #1996488704
 400 00be 43F00453 		orr	r3, r3, #553648128
 401 00c2 9360     		str	r3, [r2, #8]
 402              	.LVL15:
1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 403              		.loc 6 1061 3 is_stmt 0 view .LVU92
 404              	.LBE95:
 405              	.LBE94:
 216:Core/Src/main.c **** 
 406              		.loc 1 216 1 view .LVU93
 407 00c4 10BD     		pop	{r4, pc}
 408              	.LVL16:
 409              	.L13:
 181:Core/Src/main.c ****   }
 410              		.loc 1 181 3 is_stmt 1 view .LVU94
 411 00c6 FFF7FEFF 		bl	Error_Handler
 412              	.LVL17:
 413 00ca A7E7     		b	.L8
 414              	.L15:
 415              		.align	2
 416              	.L14:
 417 00cc 003C0240 		.word	1073888256
 418 00d0 00700040 		.word	1073770496
 419 00d4 00380240 		.word	1073887232
 420 00d8 0048E801 		.word	32000000
 421 00dc 10E000E0 		.word	-536813552
 422              		.cfi_endproc
 423              	.LFE833:
 425              		.section	.text.main,"ax",%progbits
 426              		.align	1
 427              		.global	main
 428              		.syntax unified
 429              		.thumb
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 124


 430              		.thumb_func
 431              		.fpu softvfp
 433              	main:
 434              	.LFB832:
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 435              		.loc 1 84 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 16
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439 0000 10B5     		push	{r4, lr}
 440              	.LCFI2:
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 4, -8
 443              		.cfi_offset 14, -4
 444 0002 84B0     		sub	sp, sp, #16
 445              	.LCFI3:
 446              		.cfi_def_cfa_offset 24
  86:Core/Src/main.c ****   /* USER CODE END 1 */
 447              		.loc 1 86 3 view .LVU96
 448              	.LVL18:
  95:Core/Src/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 449              		.loc 1 95 3 view .LVU97
 450              	.LBB96:
 451              	.LBI96:
 452              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @file    stm32l1xx_ll_bus.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****     [..]
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****     [..]
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @attention
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * <h2><center>&copy; Copyright(c) 2017 STMicroelectronics.
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 125


  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #ifndef __STM32L1xx_LL_BUS_H
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define __STM32L1xx_LL_BUS_H
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #include "stm32l1xx.h"
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @addtogroup STM32L1xx_LL_Driver
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOE)
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOE*/
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH          RCC_AHBENR_GPIOHEN
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOF)
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOF*/
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOG)
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG          RCC_AHBENR_GPIOGEN
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOG*/
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBLPENR_SRAMLPEN
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 126


  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(DMA2)
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*DMA2*/
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(AES)
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_AESEN
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*AES*/
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(FSMC_Bank1)
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FSMC           RCC_AHBENR_FSMCEN
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*FSMC_Bank1*/
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(TIM5)
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*TIM5*/
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(LCD)
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR_LCDEN
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*LCD*/
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(SPI3)
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*SPI3*/
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(UART4)
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*UART4*/
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(UART5)
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*UART5*/
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_COMP           RCC_APB1ENR_COMPEN
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(OPAMP)
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Note: Peripherals COMP and OPAMP share the same clock domain */
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_OPAMP          LL_APB1_GRP1_PERIPH_COMP
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 127


 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9           RCC_APB2ENR_TIM9EN
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM10          RCC_APB2ENR_TIM10EN
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM11          RCC_APB2ENR_TIM11EN
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(SDIO)
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDIO           RCC_APB2ENR_SDIOEN
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*SDIO*/
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_EnableClock\n
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_EnableClock\n
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_EnableClock\n
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_EnableClock
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 128


 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_IsEnabledClock\n
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_IsEnabledClock\n
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_IsEnabledClock\n
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_IsEnabledClock\n
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_IsEnabledClock\n
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_IsEnabledClock\n
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_IsEnabledClock\n
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_IsEnabledClock\n
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_IsEnabledClock\n
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_IsEnabledClock
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 129


 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_DisableClock\n
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_DisableClock\n
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_DisableClock\n
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_DisableClock\n
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_DisableClock\n
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_DisableClock\n
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_DisableClock\n
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_DisableClock\n
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_DisableClock\n
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_DisableClock\n
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_DisableClock\n
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_DisableClock
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBRSTR      GPIOARST      LL_AHB1_GRP1_ForceReset\n
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ForceReset\n
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ForceReset\n
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FLITFRST      LL_AHB1_GRP1_ForceReset\n
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA1RST       LL_AHB1_GRP1_ForceReset\n
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 130


 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA2RST       LL_AHB1_GRP1_ForceReset\n
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ForceReset\n
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FSMCRST       LL_AHB1_GRP1_ForceReset
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBRSTR      GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FLITFRST      LL_AHB1_GRP1_ReleaseReset\n
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ReleaseReset\n
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FSMCRST       LL_AHB1_GRP1_ReleaseReset
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 131


 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBLPENR     GPIOALPEN     LL_AHB1_GRP1_EnableClockSleep\n
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOBLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOCLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIODLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOELPEN     LL_AHB1_GRP1_EnableClockSleep\n
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOHLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOFLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOGLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     CRCLPEN       LL_AHB1_GRP1_EnableClockSleep\n
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FLITFLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     SRAMLPEN      LL_AHB1_GRP1_EnableClockSleep\n
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA1LPEN      LL_AHB1_GRP1_EnableClockSleep\n
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA2LPEN      LL_AHB1_GRP1_EnableClockSleep\n
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     AESLPEN       LL_AHB1_GRP1_EnableClockSleep\n
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FSMCLPEN      LL_AHB1_GRP1_EnableClockSleep
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBLPENR, Periphs);
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBLPENR, Periphs);
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 132


 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBLPENR     GPIOALPEN     LL_AHB1_GRP1_DisableClockSleep\n
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOBLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOCLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIODLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOELPEN     LL_AHB1_GRP1_DisableClockSleep\n
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOHLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOFLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOGLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     CRCLPEN       LL_AHB1_GRP1_DisableClockSleep\n
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FLITFLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     SRAMLPEN      LL_AHB1_GRP1_DisableClockSleep\n
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA1LPEN      LL_AHB1_GRP1_DisableClockSleep\n
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA2LPEN      LL_AHB1_GRP1_DisableClockSleep\n
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     AESLPEN       LL_AHB1_GRP1_DisableClockSleep\n
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FSMCLPEN      LL_AHB1_GRP1_DisableClockSleep
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBLPENR, Periphs);
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_EnableClock\n
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_EnableClock\n
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_EnableClock\n
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_EnableClock\n
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 133


 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_EnableClock\n
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_EnableClock\n
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      LCDEN         LL_APB1_GRP1_EnableClock\n
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_EnableClock\n
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_EnableClock\n
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_EnableClock\n
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_EnableClock\n
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_EnableClock\n
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_EnableClock\n
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_EnableClock\n
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_EnableClock\n
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_EnableClock\n
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_EnableClock\n
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_EnableClock\n
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      DACEN         LL_APB1_GRP1_EnableClock\n
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      COMPEN        LL_APB1_GRP1_EnableClock
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 453              		.loc 8 531 22 view .LVU98
 454              	.LBB97:
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 455              		.loc 8 533 3 view .LVU99
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 456              		.loc 8 534 3 view .LVU100
 457 0004 344B     		ldr	r3, .L20
 458 0006 5A6A     		ldr	r2, [r3, #36]
 459 0008 42F00042 		orr	r2, r2, #-2147483648
 460 000c 5A62     		str	r2, [r3, #36]
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 461              		.loc 8 536 3 view .LVU101
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 134


 462              		.loc 8 536 12 is_stmt 0 view .LVU102
 463 000e 5A6A     		ldr	r2, [r3, #36]
 464 0010 02F00042 		and	r2, r2, #-2147483648
 465              		.loc 8 536 10 view .LVU103
 466 0014 0392     		str	r2, [sp, #12]
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 467              		.loc 8 537 3 is_stmt 1 view .LVU104
 468 0016 039A     		ldr	r2, [sp, #12]
 469              	.LVL19:
 470              		.loc 8 537 3 is_stmt 0 view .LVU105
 471              	.LBE97:
 472              	.LBE96:
  96:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 473              		.loc 1 96 3 is_stmt 1 view .LVU106
 474              	.LBB98:
 475              	.LBI98:
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      LCDEN         LL_APB1_GRP1_IsEnabledClock\n
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_IsEnabledClock\n
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_IsEnabledClock\n
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      DACEN         LL_APB1_GRP1_IsEnabledClock\n
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      COMPEN        LL_APB1_GRP1_IsEnabledClock
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 135


 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_DisableClock\n
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_DisableClock\n
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_DisableClock\n
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_DisableClock\n
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_DisableClock\n
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_DisableClock\n
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      LCDEN         LL_APB1_GRP1_DisableClock\n
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_DisableClock\n
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_DisableClock\n
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_DisableClock\n
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_DisableClock\n
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_DisableClock\n
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_DisableClock\n
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_DisableClock\n
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_DisableClock\n
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_DisableClock\n
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_DisableClock\n
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_DisableClock\n
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      DACEN         LL_APB1_GRP1_DisableClock\n
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      COMPEN        LL_APB1_GRP1_DisableClock
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 136


 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ForceReset\n
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ForceReset\n
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ForceReset\n
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ForceReset\n
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ForceReset\n
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ForceReset\n
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     LCDRST        LL_APB1_GRP1_ForceReset\n
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ForceReset\n
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ForceReset\n
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ForceReset\n
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ForceReset\n
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ForceReset\n
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ForceReset\n
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ForceReset\n
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ForceReset\n
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ForceReset\n
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ForceReset\n
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ForceReset\n
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     DACRST        LL_APB1_GRP1_ForceReset\n
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     COMPRST       LL_APB1_GRP1_ForceReset
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 137


 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ReleaseReset\n
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     LCDRST        LL_APB1_GRP1_ReleaseReset\n
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ReleaseReset\n
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ReleaseReset\n
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ReleaseReset\n
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ReleaseReset\n
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ReleaseReset\n
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ReleaseReset\n
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     DACRST        LL_APB1_GRP1_ReleaseReset\n
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     COMPRST       LL_APB1_GRP1_ReleaseReset
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 138


 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1LPENR    TIM2LPEN      LL_APB1_GRP1_EnableClockSleep\n
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM3LPEN      LL_APB1_GRP1_EnableClockSleep\n
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM4LPEN      LL_APB1_GRP1_EnableClockSleep\n
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM5LPEN      LL_APB1_GRP1_EnableClockSleep\n
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM6LPEN      LL_APB1_GRP1_EnableClockSleep\n
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM7LPEN      LL_APB1_GRP1_EnableClockSleep\n
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    LCDLPEN       LL_APB1_GRP1_EnableClockSleep\n
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    WWDGLPEN      LL_APB1_GRP1_EnableClockSleep\n
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI2LPEN      LL_APB1_GRP1_EnableClockSleep\n
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI3LPEN      LL_APB1_GRP1_EnableClockSleep\n
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART2LPEN    LL_APB1_GRP1_EnableClockSleep\n
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART3LPEN    LL_APB1_GRP1_EnableClockSleep\n
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART4LPEN     LL_APB1_GRP1_EnableClockSleep\n
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART5LPEN     LL_APB1_GRP1_EnableClockSleep\n
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C1LPEN      LL_APB1_GRP1_EnableClockSleep\n
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C2LPEN      LL_APB1_GRP1_EnableClockSleep\n
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USBLPEN       LL_APB1_GRP1_EnableClockSleep\n
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    PWRLPEN       LL_APB1_GRP1_EnableClockSleep\n
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    DACLPEN       LL_APB1_GRP1_EnableClockSleep\n
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    COMPLPEN      LL_APB1_GRP1_EnableClockSleep
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1LPENR, Periphs);
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 139


 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1LPENR, Periphs);
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1LPENR    TIM2LPEN      LL_APB1_GRP1_DisableClockSleep\n
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM3LPEN      LL_APB1_GRP1_DisableClockSleep\n
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM4LPEN      LL_APB1_GRP1_DisableClockSleep\n
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM5LPEN      LL_APB1_GRP1_DisableClockSleep\n
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM6LPEN      LL_APB1_GRP1_DisableClockSleep\n
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM7LPEN      LL_APB1_GRP1_DisableClockSleep\n
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    LCDLPEN       LL_APB1_GRP1_DisableClockSleep\n
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    WWDGLPEN      LL_APB1_GRP1_DisableClockSleep\n
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI2LPEN      LL_APB1_GRP1_DisableClockSleep\n
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI3LPEN      LL_APB1_GRP1_DisableClockSleep\n
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART2LPEN    LL_APB1_GRP1_DisableClockSleep\n
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART3LPEN    LL_APB1_GRP1_DisableClockSleep\n
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART4LPEN     LL_APB1_GRP1_DisableClockSleep\n
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART5LPEN     LL_APB1_GRP1_DisableClockSleep\n
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C1LPEN      LL_APB1_GRP1_DisableClockSleep\n
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C2LPEN      LL_APB1_GRP1_DisableClockSleep\n
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USBLPEN       LL_APB1_GRP1_DisableClockSleep\n
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    PWRLPEN       LL_APB1_GRP1_DisableClockSleep\n
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    DACLPEN       LL_APB1_GRP1_DisableClockSleep\n
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    COMPLPEN      LL_APB1_GRP1_DisableClockSleep
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1LPENR, Periphs);
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 140


 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      TIM9EN        LL_APB2_GRP1_EnableClock\n
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      TIM10EN       LL_APB2_GRP1_EnableClock\n
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      TIM11EN       LL_APB2_GRP1_EnableClock\n
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      ADC1EN        LL_APB2_GRP1_EnableClock\n
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      SDIOEN        LL_APB2_GRP1_EnableClock\n
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 476              		.loc 8 895 22 view .LVU107
 477              	.LBB99:
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 478              		.loc 8 897 3 view .LVU108
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 479              		.loc 8 898 3 view .LVU109
 480 0018 1A6A     		ldr	r2, [r3, #32]
 481 001a 42F00102 		orr	r2, r2, #1
 482 001e 1A62     		str	r2, [r3, #32]
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 483              		.loc 8 900 3 view .LVU110
 484              		.loc 8 900 12 is_stmt 0 view .LVU111
 485 0020 1A6A     		ldr	r2, [r3, #32]
 486 0022 02F00102 		and	r2, r2, #1
 487              		.loc 8 900 10 view .LVU112
 488 0026 0292     		str	r2, [sp, #8]
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 489              		.loc 8 901 3 is_stmt 1 view .LVU113
 490 0028 029A     		ldr	r2, [sp, #8]
 491              	.LVL20:
 492              		.loc 8 901 3 is_stmt 0 view .LVU114
 493              	.LBE99:
 494              	.LBE98:
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 141


  97:Core/Src/main.c **** 
 495              		.loc 1 97 3 is_stmt 1 view .LVU115
 496              	.LBB100:
 497              	.LBI100:
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 498              		.loc 8 531 22 view .LVU116
 499              	.LBB101:
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 500              		.loc 8 533 3 view .LVU117
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 501              		.loc 8 534 3 view .LVU118
 502 002a 5A6A     		ldr	r2, [r3, #36]
 503 002c 42F08052 		orr	r2, r2, #268435456
 504 0030 5A62     		str	r2, [r3, #36]
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 505              		.loc 8 536 3 view .LVU119
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 506              		.loc 8 536 12 is_stmt 0 view .LVU120
 507 0032 5B6A     		ldr	r3, [r3, #36]
 508 0034 03F08053 		and	r3, r3, #268435456
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 509              		.loc 8 536 10 view .LVU121
 510 0038 0193     		str	r3, [sp, #4]
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 511              		.loc 8 537 3 is_stmt 1 view .LVU122
 512 003a 019B     		ldr	r3, [sp, #4]
 513              	.LVL21:
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 514              		.loc 8 537 3 is_stmt 0 view .LVU123
 515              	.LBE101:
 516              	.LBE100:
  99:Core/Src/main.c **** 
 517              		.loc 1 99 3 is_stmt 1 view .LVU124
 518              	.LBB102:
 519              	.LBI102:
1480:Drivers/CMSIS/Include/core_cm3.h **** {
 520              		.loc 2 1480 22 view .LVU125
 521              	.LBB103:
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 522              		.loc 2 1482 3 view .LVU126
1483:Drivers/CMSIS/Include/core_cm3.h **** 
 523              		.loc 2 1483 3 view .LVU127
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 524              		.loc 2 1485 3 view .LVU128
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 525              		.loc 2 1485 14 is_stmt 0 view .LVU129
 526 003c 2749     		ldr	r1, .L20+4
 527 003e CA68     		ldr	r2, [r1, #12]
 528              	.LVL22:
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
 529              		.loc 2 1486 3 is_stmt 1 view .LVU130
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
 530              		.loc 2 1486 13 is_stmt 0 view .LVU131
 531 0040 22F4E062 		bic	r2, r2, #1792
 532              	.LVL23:
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
 533              		.loc 2 1486 13 view .LVU132
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 142


 534 0044 1204     		lsls	r2, r2, #16
 535 0046 120C     		lsrs	r2, r2, #16
 536              	.LVL24:
1487:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 537              		.loc 2 1487 3 is_stmt 1 view .LVU133
1487:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 538              		.loc 2 1487 14 is_stmt 0 view .LVU134
 539 0048 254B     		ldr	r3, .L20+8
 540 004a 1343     		orrs	r3, r3, r2
 541              	.LVL25:
1490:Drivers/CMSIS/Include/core_cm3.h **** }
 542              		.loc 2 1490 3 is_stmt 1 view .LVU135
1490:Drivers/CMSIS/Include/core_cm3.h **** }
 543              		.loc 2 1490 14 is_stmt 0 view .LVU136
 544 004c CB60     		str	r3, [r1, #12]
 545              	.LVL26:
1490:Drivers/CMSIS/Include/core_cm3.h **** }
 546              		.loc 2 1490 14 view .LVU137
 547              	.LBE103:
 548              	.LBE102:
 108:Core/Src/main.c **** 
 549              		.loc 1 108 3 is_stmt 1 view .LVU138
 550 004e FFF7FEFF 		bl	SystemClock_Config
 551              	.LVL27:
 115:Core/Src/main.c ****   MX_TIM6_Init();
 552              		.loc 1 115 3 view .LVU139
 553 0052 FFF7FEFF 		bl	MX_GPIO_Init
 554              	.LVL28:
 116:Core/Src/main.c ****   MX_TIM7_Init();
 555              		.loc 1 116 3 view .LVU140
 556 0056 FFF7FEFF 		bl	MX_TIM6_Init
 557              	.LVL29:
 117:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 558              		.loc 1 117 3 view .LVU141
 559 005a FFF7FEFF 		bl	MX_TIM7_Init
 560              	.LVL30:
 119:Core/Src/main.c **** 
 561              		.loc 1 119 3 view .LVU142
 562              	.LBB104:
 563              	.LBI104:
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   }
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   else
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   {
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****     CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   }
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** }
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @brief  Get the SysTick clock source
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_GetClkSource
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @retval Returned value can be one of the following values:
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** {
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 143


 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** }
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** 
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** /**
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @brief  Enable SysTick exception request
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   * @retval None
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   */
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_EnableIT(void)
 564              		.loc 7 272 22 view .LVU143
 565              	.LBB105:
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h **** {
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h ****   SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 566              		.loc 7 274 3 view .LVU144
 567 005e 214A     		ldr	r2, .L20+12
 568 0060 1368     		ldr	r3, [r2]
 569 0062 43F00203 		orr	r3, r3, #2
 570 0066 1360     		str	r3, [r2]
 571              	.LBE105:
 572              	.LBE104:
 121:Core/Src/main.c ****   initBluetoothPins();
 573              		.loc 1 121 3 view .LVU145
 574 0068 FFF7FEFF 		bl	initBtData
 575              	.LVL31:
 122:Core/Src/main.c **** 
 576              		.loc 1 122 3 view .LVU146
 577 006c FFF7FEFF 		bl	initBluetoothPins
 578              	.LVL32:
 124:Core/Src/main.c **** 
 579              		.loc 1 124 3 view .LVU147
 580 0070 FFF7FEFF 		bl	initUart
 581              	.LVL33:
 126:Core/Src/main.c ****   initUsDelayTimer();
 582              		.loc 1 126 3 view .LVU148
 583 0074 FFF7FEFF 		bl	initMisoStopwatch
 584              	.LVL34:
 127:Core/Src/main.c **** 
 585              		.loc 1 127 3 view .LVU149
 586 0078 FFF7FEFF 		bl	initUsDelayTimer
 587              	.LVL35:
 129:Core/Src/main.c ****   
 588              		.loc 1 129 3 view .LVU150
 589 007c FFF7FEFF 		bl	initMisoData
 590              	.LVL36:
 131:Core/Src/main.c ****   initMosiData();
 591              		.loc 1 131 3 view .LVU151
 592 0080 FFF7FEFF 		bl	initMosiBuffer
 593              	.LVL37:
 132:Core/Src/main.c ****   initSpiDriver();
 594              		.loc 1 132 3 view .LVU152
 595 0084 FFF7FEFF 		bl	initMosiData
 596              	.LVL38:
 133:Core/Src/main.c ****   
 597              		.loc 1 133 3 view .LVU153
 598 0088 FFF7FEFF 		bl	initSpiDriver
 599              	.LVL39:
 135:Core/Src/main.c ****   /* USER CODE END 2 */
 600              		.loc 1 135 3 view .LVU154
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 144


 601 008c 1648     		ldr	r0, .L20+16
 602 008e FFF7FEFF 		bl	printStringLn
 603              	.LVL40:
 140:Core/Src/main.c ****   enableMisoDataHandler(true);
 604              		.loc 1 140 3 view .LVU155
 605 0092 0120     		movs	r0, #1
 606 0094 FFF7FEFF 		bl	ctrlBtPwr
 607              	.LVL41:
 141:Core/Src/main.c ****   enableMosiDataHandler(true);
 608              		.loc 1 141 3 view .LVU156
 609 0098 0120     		movs	r0, #1
 610 009a FFF7FEFF 		bl	enableMisoDataHandler
 611              	.LVL42:
 142:Core/Src/main.c **** 
 612              		.loc 1 142 3 view .LVU157
 613 009e 0120     		movs	r0, #1
 614 00a0 FFF7FEFF 		bl	enableMosiDataHandler
 615              	.LVL43:
  86:Core/Src/main.c ****   /* USER CODE END 1 */
 616              		.loc 1 86 7 is_stmt 0 view .LVU158
 617 00a4 0024     		movs	r4, #0
 618 00a6 0BE0     		b	.L18
 619              	.LVL44:
 620              	.L17:
 152:Core/Src/main.c ****     
 621              		.loc 1 152 5 is_stmt 1 view .LVU159
 622 00a8 FFF7FEFF 		bl	uartRxDataHandler
 623              	.LVL45:
 154:Core/Src/main.c **** 
 624              		.loc 1 154 5 view .LVU160
 625 00ac FFF7FEFF 		bl	mosiDataHandler
 626              	.LVL46:
 156:Core/Src/main.c ****     misoDataHandler();
 627              		.loc 1 156 5 view .LVU161
 628 00b0 FFF7FEFF 		bl	misoPinChangeChecker
 629              	.LVL47:
 157:Core/Src/main.c **** 
 630              		.loc 1 157 5 view .LVU162
 631 00b4 FFF7FEFF 		bl	misoDataHandler
 632              	.LVL48:
 159:Core/Src/main.c ****     handlePulse();
 633              		.loc 1 159 5 view .LVU163
 634 00b8 FFF7FEFF 		bl	handleBtActions
 635              	.LVL49:
 160:Core/Src/main.c ****     /* USER CODE END WHILE */
 636              		.loc 1 160 5 view .LVU164
 637 00bc FFF7FEFF 		bl	handlePulse
 638              	.LVL50:
 639              	.L18:
 144:Core/Src/main.c ****   {
 640              		.loc 1 144 3 view .LVU165
 146:Core/Src/main.c ****     {
 641              		.loc 1 146 5 view .LVU166
 146:Core/Src/main.c ****     {
 642              		.loc 1 146 9 is_stmt 0 view .LVU167
 643 00c0 FFF7FEFF 		bl	LL_GetTick
 644              	.LVL51:
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 145


 146:Core/Src/main.c ****     {
 645              		.loc 1 146 8 view .LVU168
 646 00c4 A042     		cmp	r0, r4
 647 00c6 EFD9     		bls	.L17
 148:Core/Src/main.c ****       toggleGreenLed();
 648              		.loc 1 148 7 is_stmt 1 view .LVU169
 148:Core/Src/main.c ****       toggleGreenLed();
 649              		.loc 1 148 23 is_stmt 0 view .LVU170
 650 00c8 FFF7FEFF 		bl	LL_GetTick
 651              	.LVL52:
 148:Core/Src/main.c ****       toggleGreenLed();
 652              		.loc 1 148 36 view .LVU171
 653 00cc 00F5FA74 		add	r4, r0, #500
 654              	.LVL53:
 149:Core/Src/main.c ****     }
 655              		.loc 1 149 7 is_stmt 1 view .LVU172
 656 00d0 FFF7FEFF 		bl	toggleGreenLed
 657              	.LVL54:
 658 00d4 E8E7     		b	.L17
 659              	.L21:
 660 00d6 00BF     		.align	2
 661              	.L20:
 662 00d8 00380240 		.word	1073887232
 663 00dc 00ED00E0 		.word	-536810240
 664 00e0 0003FA05 		.word	100270848
 665 00e4 10E000E0 		.word	-536813552
 666 00e8 00000000 		.word	.LC1
 667              		.cfi_endproc
 668              	.LFE832:
 670              		.section	.text.assert_failed,"ax",%progbits
 671              		.align	1
 672              		.global	assert_failed
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 676              		.fpu softvfp
 678              	assert_failed:
 679              	.LFB836:
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** #ifdef  USE_FULL_ASSERT
 241:Core/Src/main.c **** /**
 242:Core/Src/main.c ****   * @brief  Reports the name of the source file and the source line number
 243:Core/Src/main.c ****   *         where the assert_param error has occurred.
 244:Core/Src/main.c ****   * @param  file: pointer to the source file name
 245:Core/Src/main.c ****   * @param  line: assert_param error line source number
 246:Core/Src/main.c ****   * @retval None
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c **** void assert_failed(uint8_t *file, uint32_t line)
 249:Core/Src/main.c **** { 
 680              		.loc 1 249 1 view -0
 681              		.cfi_startproc
 682              		@ Volatile: function does not return.
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686              	.LVL55:
 687              	.L23:
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 146


 250:Core/Src/main.c ****   /* USER CODE BEGIN 6 */
 251:Core/Src/main.c ****   while (true)
 688              		.loc 1 251 3 discriminator 1 view .LVU174
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****   }
 689              		.loc 1 253 3 discriminator 1 view .LVU175
 690 0000 FEE7     		b	.L23
 691              		.cfi_endproc
 692              	.LFE836:
 694              		.comm	mosiLowLevelData,12,4
 695              		.comm	mosiData,10,4
 696              		.comm	mosiBuff,24,4
 697              		.comm	misoData,16,4
 698              		.comm	misoPinChange,1,1
 699              		.comm	uartRxBuff,24,4
 700              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 701              		.align	2
 702              	.LC1:
 703 0000 53797374 		.ascii	"System initialized.\000"
 703      656D2069 
 703      6E697469 
 703      616C697A 
 703      65642E00 
 704              		.section	.rodata.resetRequest.str1.4,"aMS",%progbits,1
 705              		.align	2
 706              	.LC0:
 707 0000 5200     		.ascii	"R\000"
 708              		.text
 709              	.Letext0:
 710              		.file 9 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-non
 711              		.file 10 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-no
 712              		.file 11 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 713              		.file 12 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l100xc.h"
 714              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h"
 715              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h"
 716              		.file 15 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\lib\\g
 717              		.file 16 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-no
 718              		.file 17 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-no
 719              		.file 18 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-no
 720              		.file 19 "user/inc/ring_buffer.h"
 721              		.file 20 "user/inc/uart_print_user.h"
 722              		.file 21 "user/inc/cdcData.h"
 723              		.file 22 "user/inc/mfd_io.h"
 724              		.file 23 "user/inc/uart_print.h"
 725              		.file 24 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h"
 726              		.file 25 "Core/Inc/gpio.h"
 727              		.file 26 "Core/Inc/tim.h"
 728              		.file 27 "user/inc/bt.h"
 729              		.file 28 "user/inc/timers.h"
 730              		.file 29 "user/inc/uart_io.h"
 731              		.file 30 "Core/Inc/stm32l1xx_it.h"
 732              		.file 31 "user/inc/io.h"
ARM GAS  C:\Users\domen\AppData\Local\Temp\ccuqCr48.s 			page 147


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:16     .text.resetRequest:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:24     .text.resetRequest:0000000000000000 resetRequest
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:100    .text.resetRequest:0000000000000024 $d
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:109    .text.Error_Handler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:116    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:136    .text.SystemClock_Config:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:143    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:417    .text.SystemClock_Config:00000000000000cc $d
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:426    .text.main:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:433    .text.main:0000000000000000 main
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:662    .text.main:00000000000000d8 $d
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:671    .text.assert_failed:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:678    .text.assert_failed:0000000000000000 assert_failed
                            *COM*:000000000000000c mosiLowLevelData
                            *COM*:000000000000000a mosiData
                            *COM*:0000000000000018 mosiBuff
                            *COM*:0000000000000010 misoData
                            *COM*:0000000000000001 misoPinChange
                            *COM*:0000000000000018 uartRxBuff
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:701    .rodata.main.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\ccuqCr48.s:705    .rodata.resetRequest.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
printString
LL_Init1msTick
LL_SetSystemCoreClock
MX_GPIO_Init
MX_TIM6_Init
MX_TIM7_Init
initBtData
initBluetoothPins
initUart
initMisoStopwatch
initUsDelayTimer
initMisoData
initMosiBuffer
initMosiData
initSpiDriver
printStringLn
ctrlBtPwr
enableMisoDataHandler
enableMosiDataHandler
uartRxDataHandler
mosiDataHandler
misoPinChangeChecker
misoDataHandler
handleBtActions
handlePulse
LL_GetTick
toggleGreenLed
