
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b4  00800200  00001be2  00001c76  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001be2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000034  008002b4  008002b4  00001d2a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d2a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  00001d86  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000201d  00000000  00000000  0000205e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001055  00000000  00000000  0000407b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000017fc  00000000  00000000  000050d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000688  00000000  00000000  000068cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000759  00000000  00000000  00006f54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f89  00000000  00000000  000076ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000220  00000000  00000000  00008636  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	ec c5       	rjmp	.+3032   	; 0xc66 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	98 c6       	rjmp	.+3376   	; 0xdce <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	02 07       	cpc	r16, r18
      e6:	54 07       	cpc	r21, r20
      e8:	54 07       	cpc	r21, r20
      ea:	54 07       	cpc	r21, r20
      ec:	54 07       	cpc	r21, r20
      ee:	54 07       	cpc	r21, r20
      f0:	54 07       	cpc	r21, r20
      f2:	54 07       	cpc	r21, r20
      f4:	02 07       	cpc	r16, r18
      f6:	54 07       	cpc	r21, r20
      f8:	54 07       	cpc	r21, r20
      fa:	54 07       	cpc	r21, r20
      fc:	54 07       	cpc	r21, r20
      fe:	54 07       	cpc	r21, r20
     100:	54 07       	cpc	r21, r20
     102:	54 07       	cpc	r21, r20
     104:	04 07       	cpc	r16, r20
     106:	54 07       	cpc	r21, r20
     108:	54 07       	cpc	r21, r20
     10a:	54 07       	cpc	r21, r20
     10c:	54 07       	cpc	r21, r20
     10e:	54 07       	cpc	r21, r20
     110:	54 07       	cpc	r21, r20
     112:	54 07       	cpc	r21, r20
     114:	54 07       	cpc	r21, r20
     116:	54 07       	cpc	r21, r20
     118:	54 07       	cpc	r21, r20
     11a:	54 07       	cpc	r21, r20
     11c:	54 07       	cpc	r21, r20
     11e:	54 07       	cpc	r21, r20
     120:	54 07       	cpc	r21, r20
     122:	54 07       	cpc	r21, r20
     124:	04 07       	cpc	r16, r20
     126:	54 07       	cpc	r21, r20
     128:	54 07       	cpc	r21, r20
     12a:	54 07       	cpc	r21, r20
     12c:	54 07       	cpc	r21, r20
     12e:	54 07       	cpc	r21, r20
     130:	54 07       	cpc	r21, r20
     132:	54 07       	cpc	r21, r20
     134:	54 07       	cpc	r21, r20
     136:	54 07       	cpc	r21, r20
     138:	54 07       	cpc	r21, r20
     13a:	54 07       	cpc	r21, r20
     13c:	54 07       	cpc	r21, r20
     13e:	54 07       	cpc	r21, r20
     140:	54 07       	cpc	r21, r20
     142:	54 07       	cpc	r21, r20
     144:	50 07       	cpc	r21, r16
     146:	54 07       	cpc	r21, r20
     148:	54 07       	cpc	r21, r20
     14a:	54 07       	cpc	r21, r20
     14c:	54 07       	cpc	r21, r20
     14e:	54 07       	cpc	r21, r20
     150:	54 07       	cpc	r21, r20
     152:	54 07       	cpc	r21, r20
     154:	2d 07       	cpc	r18, r29
     156:	54 07       	cpc	r21, r20
     158:	54 07       	cpc	r21, r20
     15a:	54 07       	cpc	r21, r20
     15c:	54 07       	cpc	r21, r20
     15e:	54 07       	cpc	r21, r20
     160:	54 07       	cpc	r21, r20
     162:	54 07       	cpc	r21, r20
     164:	54 07       	cpc	r21, r20
     166:	54 07       	cpc	r21, r20
     168:	54 07       	cpc	r21, r20
     16a:	54 07       	cpc	r21, r20
     16c:	54 07       	cpc	r21, r20
     16e:	54 07       	cpc	r21, r20
     170:	54 07       	cpc	r21, r20
     172:	54 07       	cpc	r21, r20
     174:	21 07       	cpc	r18, r17
     176:	54 07       	cpc	r21, r20
     178:	54 07       	cpc	r21, r20
     17a:	54 07       	cpc	r21, r20
     17c:	54 07       	cpc	r21, r20
     17e:	54 07       	cpc	r21, r20
     180:	54 07       	cpc	r21, r20
     182:	54 07       	cpc	r21, r20
     184:	3f 07       	cpc	r19, r31

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 ee       	ldi	r30, 0xE2	; 226
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3b       	cpi	r26, 0xB4	; 180
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 eb       	ldi	r26, 0xB4	; 180
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 3e       	cpi	r26, 0xE8	; 232
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	13 d4       	rcall	.+2086   	; 0x9e8 <main>
     1c2:	0c 94 ef 0d 	jmp	0x1bde	; 0x1bde <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	67 d5       	rcall	.+2766   	; 0xca2 <SPI_init>
     1d4:	c5 d3       	rcall	.+1930   	; 0x960 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	c2 d3       	rcall	.+1924   	; 0x96a <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 e6 09 	call	0x13cc	; 0x13cc <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	dd d3       	rcall	.+1978   	; 0x9c0 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	d9 d3       	rcall	.+1970   	; 0x9c0 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	d5 d3       	rcall	.+1962   	; 0x9c0 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	a8 d3       	rcall	.+1872   	; 0x96a <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	82 e3       	ldi	r24, 0x32	; 50
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 e6 09 	call	0x13cc	; 0x13cc <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	83 d3       	rcall	.+1798   	; 0x96a <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	78 d3       	rcall	.+1776   	; 0x986 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	71 d3       	rcall	.+1762   	; 0x986 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	6c d3       	rcall	.+1752   	; 0x986 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	52 d3       	rcall	.+1700   	; 0x986 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	58 d3       	rcall	.+1712   	; 0x9a4 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	1c d3       	rcall	.+1592   	; 0x96a <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	19 d3       	rcall	.+1586   	; 0x96a <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	0c d3       	rcall	.+1560   	; 0x96a <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	f2 d2       	rcall	.+1508   	; 0x96a <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 c0 02 	sts	0x02C0, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	ef d2       	rcall	.+1502   	; 0x9c0 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	eb d2       	rcall	.+1494   	; 0x9c0 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 c0 02 	sts	0x02C0, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 c8 02 	lds	r24, 0x02C8
     484:	90 91 c9 02 	lds	r25, 0x02C9
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 c9 02 	sts	0x02C9, r1
     490:	10 92 c8 02 	sts	0x02C8, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 c9 02 	sts	0x02C9, r25
     4b8:	80 93 c8 02 	sts	0x02C8, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	54 d4       	rcall	.+2216   	; 0xd76 <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	4d d4       	rcall	.+2202   	; 0xd8a <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <IR_digital_filter>:
#include "driver_ADC.h"
#include <stdio.h>



int IR_digital_filter(void){
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	c4 e0       	ldi	r28, 0x04	; 4
     506:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     508:	00 e0       	ldi	r16, 0x00	; 0
     50a:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     50c:	b4 df       	rcall	.-152    	; 0x476 <ADC_read>
     50e:	08 0f       	add	r16, r24
     510:	19 1f       	adc	r17, r25
     512:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     514:	20 97       	sbiw	r28, 0x00	; 0
     516:	d1 f7       	brne	.-12     	; 0x50c <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     518:	c8 01       	movw	r24, r16
     51a:	96 95       	lsr	r25
     51c:	87 95       	ror	r24
     51e:	96 95       	lsr	r25
     520:	87 95       	ror	r24
     522:	df 91       	pop	r29
     524:	cf 91       	pop	r28
     526:	1f 91       	pop	r17
     528:	0f 91       	pop	r16
     52a:	08 95       	ret

0000052c <IR_game_over>:

int IR_game_over(){
	if(IR_digital_filter() < 250){
     52c:	e7 df       	rcall	.-50     	; 0x4fc <IR_digital_filter>
     52e:	21 e0       	ldi	r18, 0x01	; 1
     530:	30 e0       	ldi	r19, 0x00	; 0
     532:	8a 3f       	cpi	r24, 0xFA	; 250
     534:	91 05       	cpc	r25, r1
     536:	14 f0       	brlt	.+4      	; 0x53c <IR_game_over+0x10>
     538:	20 e0       	ldi	r18, 0x00	; 0
     53a:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     53c:	c9 01       	movw	r24, r18
     53e:	08 95       	ret

00000540 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     540:	80 91 cc 02 	lds	r24, 0x02CC
     544:	81 30       	cpi	r24, 0x01	; 1
     546:	31 f4       	brne	.+12     	; 0x554 <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     548:	e2 e0       	ldi	r30, 0x02	; 2
     54a:	f1 e0       	ldi	r31, 0x01	; 1
     54c:	80 81       	ld	r24, Z
     54e:	8d 7f       	andi	r24, 0xFD	; 253
     550:	80 83       	st	Z, r24
     552:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     554:	e2 e0       	ldi	r30, 0x02	; 2
     556:	f1 e0       	ldi	r31, 0x01	; 1
     558:	80 81       	ld	r24, Z
     55a:	82 60       	ori	r24, 0x02	; 2
     55c:	80 83       	st	Z, r24
     55e:	08 95       	ret

00000560 <motor_drive>:
	set_bit(TIMSK3, TOIE3);
}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     560:	cf 93       	push	r28
     562:	c8 2f       	mov	r28, r24
	motor_set_dir();
     564:	ed df       	rcall	.-38     	; 0x540 <motor_set_dir>
	DAC_send_data(motor_input);
     566:	8c 2f       	mov	r24, r28
     568:	b6 df       	rcall	.-148    	; 0x4d6 <DAC_send_data>
}
     56a:	cf 91       	pop	r28
     56c:	08 95       	ret

0000056e <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     56e:	e2 e0       	ldi	r30, 0x02	; 2
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	80 81       	ld	r24, Z
     574:	8f 7b       	andi	r24, 0xBF	; 191
     576:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     578:	2f ef       	ldi	r18, 0xFF	; 255
     57a:	8a e6       	ldi	r24, 0x6A	; 106
     57c:	93 e0       	ldi	r25, 0x03	; 3
     57e:	21 50       	subi	r18, 0x01	; 1
     580:	80 40       	sbci	r24, 0x00	; 0
     582:	90 40       	sbci	r25, 0x00	; 0
     584:	e1 f7       	brne	.-8      	; 0x57e <motor_reset_encoder+0x10>
     586:	00 c0       	rjmp	.+0      	; 0x588 <motor_reset_encoder+0x1a>
     588:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     58a:	80 81       	ld	r24, Z
     58c:	80 64       	ori	r24, 0x40	; 64
     58e:	80 83       	st	Z, r24
     590:	08 95       	ret

00000592 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     592:	e2 e0       	ldi	r30, 0x02	; 2
     594:	f1 e0       	ldi	r31, 0x01	; 1
     596:	80 81       	ld	r24, Z
     598:	8f 7d       	andi	r24, 0xDF	; 223
     59a:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     59c:	80 81       	ld	r24, Z
     59e:	87 7f       	andi	r24, 0xF7	; 247
     5a0:	80 83       	st	Z, r24
     5a2:	2f ef       	ldi	r18, 0xFF	; 255
     5a4:	39 ef       	ldi	r19, 0xF9	; 249
     5a6:	40 e0       	ldi	r20, 0x00	; 0
     5a8:	21 50       	subi	r18, 0x01	; 1
     5aa:	30 40       	sbci	r19, 0x00	; 0
     5ac:	40 40       	sbci	r20, 0x00	; 0
     5ae:	e1 f7       	brne	.-8      	; 0x5a8 <motor_read_encoder_unscaled+0x16>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <motor_read_encoder_unscaled+0x20>
     5b2:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     5b4:	80 91 06 01 	lds	r24, 0x0106
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	98 2f       	mov	r25, r24
     5bc:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     5be:	20 81       	ld	r18, Z
     5c0:	28 60       	ori	r18, 0x08	; 8
     5c2:	20 83       	st	Z, r18
     5c4:	2f ef       	ldi	r18, 0xFF	; 255
     5c6:	39 ef       	ldi	r19, 0xF9	; 249
     5c8:	40 e0       	ldi	r20, 0x00	; 0
     5ca:	21 50       	subi	r18, 0x01	; 1
     5cc:	30 40       	sbci	r19, 0x00	; 0
     5ce:	40 40       	sbci	r20, 0x00	; 0
     5d0:	e1 f7       	brne	.-8      	; 0x5ca <motor_read_encoder_unscaled+0x38>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <motor_read_encoder_unscaled+0x42>
     5d4:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     5d6:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     5da:	30 81       	ld	r19, Z
     5dc:	30 62       	ori	r19, 0x20	; 32
     5de:	30 83       	st	Z, r19
	
	return data;
}
     5e0:	82 2b       	or	r24, r18
     5e2:	08 95       	ret

000005e4 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     5e4:	cf 92       	push	r12
     5e6:	df 92       	push	r13
     5e8:	ef 92       	push	r14
     5ea:	ff 92       	push	r15
     5ec:	cf 93       	push	r28
     5ee:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     5f0:	d0 df       	rcall	.-96     	; 0x592 <motor_read_encoder_unscaled>
     5f2:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     5f4:	60 91 cd 02 	lds	r22, 0x02CD
     5f8:	70 91 ce 02 	lds	r23, 0x02CE
     5fc:	71 95       	neg	r23
     5fe:	61 95       	neg	r22
     600:	71 09       	sbc	r23, r1
     602:	88 27       	eor	r24, r24
     604:	77 fd       	sbrc	r23, 7
     606:	80 95       	com	r24
     608:	98 2f       	mov	r25, r24
     60a:	68 d5       	rcall	.+2768   	; 0x10dc <__floatsisf>
     60c:	9b 01       	movw	r18, r22
     60e:	ac 01       	movw	r20, r24
     610:	60 e0       	ldi	r22, 0x00	; 0
     612:	70 e0       	ldi	r23, 0x00	; 0
     614:	8f e7       	ldi	r24, 0x7F	; 127
     616:	93 e4       	ldi	r25, 0x43	; 67
     618:	c6 d4       	rcall	.+2444   	; 0xfa6 <__divsf3>
     61a:	6b 01       	movw	r12, r22
     61c:	7c 01       	movw	r14, r24
     61e:	f7 fa       	bst	r15, 7
     620:	f0 94       	com	r15
     622:	f7 f8       	bld	r15, 7
     624:	f0 94       	com	r15
     626:	be 01       	movw	r22, r28
     628:	88 27       	eor	r24, r24
     62a:	77 fd       	sbrc	r23, 7
     62c:	80 95       	com	r24
     62e:	98 2f       	mov	r25, r24
     630:	55 d5       	rcall	.+2730   	; 0x10dc <__floatsisf>
     632:	9b 01       	movw	r18, r22
     634:	ac 01       	movw	r20, r24
     636:	c7 01       	movw	r24, r14
     638:	b6 01       	movw	r22, r12
     63a:	04 d6       	rcall	.+3080   	; 0x1244 <__mulsf3>
     63c:	1c d5       	rcall	.+2616   	; 0x1076 <__fixsfsi>
}
     63e:	cb 01       	movw	r24, r22
     640:	df 91       	pop	r29
     642:	cf 91       	pop	r28
     644:	ff 90       	pop	r15
     646:	ef 90       	pop	r14
     648:	df 90       	pop	r13
     64a:	cf 90       	pop	r12
     64c:	08 95       	ret

0000064e <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	80 93 cc 02 	sts	0x02CC, r24
	motor_drive(150);
     654:	86 e9       	ldi	r24, 0x96	; 150
     656:	90 e0       	ldi	r25, 0x00	; 0
     658:	83 df       	rcall	.-250    	; 0x560 <motor_drive>
     65a:	2f ef       	ldi	r18, 0xFF	; 255
     65c:	8d e2       	ldi	r24, 0x2D	; 45
     65e:	92 e2       	ldi	r25, 0x22	; 34
     660:	21 50       	subi	r18, 0x01	; 1
     662:	80 40       	sbci	r24, 0x00	; 0
     664:	90 40       	sbci	r25, 0x00	; 0
     666:	e1 f7       	brne	.-8      	; 0x660 <motor_calibration+0x12>
     668:	00 c0       	rjmp	.+0      	; 0x66a <motor_calibration+0x1c>
     66a:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     66c:	80 df       	rcall	.-256    	; 0x56e <motor_reset_encoder>
	
	dir = RIGHT;
     66e:	10 92 cc 02 	sts	0x02CC, r1
	motor_drive(150);
     672:	86 e9       	ldi	r24, 0x96	; 150
     674:	90 e0       	ldi	r25, 0x00	; 0
     676:	74 df       	rcall	.-280    	; 0x560 <motor_drive>
     678:	2f ef       	ldi	r18, 0xFF	; 255
     67a:	8d e2       	ldi	r24, 0x2D	; 45
     67c:	92 e2       	ldi	r25, 0x22	; 34
     67e:	21 50       	subi	r18, 0x01	; 1
     680:	80 40       	sbci	r24, 0x00	; 0
     682:	90 40       	sbci	r25, 0x00	; 0
     684:	e1 f7       	brne	.-8      	; 0x67e <motor_calibration+0x30>
     686:	00 c0       	rjmp	.+0      	; 0x688 <motor_calibration+0x3a>
     688:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     68a:	83 df       	rcall	.-250    	; 0x592 <motor_read_encoder_unscaled>
     68c:	90 93 ce 02 	sts	0x02CE, r25
     690:	80 93 cd 02 	sts	0x02CD, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     694:	7e df       	rcall	.-260    	; 0x592 <motor_read_encoder_unscaled>
     696:	9f 93       	push	r25
     698:	8f 93       	push	r24
     69a:	81 e5       	ldi	r24, 0x51	; 81
     69c:	92 e0       	ldi	r25, 0x02	; 2
     69e:	9f 93       	push	r25
     6a0:	8f 93       	push	r24
     6a2:	83 d6       	rcall	.+3334   	; 0x13aa <printf>
	motor_drive(STOP);
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	5b df       	rcall	.-330    	; 0x560 <motor_drive>
	
	dir = LEFT;
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	80 93 cc 02 	sts	0x02CC, r24
	motor_drive(150);
     6b0:	86 e9       	ldi	r24, 0x96	; 150
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	55 df       	rcall	.-342    	; 0x560 <motor_drive>
	left_pos = motor_read_encoder_unscaled();
     6b6:	6d df       	rcall	.-294    	; 0x592 <motor_read_encoder_unscaled>
     6b8:	90 93 cb 02 	sts	0x02CB, r25
     6bc:	80 93 ca 02 	sts	0x02CA, r24
     6c0:	2f ef       	ldi	r18, 0xFF	; 255
     6c2:	87 e9       	ldi	r24, 0x97	; 151
     6c4:	9a e3       	ldi	r25, 0x3A	; 58
     6c6:	21 50       	subi	r18, 0x01	; 1
     6c8:	80 40       	sbci	r24, 0x00	; 0
     6ca:	90 40       	sbci	r25, 0x00	; 0
     6cc:	e1 f7       	brne	.-8      	; 0x6c6 <motor_calibration+0x78>
     6ce:	00 c0       	rjmp	.+0      	; 0x6d0 <motor_calibration+0x82>
     6d0:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     6d2:	4d df       	rcall	.-358    	; 0x56e <motor_reset_encoder>
     6d4:	0f 90       	pop	r0
     6d6:	0f 90       	pop	r0
     6d8:	0f 90       	pop	r0
     6da:	0f 90       	pop	r0
     6dc:	08 95       	ret

000006de <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     6de:	f5 de       	rcall	.-534    	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     6e0:	e1 e0       	ldi	r30, 0x01	; 1
     6e2:	f1 e0       	ldi	r31, 0x01	; 1
     6e4:	80 81       	ld	r24, Z
     6e6:	80 61       	ori	r24, 0x10	; 16
     6e8:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     6ea:	a2 e0       	ldi	r26, 0x02	; 2
     6ec:	b1 e0       	ldi	r27, 0x01	; 1
     6ee:	8c 91       	ld	r24, X
     6f0:	80 61       	ori	r24, 0x10	; 16
     6f2:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     6f4:	80 81       	ld	r24, Z
     6f6:	82 60       	ori	r24, 0x02	; 2
     6f8:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     6fa:	80 81       	ld	r24, Z
     6fc:	80 62       	ori	r24, 0x20	; 32
     6fe:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     700:	80 81       	ld	r24, Z
     702:	88 60       	ori	r24, 0x08	; 8
     704:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     706:	80 81       	ld	r24, Z
     708:	80 64       	ori	r24, 0x40	; 64
     70a:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     70c:	8c 91       	ld	r24, X
     70e:	80 62       	ori	r24, 0x20	; 32
     710:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     712:	8c 91       	ld	r24, X
     714:	80 64       	ori	r24, 0x40	; 64
     716:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     718:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     71c:	28 df       	rcall	.-432    	; 0x56e <motor_reset_encoder>
	
	sei();
     71e:	78 94       	sei
	motor_calibration();
     720:	96 df       	rcall	.-212    	; 0x64e <motor_calibration>
	cli();
     722:	f8 94       	cli
	
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     724:	e0 e9       	ldi	r30, 0x90	; 144
     726:	f0 e0       	ldi	r31, 0x00	; 0
     728:	80 81       	ld	r24, Z
     72a:	8d 7f       	andi	r24, 0xFD	; 253
     72c:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     72e:	80 81       	ld	r24, Z
     730:	8e 7f       	andi	r24, 0xFE	; 254
     732:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     734:	e1 e9       	ldi	r30, 0x91	; 145
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	82 60       	ori	r24, 0x02	; 2
     73c:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     73e:	e1 e7       	ldi	r30, 0x71	; 113
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	80 81       	ld	r24, Z
     744:	81 60       	ori	r24, 0x01	; 1
     746:	80 83       	st	Z, r24
     748:	08 95       	ret

0000074a <motor_PID>:
	_delay_ms(1200);
	motor_reset_encoder();
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     74a:	4f 92       	push	r4
     74c:	5f 92       	push	r5
     74e:	6f 92       	push	r6
     750:	7f 92       	push	r7
     752:	8f 92       	push	r8
     754:	9f 92       	push	r9
     756:	af 92       	push	r10
     758:	bf 92       	push	r11
     75a:	cf 92       	push	r12
     75c:	df 92       	push	r13
     75e:	ef 92       	push	r14
     760:	ff 92       	push	r15
     762:	0f 93       	push	r16
     764:	1f 93       	push	r17
     766:	cf 93       	push	r28
     768:	df 93       	push	r29
     76a:	ec 01       	movw	r28, r24
     76c:	4a 01       	movw	r8, r20
     76e:	5b 01       	movw	r10, r22
     770:	28 01       	movw	r4, r16
     772:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     774:	37 df       	rcall	.-402    	; 0x5e4 <motor_read_encoder>
	int error = slider_value - data; 
     776:	c8 1b       	sub	r28, r24
     778:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     77a:	1c 16       	cp	r1, r28
     77c:	1d 06       	cpc	r1, r29
     77e:	1c f4       	brge	.+6      	; 0x786 <motor_PID+0x3c>
		dir = RIGHT;
     780:	10 92 cc 02 	sts	0x02CC, r1
     784:	03 c0       	rjmp	.+6      	; 0x78c <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	80 93 cc 02 	sts	0x02CC, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     78c:	8e 01       	movw	r16, r28
     78e:	dd 23       	and	r29, r29
     790:	24 f4       	brge	.+8      	; 0x79a <motor_PID+0x50>
     792:	00 27       	eor	r16, r16
     794:	11 27       	eor	r17, r17
     796:	0c 1b       	sub	r16, r28
     798:	1d 0b       	sbc	r17, r29
     79a:	02 30       	cpi	r16, 0x02	; 2
     79c:	11 05       	cpc	r17, r1
     79e:	f4 f0       	brlt	.+60     	; 0x7dc <motor_PID+0x92>
		integral = integral + error*dt;
     7a0:	be 01       	movw	r22, r28
     7a2:	88 27       	eor	r24, r24
     7a4:	77 fd       	sbrc	r23, 7
     7a6:	80 95       	com	r24
     7a8:	98 2f       	mov	r25, r24
     7aa:	98 d4       	rcall	.+2352   	; 0x10dc <__floatsisf>
     7ac:	2f e6       	ldi	r18, 0x6F	; 111
     7ae:	32 e1       	ldi	r19, 0x12	; 18
     7b0:	43 e0       	ldi	r20, 0x03	; 3
     7b2:	5d e3       	ldi	r21, 0x3D	; 61
     7b4:	47 d5       	rcall	.+2702   	; 0x1244 <__mulsf3>
     7b6:	9b 01       	movw	r18, r22
     7b8:	ac 01       	movw	r20, r24
     7ba:	60 91 b4 02 	lds	r22, 0x02B4
     7be:	70 91 b5 02 	lds	r23, 0x02B5
     7c2:	80 91 b6 02 	lds	r24, 0x02B6
     7c6:	90 91 b7 02 	lds	r25, 0x02B7
     7ca:	85 d3       	rcall	.+1802   	; 0xed6 <__addsf3>
     7cc:	60 93 b4 02 	sts	0x02B4, r22
     7d0:	70 93 b5 02 	sts	0x02B5, r23
     7d4:	80 93 b6 02 	sts	0x02B6, r24
     7d8:	90 93 b7 02 	sts	0x02B7, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     7dc:	b8 01       	movw	r22, r16
     7de:	88 27       	eor	r24, r24
     7e0:	77 fd       	sbrc	r23, 7
     7e2:	80 95       	com	r24
     7e4:	98 2f       	mov	r25, r24
     7e6:	7a d4       	rcall	.+2292   	; 0x10dc <__floatsisf>
     7e8:	a5 01       	movw	r20, r10
     7ea:	94 01       	movw	r18, r8
     7ec:	2b d5       	rcall	.+2646   	; 0x1244 <__mulsf3>
     7ee:	4b 01       	movw	r8, r22
     7f0:	5c 01       	movw	r10, r24
     7f2:	20 91 b4 02 	lds	r18, 0x02B4
     7f6:	30 91 b5 02 	lds	r19, 0x02B5
     7fa:	40 91 b6 02 	lds	r20, 0x02B6
     7fe:	50 91 b7 02 	lds	r21, 0x02B7
     802:	c3 01       	movw	r24, r6
     804:	b2 01       	movw	r22, r4
     806:	1e d5       	rcall	.+2620   	; 0x1244 <__mulsf3>
     808:	9b 01       	movw	r18, r22
     80a:	ac 01       	movw	r20, r24
     80c:	c5 01       	movw	r24, r10
     80e:	b4 01       	movw	r22, r8
     810:	62 d3       	rcall	.+1732   	; 0xed6 <__addsf3>
     812:	4b 01       	movw	r8, r22
     814:	5c 01       	movw	r10, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     816:	80 91 b8 02 	lds	r24, 0x02B8
     81a:	90 91 b9 02 	lds	r25, 0x02B9
     81e:	be 01       	movw	r22, r28
     820:	68 1b       	sub	r22, r24
     822:	79 0b       	sbc	r23, r25
     824:	88 27       	eor	r24, r24
     826:	77 fd       	sbrc	r23, 7
     828:	80 95       	com	r24
     82a:	98 2f       	mov	r25, r24
     82c:	57 d4       	rcall	.+2222   	; 0x10dc <__floatsisf>
     82e:	2f e6       	ldi	r18, 0x6F	; 111
     830:	32 e1       	ldi	r19, 0x12	; 18
     832:	43 e0       	ldi	r20, 0x03	; 3
     834:	5d e3       	ldi	r21, 0x3D	; 61
     836:	b7 d3       	rcall	.+1902   	; 0xfa6 <__divsf3>
     838:	9b 01       	movw	r18, r22
     83a:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     83c:	c7 01       	movw	r24, r14
     83e:	b6 01       	movw	r22, r12
     840:	01 d5       	rcall	.+2562   	; 0x1244 <__mulsf3>
     842:	9b 01       	movw	r18, r22
     844:	ac 01       	movw	r20, r24
     846:	c5 01       	movw	r24, r10
     848:	b4 01       	movw	r22, r8
     84a:	45 d3       	rcall	.+1674   	; 0xed6 <__addsf3>
     84c:	14 d4       	rcall	.+2088   	; 0x1076 <__fixsfsi>
     84e:	77 23       	and	r23, r23
     850:	14 f4       	brge	.+4      	; 0x856 <motor_PID+0x10c>
     852:	60 e0       	ldi	r22, 0x00	; 0
     854:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     856:	d0 93 b9 02 	sts	0x02B9, r29
     85a:	c0 93 b8 02 	sts	0x02B8, r28
     85e:	cb 01       	movw	r24, r22
     860:	6f 3f       	cpi	r22, 0xFF	; 255
     862:	71 05       	cpc	r23, r1
     864:	19 f0       	breq	.+6      	; 0x86c <motor_PID+0x122>
     866:	14 f0       	brlt	.+4      	; 0x86c <motor_PID+0x122>
     868:	8f ef       	ldi	r24, 0xFF	; 255
     86a:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     86c:	df 91       	pop	r29
     86e:	cf 91       	pop	r28
     870:	1f 91       	pop	r17
     872:	0f 91       	pop	r16
     874:	ff 90       	pop	r15
     876:	ef 90       	pop	r14
     878:	df 90       	pop	r13
     87a:	cf 90       	pop	r12
     87c:	bf 90       	pop	r11
     87e:	af 90       	pop	r10
     880:	9f 90       	pop	r9
     882:	8f 90       	pop	r8
     884:	7f 90       	pop	r7
     886:	6f 90       	pop	r6
     888:	5f 90       	pop	r5
     88a:	4f 90       	pop	r4
     88c:	08 95       	ret

0000088e <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     88e:	18 d2       	rcall	.+1072   	; 0xcc0 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     890:	66 ea       	ldi	r22, 0xA6	; 166
     892:	7b e9       	ldi	r23, 0x9B	; 155
     894:	84 ec       	ldi	r24, 0xC4	; 196
     896:	9a e3       	ldi	r25, 0x3A	; 58
     898:	3a c2       	rjmp	.+1140   	; 0xd0e <pwm_set_pulse_width>
     89a:	08 95       	ret

0000089c <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     89c:	88 38       	cpi	r24, 0x88	; 136
     89e:	a8 f0       	brcs	.+42     	; 0x8ca <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     8a0:	68 2f       	mov	r22, r24
     8a2:	70 e0       	ldi	r23, 0x00	; 0
     8a4:	64 58       	subi	r22, 0x84	; 132
     8a6:	71 09       	sbc	r23, r1
     8a8:	88 27       	eor	r24, r24
     8aa:	77 fd       	sbrc	r23, 7
     8ac:	80 95       	com	r24
     8ae:	98 2f       	mov	r25, r24
     8b0:	15 d4       	rcall	.+2090   	; 0x10dc <__floatsisf>
     8b2:	2d eb       	ldi	r18, 0xBD	; 189
     8b4:	37 e3       	ldi	r19, 0x37	; 55
     8b6:	46 e8       	ldi	r20, 0x86	; 134
     8b8:	56 e3       	ldi	r21, 0x36	; 54
     8ba:	c4 d4       	rcall	.+2440   	; 0x1244 <__mulsf3>
     8bc:	26 ea       	ldi	r18, 0xA6	; 166
     8be:	3b e9       	ldi	r19, 0x9B	; 155
     8c0:	44 ec       	ldi	r20, 0xC4	; 196
     8c2:	5a e3       	ldi	r21, 0x3A	; 58
     8c4:	08 d3       	rcall	.+1552   	; 0xed6 <__addsf3>
     8c6:	23 c2       	rjmp	.+1094   	; 0xd0e <pwm_set_pulse_width>
     8c8:	08 95       	ret
	}
	else if (dir < 130){
     8ca:	82 38       	cpi	r24, 0x82	; 130
     8cc:	88 f4       	brcc	.+34     	; 0x8f0 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     8ce:	68 2f       	mov	r22, r24
     8d0:	70 e0       	ldi	r23, 0x00	; 0
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	02 d4       	rcall	.+2052   	; 0x10dc <__floatsisf>
     8d8:	2d eb       	ldi	r18, 0xBD	; 189
     8da:	37 e3       	ldi	r19, 0x37	; 55
     8dc:	46 e8       	ldi	r20, 0x86	; 134
     8de:	56 e3       	ldi	r21, 0x36	; 54
     8e0:	b1 d4       	rcall	.+2402   	; 0x1244 <__mulsf3>
     8e2:	2a ef       	ldi	r18, 0xFA	; 250
     8e4:	3d ee       	ldi	r19, 0xED	; 237
     8e6:	4b e6       	ldi	r20, 0x6B	; 107
     8e8:	5a e3       	ldi	r21, 0x3A	; 58
     8ea:	f5 d2       	rcall	.+1514   	; 0xed6 <__addsf3>
     8ec:	10 c2       	rjmp	.+1056   	; 0xd0e <pwm_set_pulse_width>
     8ee:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     8f0:	66 ea       	ldi	r22, 0xA6	; 166
     8f2:	7b e9       	ldi	r23, 0x9B	; 155
     8f4:	84 ec       	ldi	r24, 0xC4	; 196
     8f6:	9a e3       	ldi	r25, 0x3A	; 58
     8f8:	0a c2       	rjmp	.+1044   	; 0xd0e <pwm_set_pulse_width>
     8fa:	08 95       	ret

000008fc <solenoid_init>:
#include <util/delay.h>


void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     8fc:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     8fe:	89 9a       	sbi	0x11, 1	; 17
     900:	08 95       	ret

00000902 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     902:	89 98       	cbi	0x11, 1	; 17
     904:	2f ef       	ldi	r18, 0xFF	; 255
     906:	81 ee       	ldi	r24, 0xE1	; 225
     908:	94 e0       	ldi	r25, 0x04	; 4
     90a:	21 50       	subi	r18, 0x01	; 1
     90c:	80 40       	sbci	r24, 0x00	; 0
     90e:	90 40       	sbci	r25, 0x00	; 0
     910:	e1 f7       	brne	.-8      	; 0x90a <solenoid_shoot+0x8>
     912:	00 c0       	rjmp	.+0      	; 0x914 <solenoid_shoot+0x12>
     914:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF1);
     916:	89 9a       	sbi	0x11, 1	; 17
     918:	08 95       	ret

0000091a <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     91a:	e0 ec       	ldi	r30, 0xC0	; 192
     91c:	f0 e0       	ldi	r31, 0x00	; 0
     91e:	90 81       	ld	r25, Z
     920:	95 ff       	sbrs	r25, 5
     922:	fd cf       	rjmp	.-6      	; 0x91e <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     924:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	08 95       	ret

0000092e <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     92e:	e0 ec       	ldi	r30, 0xC0	; 192
     930:	f0 e0       	ldi	r31, 0x00	; 0
     932:	80 81       	ld	r24, Z
     934:	88 23       	and	r24, r24
     936:	ec f7       	brge	.-6      	; 0x932 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     938:	80 91 c6 00 	lds	r24, 0x00C6
}
     93c:	08 95       	ret

0000093e <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     93e:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     942:	88 e1       	ldi	r24, 0x18	; 24
     944:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     948:	67 e9       	ldi	r22, 0x97	; 151
     94a:	74 e0       	ldi	r23, 0x04	; 4
     94c:	8d e8       	ldi	r24, 0x8D	; 141
     94e:	94 e0       	ldi	r25, 0x04	; 4
     950:	e2 d4       	rcall	.+2500   	; 0x1316 <fdevopen>
     952:	90 93 d0 02 	sts	0x02D0, r25
     956:	80 93 cf 02 	sts	0x02CF, r24
	
	
	return 0; 
}
     95a:	80 e0       	ldi	r24, 0x00	; 0
     95c:	90 e0       	ldi	r25, 0x00	; 0
     95e:	08 95       	ret

00000960 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     960:	9c d1       	rcall	.+824    	; 0xc9a <SPI_activate_SS>
     962:	80 ec       	ldi	r24, 0xC0	; 192
     964:	94 d1       	rcall	.+808    	; 0xc8e <SPI_read_write>
     966:	9b c1       	rjmp	.+822    	; 0xc9e <SPI_deactivate_SS>
     968:	08 95       	ret

0000096a <MCP2515_read>:
     96a:	cf 93       	push	r28
     96c:	c8 2f       	mov	r28, r24
     96e:	95 d1       	rcall	.+810    	; 0xc9a <SPI_activate_SS>
     970:	83 e0       	ldi	r24, 0x03	; 3
     972:	8d d1       	rcall	.+794    	; 0xc8e <SPI_read_write>
     974:	8c 2f       	mov	r24, r28
     976:	8b d1       	rcall	.+790    	; 0xc8e <SPI_read_write>
     978:	80 e0       	ldi	r24, 0x00	; 0
     97a:	89 d1       	rcall	.+786    	; 0xc8e <SPI_read_write>
     97c:	c8 2f       	mov	r28, r24
     97e:	8f d1       	rcall	.+798    	; 0xc9e <SPI_deactivate_SS>
     980:	8c 2f       	mov	r24, r28
     982:	cf 91       	pop	r28
     984:	08 95       	ret

00000986 <MCP2515_write>:
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	d8 2f       	mov	r29, r24
     98c:	c6 2f       	mov	r28, r22
     98e:	85 d1       	rcall	.+778    	; 0xc9a <SPI_activate_SS>
     990:	82 e0       	ldi	r24, 0x02	; 2
     992:	7d d1       	rcall	.+762    	; 0xc8e <SPI_read_write>
     994:	8d 2f       	mov	r24, r29
     996:	7b d1       	rcall	.+758    	; 0xc8e <SPI_read_write>
     998:	8c 2f       	mov	r24, r28
     99a:	79 d1       	rcall	.+754    	; 0xc8e <SPI_read_write>
     99c:	80 d1       	rcall	.+768    	; 0xc9e <SPI_deactivate_SS>
     99e:	df 91       	pop	r29
     9a0:	cf 91       	pop	r28
     9a2:	08 95       	ret

000009a4 <MCP2515_request_to_send>:
     9a4:	cf 93       	push	r28
     9a6:	c8 2f       	mov	r28, r24
     9a8:	78 d1       	rcall	.+752    	; 0xc9a <SPI_activate_SS>
     9aa:	c8 30       	cpi	r28, 0x08	; 8
     9ac:	20 f4       	brcc	.+8      	; 0x9b6 <MCP2515_request_to_send+0x12>
     9ae:	8c 2f       	mov	r24, r28
     9b0:	80 68       	ori	r24, 0x80	; 128
     9b2:	6d d1       	rcall	.+730    	; 0xc8e <SPI_read_write>
     9b4:	02 c0       	rjmp	.+4      	; 0x9ba <MCP2515_request_to_send+0x16>
     9b6:	80 e8       	ldi	r24, 0x80	; 128
     9b8:	6a d1       	rcall	.+724    	; 0xc8e <SPI_read_write>
     9ba:	71 d1       	rcall	.+738    	; 0xc9e <SPI_deactivate_SS>
     9bc:	cf 91       	pop	r28
     9be:	08 95       	ret

000009c0 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     9c0:	1f 93       	push	r17
     9c2:	cf 93       	push	r28
     9c4:	df 93       	push	r29
     9c6:	18 2f       	mov	r17, r24
     9c8:	d6 2f       	mov	r29, r22
     9ca:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     9cc:	66 d1       	rcall	.+716    	; 0xc9a <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     9ce:	85 e0       	ldi	r24, 0x05	; 5
     9d0:	5e d1       	rcall	.+700    	; 0xc8e <SPI_read_write>
	SPI_read_write(address);
     9d2:	81 2f       	mov	r24, r17
     9d4:	5c d1       	rcall	.+696    	; 0xc8e <SPI_read_write>
	SPI_read_write(mask_byte);
     9d6:	8d 2f       	mov	r24, r29
     9d8:	5a d1       	rcall	.+692    	; 0xc8e <SPI_read_write>
	SPI_read_write(data_byte);
     9da:	8c 2f       	mov	r24, r28
     9dc:	58 d1       	rcall	.+688    	; 0xc8e <SPI_read_write>
	SPI_deactivate_SS();
     9de:	5f d1       	rcall	.+702    	; 0xc9e <SPI_deactivate_SS>
     9e0:	df 91       	pop	r29
     9e2:	cf 91       	pop	r28
     9e4:	1f 91       	pop	r17
     9e6:	08 95       	ret

000009e8 <main>:
int last_IR_value = 0; 
typedef enum {IDLE = 0, EASY = 1, MEDIUM = 2, HARD = 3, PLAY} states;
states current_state = IDLE;

int main(void)
{
     9e8:	cf 93       	push	r28
     9ea:	df 93       	push	r29
     9ec:	cd b7       	in	r28, 0x3d	; 61
     9ee:	de b7       	in	r29, 0x3e	; 62
     9f0:	2e 97       	sbiw	r28, 0x0e	; 14
     9f2:	0f b6       	in	r0, 0x3f	; 63
     9f4:	f8 94       	cli
     9f6:	de bf       	out	0x3e, r29	; 62
     9f8:	0f be       	out	0x3f, r0	; 63
     9fa:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     9fc:	f8 94       	cli
	UART_init(MYUBRR);
     9fe:	87 e6       	ldi	r24, 0x67	; 103
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	9d df       	rcall	.-198    	; 0x93e <UART_init>
	CAN_init();
     a04:	e1 db       	rcall	.-2110   	; 0x1c8 <CAN_init>
	servo_init();
     a06:	43 df       	rcall	.-378    	; 0x88e <servo_init>
	ADC_init();
     a08:	1b dd       	rcall	.-1482   	; 0x440 <ADC_init>
	solenoid_init();
     a0a:	78 df       	rcall	.-272    	; 0x8fc <solenoid_init>
	motor_init();
     a0c:	68 de       	rcall	.-816    	; 0x6de <motor_init>
	sei();
     a0e:	78 94       	sei
			Ki = 0.1;
			current_state = PLAY;
			break;
		case MEDIUM:
			printf("MEDIUM \n");
			Kp = 0.9;
     a10:	0f 2e       	mov	r0, r31
     a12:	f6 e6       	ldi	r31, 0x66	; 102
     a14:	4f 2e       	mov	r4, r31
     a16:	54 2c       	mov	r5, r4
     a18:	64 2c       	mov	r6, r4
     a1a:	ff e3       	ldi	r31, 0x3F	; 63
     a1c:	7f 2e       	mov	r7, r31
     a1e:	f0 2d       	mov	r31, r0
			Kd = 0.07;
     a20:	0f 2e       	mov	r0, r31
     a22:	f9 e2       	ldi	r31, 0x29	; 41
     a24:	8f 2e       	mov	r8, r31
     a26:	fc e5       	ldi	r31, 0x5C	; 92
     a28:	9f 2e       	mov	r9, r31
     a2a:	ff e8       	ldi	r31, 0x8F	; 143
     a2c:	af 2e       	mov	r10, r31
     a2e:	fd e3       	ldi	r31, 0x3D	; 61
     a30:	bf 2e       	mov	r11, r31
     a32:	f0 2d       	mov	r31, r0
			Ki = 0.1;
			current_state = PLAY;
     a34:	68 94       	set
     a36:	33 24       	eor	r3, r3
     a38:	32 f8       	bld	r3, 2
			}
			IR_value = IR_game_over();
			
			if(IR_value == 1){
				printf("Can melding, spill over\n");
				Message msg = {0, 1, {0}};
     a3a:	0f 2e       	mov	r0, r31
     a3c:	fc e0       	ldi	r31, 0x0C	; 12
     a3e:	2f 2e       	mov	r2, r31
     a40:	f0 2d       	mov	r31, r0
     a42:	ce 01       	movw	r24, r28
     a44:	01 96       	adiw	r24, 0x01	; 1
     a46:	9e 87       	std	Y+14, r25	; 0x0e
     a48:	8d 87       	std	Y+13, r24	; 0x0d
	sei();
	
	while(1)
	{
		
		switch (current_state)
     a4a:	80 91 ba 02 	lds	r24, 0x02BA
     a4e:	82 30       	cpi	r24, 0x02	; 2
     a50:	09 f4       	brne	.+2      	; 0xa54 <main+0x6c>
     a52:	4c c0       	rjmp	.+152    	; 0xaec <main+0x104>
     a54:	28 f4       	brcc	.+10     	; 0xa60 <main+0x78>
     a56:	88 23       	and	r24, r24
     a58:	51 f0       	breq	.+20     	; 0xa6e <main+0x86>
     a5a:	81 30       	cpi	r24, 0x01	; 1
     a5c:	29 f1       	breq	.+74     	; 0xaa8 <main+0xc0>
     a5e:	f7 cf       	rjmp	.-18     	; 0xa4e <main+0x66>
     a60:	83 30       	cpi	r24, 0x03	; 3
     a62:	09 f4       	brne	.+2      	; 0xa66 <main+0x7e>
     a64:	65 c0       	rjmp	.+202    	; 0xb30 <main+0x148>
     a66:	84 30       	cpi	r24, 0x04	; 4
     a68:	09 f4       	brne	.+2      	; 0xa6c <main+0x84>
     a6a:	8c c0       	rjmp	.+280    	; 0xb84 <main+0x19c>
     a6c:	f0 cf       	rjmp	.-32     	; 0xa4e <main+0x66>
		{
		case IDLE:
			if (rx_int_flag){
     a6e:	80 91 c0 02 	lds	r24, 0x02C0
     a72:	88 23       	and	r24, r24
     a74:	51 f3       	breq	.-44     	; 0xa4a <main+0x62>
				Message recieve_msg = CAN_recieve();
     a76:	ce 01       	movw	r24, r28
     a78:	01 96       	adiw	r24, 0x01	; 1
     a7a:	43 dc       	rcall	.-1914   	; 0x302 <CAN_recieve>
     a7c:	28 85       	ldd	r18, Y+8	; 0x08
				int received_state = recieve_msg.data[3];
				if (received_state > 0 && received_state <4){ 
     a7e:	82 2f       	mov	r24, r18
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	01 97       	sbiw	r24, 0x01	; 1
     a84:	03 97       	sbiw	r24, 0x03	; 3
     a86:	68 f4       	brcc	.+26     	; 0xaa2 <main+0xba>
					current_state = received_state;
     a88:	20 93 ba 02 	sts	0x02BA, r18
					printf("current state %d \n", recieve_msg.data[3]);
     a8c:	1f 92       	push	r1
     a8e:	2f 93       	push	r18
     a90:	a9 e6       	ldi	r26, 0x69	; 105
     a92:	b2 e0       	ldi	r27, 0x02	; 2
     a94:	bf 93       	push	r27
     a96:	af 93       	push	r26
     a98:	88 d4       	rcall	.+2320   	; 0x13aa <printf>
     a9a:	0f 90       	pop	r0
     a9c:	0f 90       	pop	r0
     a9e:	0f 90       	pop	r0
     aa0:	0f 90       	pop	r0
				}
				rx_int_flag = 0;
     aa2:	10 92 c0 02 	sts	0x02C0, r1
     aa6:	d1 cf       	rjmp	.-94     	; 0xa4a <main+0x62>
			}
			break;
		case EASY:
			printf("EASY \n");
     aa8:	8c e7       	ldi	r24, 0x7C	; 124
     aaa:	92 e0       	ldi	r25, 0x02	; 2
     aac:	8f d4       	rcall	.+2334   	; 0x13cc <puts>
			Kp = 0.9;
     aae:	40 92 da 02 	sts	0x02DA, r4
     ab2:	50 92 db 02 	sts	0x02DB, r5
     ab6:	60 92 dc 02 	sts	0x02DC, r6
     aba:	70 92 dd 02 	sts	0x02DD, r7
			Kd = 0.07;
     abe:	80 92 d6 02 	sts	0x02D6, r8
     ac2:	90 92 d7 02 	sts	0x02D7, r9
     ac6:	a0 92 d8 02 	sts	0x02D8, r10
     aca:	b0 92 d9 02 	sts	0x02D9, r11
			Ki = 0.1;
     ace:	8d ec       	ldi	r24, 0xCD	; 205
     ad0:	9c ec       	ldi	r25, 0xCC	; 204
     ad2:	ac ec       	ldi	r26, 0xCC	; 204
     ad4:	bd e3       	ldi	r27, 0x3D	; 61
     ad6:	80 93 d1 02 	sts	0x02D1, r24
     ada:	90 93 d2 02 	sts	0x02D2, r25
     ade:	a0 93 d3 02 	sts	0x02D3, r26
     ae2:	b0 93 d4 02 	sts	0x02D4, r27
			current_state = PLAY;
     ae6:	30 92 ba 02 	sts	0x02BA, r3
			break;
     aea:	af cf       	rjmp	.-162    	; 0xa4a <main+0x62>
		case MEDIUM:
			printf("MEDIUM \n");
     aec:	82 e8       	ldi	r24, 0x82	; 130
     aee:	92 e0       	ldi	r25, 0x02	; 2
     af0:	6d d4       	rcall	.+2266   	; 0x13cc <puts>
			Kp = 0.9;
     af2:	40 92 da 02 	sts	0x02DA, r4
     af6:	50 92 db 02 	sts	0x02DB, r5
     afa:	60 92 dc 02 	sts	0x02DC, r6
     afe:	70 92 dd 02 	sts	0x02DD, r7
			Kd = 0.07;
     b02:	80 92 d6 02 	sts	0x02D6, r8
     b06:	90 92 d7 02 	sts	0x02D7, r9
     b0a:	a0 92 d8 02 	sts	0x02D8, r10
     b0e:	b0 92 d9 02 	sts	0x02D9, r11
			Ki = 0.1;
     b12:	8d ec       	ldi	r24, 0xCD	; 205
     b14:	9c ec       	ldi	r25, 0xCC	; 204
     b16:	ac ec       	ldi	r26, 0xCC	; 204
     b18:	bd e3       	ldi	r27, 0x3D	; 61
     b1a:	80 93 d1 02 	sts	0x02D1, r24
     b1e:	90 93 d2 02 	sts	0x02D2, r25
     b22:	a0 93 d3 02 	sts	0x02D3, r26
     b26:	b0 93 d4 02 	sts	0x02D4, r27
			current_state = PLAY;
     b2a:	30 92 ba 02 	sts	0x02BA, r3
			break;
     b2e:	8d cf       	rjmp	.-230    	; 0xa4a <main+0x62>
		case HARD:
			printf("HARD \n");
     b30:	8a e8       	ldi	r24, 0x8A	; 138
     b32:	92 e0       	ldi	r25, 0x02	; 2
     b34:	4b d4       	rcall	.+2198   	; 0x13cc <puts>
			Kp = 1.2;
     b36:	8a e9       	ldi	r24, 0x9A	; 154
     b38:	99 e9       	ldi	r25, 0x99	; 153
     b3a:	a9 e9       	ldi	r26, 0x99	; 153
     b3c:	bf e3       	ldi	r27, 0x3F	; 63
     b3e:	80 93 da 02 	sts	0x02DA, r24
     b42:	90 93 db 02 	sts	0x02DB, r25
     b46:	a0 93 dc 02 	sts	0x02DC, r26
     b4a:	b0 93 dd 02 	sts	0x02DD, r27
			Kd = 0.3;
     b4e:	8a e9       	ldi	r24, 0x9A	; 154
     b50:	99 e9       	ldi	r25, 0x99	; 153
     b52:	a9 e9       	ldi	r26, 0x99	; 153
     b54:	be e3       	ldi	r27, 0x3E	; 62
     b56:	80 93 d6 02 	sts	0x02D6, r24
     b5a:	90 93 d7 02 	sts	0x02D7, r25
     b5e:	a0 93 d8 02 	sts	0x02D8, r26
     b62:	b0 93 d9 02 	sts	0x02D9, r27
			Ki = 0.01;
     b66:	8a e0       	ldi	r24, 0x0A	; 10
     b68:	97 ed       	ldi	r25, 0xD7	; 215
     b6a:	a3 e2       	ldi	r26, 0x23	; 35
     b6c:	bc e3       	ldi	r27, 0x3C	; 60
     b6e:	80 93 d1 02 	sts	0x02D1, r24
     b72:	90 93 d2 02 	sts	0x02D2, r25
     b76:	a0 93 d3 02 	sts	0x02D3, r26
     b7a:	b0 93 d4 02 	sts	0x02D4, r27
			current_state = PLAY;
     b7e:	30 92 ba 02 	sts	0x02BA, r3
			break;
     b82:	63 cf       	rjmp	.-314    	; 0xa4a <main+0x62>
		case PLAY:
			printf("PLAY\n");
     b84:	80 e9       	ldi	r24, 0x90	; 144
     b86:	92 e0       	ldi	r25, 0x02	; 2
     b88:	21 d4       	rcall	.+2114   	; 0x13cc <puts>
			if(rx_int_flag){
     b8a:	80 91 c0 02 	lds	r24, 0x02C0
     b8e:	88 23       	and	r24, r24
     b90:	99 f0       	breq	.+38     	; 0xbb8 <main+0x1d0>
				
				Message recieve_msg = CAN_recieve();
     b92:	ce 01       	movw	r24, r28
     b94:	01 96       	adiw	r24, 0x01	; 1
     b96:	b5 db       	rcall	.-2198   	; 0x302 <CAN_recieve>
				
				joystick_pos_x = recieve_msg.data[0];
     b98:	8d 81       	ldd	r24, Y+5	; 0x05
     b9a:	80 93 d5 02 	sts	0x02D5, r24
				slider_pos_r = recieve_msg.data[1];
     b9e:	9e 81       	ldd	r25, Y+6	; 0x06
     ba0:	90 93 bf 02 	sts	0x02BF, r25
				int solenoid_button = recieve_msg.data[2];
     ba4:	1f 81       	ldd	r17, Y+7	; 0x07
				
				//printf("Joy_x %d \t", joystick_pos_x);
				//printf("Slider_r %d \n", slider_pos_r);
				
				servo_set_pos(joystick_pos_x);
     ba6:	7a de       	rcall	.-780    	; 0x89c <servo_set_pos>
				
				if (solenoid_button == 2){
     ba8:	12 30       	cpi	r17, 0x02	; 2
     baa:	21 f4       	brne	.+8      	; 0xbb4 <main+0x1cc>
					printf("shoot\n");
     bac:	85 e9       	ldi	r24, 0x95	; 149
     bae:	92 e0       	ldi	r25, 0x02	; 2
     bb0:	0d d4       	rcall	.+2074   	; 0x13cc <puts>
					solenoid_shoot();
     bb2:	a7 de       	rcall	.-690    	; 0x902 <solenoid_shoot>
					solenoid_button = 0;
				}
				rx_int_flag = 0;
     bb4:	10 92 c0 02 	sts	0x02C0, r1
			}
			
			if(timer_flag == 1){
     bb8:	80 91 bd 02 	lds	r24, 0x02BD
     bbc:	90 91 be 02 	lds	r25, 0x02BE
     bc0:	01 97       	sbiw	r24, 0x01	; 1
     bc2:	59 f5       	brne	.+86     	; 0xc1a <main+0x232>
				clr_bit(TIMSK3, TOIE3);
     bc4:	a1 e7       	ldi	r26, 0x71	; 113
     bc6:	b0 e0       	ldi	r27, 0x00	; 0
     bc8:	8c 91       	ld	r24, X
     bca:	8e 7f       	andi	r24, 0xFE	; 254
     bcc:	8c 93       	st	X, r24
				//printf("PI input %d \t", slider_pos_r);
				//printf("Encoder %d \n", motor_read_encoder());
				
				motor_drive(motor_PID(slider_pos_r, Kp, Ki, Kd));
     bce:	c0 90 d6 02 	lds	r12, 0x02D6
     bd2:	d0 90 d7 02 	lds	r13, 0x02D7
     bd6:	e0 90 d8 02 	lds	r14, 0x02D8
     bda:	f0 90 d9 02 	lds	r15, 0x02D9
     bde:	00 91 d1 02 	lds	r16, 0x02D1
     be2:	10 91 d2 02 	lds	r17, 0x02D2
     be6:	20 91 d3 02 	lds	r18, 0x02D3
     bea:	30 91 d4 02 	lds	r19, 0x02D4
     bee:	40 91 da 02 	lds	r20, 0x02DA
     bf2:	50 91 db 02 	lds	r21, 0x02DB
     bf6:	60 91 dc 02 	lds	r22, 0x02DC
     bfa:	70 91 dd 02 	lds	r23, 0x02DD
     bfe:	80 91 bf 02 	lds	r24, 0x02BF
     c02:	90 e0       	ldi	r25, 0x00	; 0
     c04:	a2 dd       	rcall	.-1212   	; 0x74a <motor_PID>
     c06:	ac dc       	rcall	.-1704   	; 0x560 <motor_drive>
				set_bit(TIMSK3, TOIE3);
     c08:	e1 e7       	ldi	r30, 0x71	; 113
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	80 81       	ld	r24, Z
     c0e:	81 60       	ori	r24, 0x01	; 1
     c10:	80 83       	st	Z, r24
				timer_flag = 0;
     c12:	10 92 be 02 	sts	0x02BE, r1
     c16:	10 92 bd 02 	sts	0x02BD, r1
			}
			IR_value = IR_game_over();
     c1a:	88 dc       	rcall	.-1776   	; 0x52c <IR_game_over>
     c1c:	90 93 bc 02 	sts	0x02BC, r25
     c20:	80 93 bb 02 	sts	0x02BB, r24
			
			if(IR_value == 1){
     c24:	01 97       	sbiw	r24, 0x01	; 1
     c26:	c1 f4       	brne	.+48     	; 0xc58 <main+0x270>
				printf("Can melding, spill over\n");
     c28:	8b e9       	ldi	r24, 0x9B	; 155
     c2a:	92 e0       	ldi	r25, 0x02	; 2
     c2c:	cf d3       	rcall	.+1950   	; 0x13cc <puts>
				Message msg = {0, 1, {0}};
     c2e:	ad 85       	ldd	r26, Y+13	; 0x0d
     c30:	be 85       	ldd	r27, Y+14	; 0x0e
     c32:	e2 2d       	mov	r30, r2
     c34:	1d 92       	st	X+, r1
     c36:	ea 95       	dec	r30
     c38:	e9 f7       	brne	.-6      	; 0xc34 <main+0x24c>
     c3a:	81 e0       	ldi	r24, 0x01	; 1
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	9c 83       	std	Y+4, r25	; 0x04
     c40:	8b 83       	std	Y+3, r24	; 0x03
				CAN_send(&msg);
     c42:	ce 01       	movw	r24, r28
     c44:	01 96       	adiw	r24, 0x01	; 1
     c46:	16 db       	rcall	.-2516   	; 0x274 <CAN_send>
				while(!rx_int_flag);			//waiting for message about new game
     c48:	80 91 c0 02 	lds	r24, 0x02C0
     c4c:	88 23       	and	r24, r24
     c4e:	e1 f3       	breq	.-8      	; 0xc48 <main+0x260>
				current_state = IDLE;
     c50:	10 92 ba 02 	sts	0x02BA, r1
				rx_int_flag = 0;
     c54:	10 92 c0 02 	sts	0x02C0, r1
     c58:	af e9       	ldi	r26, 0x9F	; 159
     c5a:	bf e0       	ldi	r27, 0x0F	; 15
     c5c:	11 97       	sbiw	r26, 0x01	; 1
     c5e:	f1 f7       	brne	.-4      	; 0xc5c <main+0x274>
     c60:	00 c0       	rjmp	.+0      	; 0xc62 <main+0x27a>
     c62:	00 00       	nop
     c64:	f2 ce       	rjmp	.-540    	; 0xa4a <main+0x62>

00000c66 <__vector_35>:
	}
	return 0;
}


ISR(TIMER3_OVF_vect){
     c66:	1f 92       	push	r1
     c68:	0f 92       	push	r0
     c6a:	0f b6       	in	r0, 0x3f	; 63
     c6c:	0f 92       	push	r0
     c6e:	11 24       	eor	r1, r1
     c70:	8f 93       	push	r24
     c72:	9f 93       	push	r25
	timer_flag = 1;
     c74:	81 e0       	ldi	r24, 0x01	; 1
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	90 93 be 02 	sts	0x02BE, r25
     c7c:	80 93 bd 02 	sts	0x02BD, r24
	
     c80:	9f 91       	pop	r25
     c82:	8f 91       	pop	r24
     c84:	0f 90       	pop	r0
     c86:	0f be       	out	0x3f, r0	; 63
     c88:	0f 90       	pop	r0
     c8a:	1f 90       	pop	r1
     c8c:	18 95       	reti

00000c8e <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     c8e:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     c90:	0d b4       	in	r0, 0x2d	; 45
     c92:	07 fe       	sbrs	r0, 7
     c94:	fd cf       	rjmp	.-6      	; 0xc90 <SPI_read_write+0x2>
	
	return SPDR;
     c96:	8e b5       	in	r24, 0x2e	; 46
}
     c98:	08 95       	ret

00000c9a <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     c9a:	2f 98       	cbi	0x05, 7	; 5
     c9c:	08 95       	ret

00000c9e <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     c9e:	2f 9a       	sbi	0x05, 7	; 5
     ca0:	08 95       	ret

00000ca2 <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     ca2:	8c b5       	in	r24, 0x2c	; 44
     ca4:	80 61       	ori	r24, 0x10	; 16
     ca6:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     ca8:	8c b5       	in	r24, 0x2c	; 44
     caa:	81 60       	ori	r24, 0x01	; 1
     cac:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     cae:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     cb0:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     cb2:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     cb4:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     cb6:	8c b5       	in	r24, 0x2c	; 44
     cb8:	80 64       	ori	r24, 0x40	; 64
     cba:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     cbc:	f0 cf       	rjmp	.-32     	; 0xc9e <SPI_deactivate_SS>
     cbe:	08 95       	ret

00000cc0 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     cc0:	e0 e8       	ldi	r30, 0x80	; 128
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	80 68       	ori	r24, 0x80	; 128
     cc8:	80 83       	st	Z, r24
     cca:	80 81       	ld	r24, Z
     ccc:	8f 7b       	andi	r24, 0xBF	; 191
     cce:	80 83       	st	Z, r24
     cd0:	80 81       	ld	r24, Z
     cd2:	82 60       	ori	r24, 0x02	; 2
     cd4:	80 83       	st	Z, r24
     cd6:	80 81       	ld	r24, Z
     cd8:	8e 7f       	andi	r24, 0xFE	; 254
     cda:	80 83       	st	Z, r24
     cdc:	e1 e8       	ldi	r30, 0x81	; 129
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	88 60       	ori	r24, 0x08	; 8
     ce4:	80 83       	st	Z, r24
     ce6:	80 81       	ld	r24, Z
     ce8:	80 61       	ori	r24, 0x10	; 16
     cea:	80 83       	st	Z, r24
     cec:	80 81       	ld	r24, Z
     cee:	84 60       	ori	r24, 0x04	; 4
     cf0:	80 83       	st	Z, r24
     cf2:	80 81       	ld	r24, Z
     cf4:	8d 7f       	andi	r24, 0xFD	; 253
     cf6:	80 83       	st	Z, r24
     cf8:	80 81       	ld	r24, Z
     cfa:	8e 7f       	andi	r24, 0xFE	; 254
     cfc:	80 83       	st	Z, r24
     cfe:	25 9a       	sbi	0x04, 5	; 4
     d00:	81 ee       	ldi	r24, 0xE1	; 225
     d02:	94 e0       	ldi	r25, 0x04	; 4
     d04:	90 93 87 00 	sts	0x0087, r25
     d08:	80 93 86 00 	sts	0x0086, r24
     d0c:	08 95       	ret

00000d0e <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     d0e:	cf 92       	push	r12
     d10:	df 92       	push	r13
     d12:	ef 92       	push	r14
     d14:	ff 92       	push	r15
     d16:	cf 93       	push	r28
     d18:	6b 01       	movw	r12, r22
     d1a:	7c 01       	movw	r14, r24
	cli();
     d1c:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     d1e:	c1 e0       	ldi	r28, 0x01	; 1
     d20:	2a ef       	ldi	r18, 0xFA	; 250
     d22:	3d ee       	ldi	r19, 0xED	; 237
     d24:	4b e6       	ldi	r20, 0x6B	; 107
     d26:	5a e3       	ldi	r21, 0x3A	; 58
     d28:	89 d2       	rcall	.+1298   	; 0x123c <__gesf2>
     d2a:	18 16       	cp	r1, r24
     d2c:	0c f0       	brlt	.+2      	; 0xd30 <pwm_set_pulse_width+0x22>
     d2e:	c0 e0       	ldi	r28, 0x00	; 0
     d30:	cc 23       	and	r28, r28
     d32:	d1 f0       	breq	.+52     	; 0xd68 <pwm_set_pulse_width+0x5a>
     d34:	27 e2       	ldi	r18, 0x27	; 39
     d36:	30 ea       	ldi	r19, 0xA0	; 160
     d38:	49 e0       	ldi	r20, 0x09	; 9
     d3a:	5b e3       	ldi	r21, 0x3B	; 59
     d3c:	c7 01       	movw	r24, r14
     d3e:	b6 01       	movw	r22, r12
     d40:	2e d1       	rcall	.+604    	; 0xf9e <__cmpsf2>
     d42:	88 23       	and	r24, r24
     d44:	8c f4       	brge	.+34     	; 0xd68 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     d46:	20 e0       	ldi	r18, 0x00	; 0
     d48:	34 e2       	ldi	r19, 0x24	; 36
     d4a:	44 e7       	ldi	r20, 0x74	; 116
     d4c:	57 e4       	ldi	r21, 0x47	; 71
     d4e:	c7 01       	movw	r24, r14
     d50:	b6 01       	movw	r22, r12
     d52:	78 d2       	rcall	.+1264   	; 0x1244 <__mulsf3>
     d54:	20 e0       	ldi	r18, 0x00	; 0
     d56:	30 e0       	ldi	r19, 0x00	; 0
     d58:	40 e0       	ldi	r20, 0x00	; 0
     d5a:	5f e3       	ldi	r21, 0x3F	; 63
     d5c:	bb d0       	rcall	.+374    	; 0xed4 <__subsf3>
     d5e:	90 d1       	rcall	.+800    	; 0x1080 <__fixunssfsi>
		OCR1A = pulse;
     d60:	70 93 89 00 	sts	0x0089, r23
     d64:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     d68:	78 94       	sei
}
     d6a:	cf 91       	pop	r28
     d6c:	ff 90       	pop	r15
     d6e:	ef 90       	pop	r14
     d70:	df 90       	pop	r13
     d72:	cf 90       	pop	r12
     d74:	08 95       	ret

00000d76 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d76:	8c e0       	ldi	r24, 0x0C	; 12
     d78:	80 93 b8 00 	sts	0x00B8, r24
     d7c:	8f ef       	ldi	r24, 0xFF	; 255
     d7e:	80 93 bb 00 	sts	0x00BB, r24
     d82:	84 e0       	ldi	r24, 0x04	; 4
     d84:	80 93 bc 00 	sts	0x00BC, r24
     d88:	08 95       	ret

00000d8a <TWI_Start_Transceiver_With_Data>:
     d8a:	ec eb       	ldi	r30, 0xBC	; 188
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	20 81       	ld	r18, Z
     d90:	20 fd       	sbrc	r18, 0
     d92:	fd cf       	rjmp	.-6      	; 0xd8e <TWI_Start_Transceiver_With_Data+0x4>
     d94:	60 93 c3 02 	sts	0x02C3, r22
     d98:	fc 01       	movw	r30, r24
     d9a:	20 81       	ld	r18, Z
     d9c:	20 93 c4 02 	sts	0x02C4, r18
     da0:	20 fd       	sbrc	r18, 0
     da2:	0c c0       	rjmp	.+24     	; 0xdbc <TWI_Start_Transceiver_With_Data+0x32>
     da4:	62 30       	cpi	r22, 0x02	; 2
     da6:	50 f0       	brcs	.+20     	; 0xdbc <TWI_Start_Transceiver_With_Data+0x32>
     da8:	dc 01       	movw	r26, r24
     daa:	11 96       	adiw	r26, 0x01	; 1
     dac:	e5 ec       	ldi	r30, 0xC5	; 197
     dae:	f2 e0       	ldi	r31, 0x02	; 2
     db0:	81 e0       	ldi	r24, 0x01	; 1
     db2:	9d 91       	ld	r25, X+
     db4:	91 93       	st	Z+, r25
     db6:	8f 5f       	subi	r24, 0xFF	; 255
     db8:	86 13       	cpse	r24, r22
     dba:	fb cf       	rjmp	.-10     	; 0xdb2 <TWI_Start_Transceiver_With_Data+0x28>
     dbc:	10 92 c2 02 	sts	0x02C2, r1
     dc0:	88 ef       	ldi	r24, 0xF8	; 248
     dc2:	80 93 06 02 	sts	0x0206, r24
     dc6:	85 ea       	ldi	r24, 0xA5	; 165
     dc8:	80 93 bc 00 	sts	0x00BC, r24
     dcc:	08 95       	ret

00000dce <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     dce:	1f 92       	push	r1
     dd0:	0f 92       	push	r0
     dd2:	0f b6       	in	r0, 0x3f	; 63
     dd4:	0f 92       	push	r0
     dd6:	11 24       	eor	r1, r1
     dd8:	0b b6       	in	r0, 0x3b	; 59
     dda:	0f 92       	push	r0
     ddc:	2f 93       	push	r18
     dde:	3f 93       	push	r19
     de0:	8f 93       	push	r24
     de2:	9f 93       	push	r25
     de4:	af 93       	push	r26
     de6:	bf 93       	push	r27
     de8:	ef 93       	push	r30
     dea:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     dec:	80 91 b9 00 	lds	r24, 0x00B9
     df0:	90 e0       	ldi	r25, 0x00	; 0
     df2:	fc 01       	movw	r30, r24
     df4:	38 97       	sbiw	r30, 0x08	; 8
     df6:	e1 35       	cpi	r30, 0x51	; 81
     df8:	f1 05       	cpc	r31, r1
     dfa:	08 f0       	brcs	.+2      	; 0xdfe <__vector_39+0x30>
     dfc:	55 c0       	rjmp	.+170    	; 0xea8 <__vector_39+0xda>
     dfe:	ee 58       	subi	r30, 0x8E	; 142
     e00:	ff 4f       	sbci	r31, 0xFF	; 255
     e02:	83 c2       	rjmp	.+1286   	; 0x130a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e04:	10 92 c1 02 	sts	0x02C1, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e08:	e0 91 c1 02 	lds	r30, 0x02C1
     e0c:	80 91 c3 02 	lds	r24, 0x02C3
     e10:	e8 17       	cp	r30, r24
     e12:	70 f4       	brcc	.+28     	; 0xe30 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e14:	81 e0       	ldi	r24, 0x01	; 1
     e16:	8e 0f       	add	r24, r30
     e18:	80 93 c1 02 	sts	0x02C1, r24
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	ec 53       	subi	r30, 0x3C	; 60
     e20:	fd 4f       	sbci	r31, 0xFD	; 253
     e22:	80 81       	ld	r24, Z
     e24:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e28:	85 e8       	ldi	r24, 0x85	; 133
     e2a:	80 93 bc 00 	sts	0x00BC, r24
     e2e:	43 c0       	rjmp	.+134    	; 0xeb6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e30:	80 91 c2 02 	lds	r24, 0x02C2
     e34:	81 60       	ori	r24, 0x01	; 1
     e36:	80 93 c2 02 	sts	0x02C2, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e3a:	84 e9       	ldi	r24, 0x94	; 148
     e3c:	80 93 bc 00 	sts	0x00BC, r24
     e40:	3a c0       	rjmp	.+116    	; 0xeb6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e42:	e0 91 c1 02 	lds	r30, 0x02C1
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	8e 0f       	add	r24, r30
     e4a:	80 93 c1 02 	sts	0x02C1, r24
     e4e:	80 91 bb 00 	lds	r24, 0x00BB
     e52:	f0 e0       	ldi	r31, 0x00	; 0
     e54:	ec 53       	subi	r30, 0x3C	; 60
     e56:	fd 4f       	sbci	r31, 0xFD	; 253
     e58:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e5a:	20 91 c1 02 	lds	r18, 0x02C1
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	80 91 c3 02 	lds	r24, 0x02C3
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	01 97       	sbiw	r24, 0x01	; 1
     e68:	28 17       	cp	r18, r24
     e6a:	39 07       	cpc	r19, r25
     e6c:	24 f4       	brge	.+8      	; 0xe76 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e6e:	85 ec       	ldi	r24, 0xC5	; 197
     e70:	80 93 bc 00 	sts	0x00BC, r24
     e74:	20 c0       	rjmp	.+64     	; 0xeb6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e76:	85 e8       	ldi	r24, 0x85	; 133
     e78:	80 93 bc 00 	sts	0x00BC, r24
     e7c:	1c c0       	rjmp	.+56     	; 0xeb6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e7e:	80 91 bb 00 	lds	r24, 0x00BB
     e82:	e0 91 c1 02 	lds	r30, 0x02C1
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	ec 53       	subi	r30, 0x3C	; 60
     e8a:	fd 4f       	sbci	r31, 0xFD	; 253
     e8c:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e8e:	80 91 c2 02 	lds	r24, 0x02C2
     e92:	81 60       	ori	r24, 0x01	; 1
     e94:	80 93 c2 02 	sts	0x02C2, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e98:	84 e9       	ldi	r24, 0x94	; 148
     e9a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e9e:	0b c0       	rjmp	.+22     	; 0xeb6 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ea0:	85 ea       	ldi	r24, 0xA5	; 165
     ea2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ea6:	07 c0       	rjmp	.+14     	; 0xeb6 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ea8:	80 91 b9 00 	lds	r24, 0x00B9
     eac:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     eb0:	84 e0       	ldi	r24, 0x04	; 4
     eb2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     eb6:	ff 91       	pop	r31
     eb8:	ef 91       	pop	r30
     eba:	bf 91       	pop	r27
     ebc:	af 91       	pop	r26
     ebe:	9f 91       	pop	r25
     ec0:	8f 91       	pop	r24
     ec2:	3f 91       	pop	r19
     ec4:	2f 91       	pop	r18
     ec6:	0f 90       	pop	r0
     ec8:	0b be       	out	0x3b, r0	; 59
     eca:	0f 90       	pop	r0
     ecc:	0f be       	out	0x3f, r0	; 63
     ece:	0f 90       	pop	r0
     ed0:	1f 90       	pop	r1
     ed2:	18 95       	reti

00000ed4 <__subsf3>:
     ed4:	50 58       	subi	r21, 0x80	; 128

00000ed6 <__addsf3>:
     ed6:	bb 27       	eor	r27, r27
     ed8:	aa 27       	eor	r26, r26
     eda:	0e d0       	rcall	.+28     	; 0xef8 <__addsf3x>
     edc:	75 c1       	rjmp	.+746    	; 0x11c8 <__fp_round>
     ede:	66 d1       	rcall	.+716    	; 0x11ac <__fp_pscA>
     ee0:	30 f0       	brcs	.+12     	; 0xeee <__addsf3+0x18>
     ee2:	6b d1       	rcall	.+726    	; 0x11ba <__fp_pscB>
     ee4:	20 f0       	brcs	.+8      	; 0xeee <__addsf3+0x18>
     ee6:	31 f4       	brne	.+12     	; 0xef4 <__addsf3+0x1e>
     ee8:	9f 3f       	cpi	r25, 0xFF	; 255
     eea:	11 f4       	brne	.+4      	; 0xef0 <__addsf3+0x1a>
     eec:	1e f4       	brtc	.+6      	; 0xef4 <__addsf3+0x1e>
     eee:	5b c1       	rjmp	.+694    	; 0x11a6 <__fp_nan>
     ef0:	0e f4       	brtc	.+2      	; 0xef4 <__addsf3+0x1e>
     ef2:	e0 95       	com	r30
     ef4:	e7 fb       	bst	r30, 7
     ef6:	51 c1       	rjmp	.+674    	; 0x119a <__fp_inf>

00000ef8 <__addsf3x>:
     ef8:	e9 2f       	mov	r30, r25
     efa:	77 d1       	rcall	.+750    	; 0x11ea <__fp_split3>
     efc:	80 f3       	brcs	.-32     	; 0xede <__addsf3+0x8>
     efe:	ba 17       	cp	r27, r26
     f00:	62 07       	cpc	r22, r18
     f02:	73 07       	cpc	r23, r19
     f04:	84 07       	cpc	r24, r20
     f06:	95 07       	cpc	r25, r21
     f08:	18 f0       	brcs	.+6      	; 0xf10 <__addsf3x+0x18>
     f0a:	71 f4       	brne	.+28     	; 0xf28 <__addsf3x+0x30>
     f0c:	9e f5       	brtc	.+102    	; 0xf74 <__addsf3x+0x7c>
     f0e:	8f c1       	rjmp	.+798    	; 0x122e <__fp_zero>
     f10:	0e f4       	brtc	.+2      	; 0xf14 <__addsf3x+0x1c>
     f12:	e0 95       	com	r30
     f14:	0b 2e       	mov	r0, r27
     f16:	ba 2f       	mov	r27, r26
     f18:	a0 2d       	mov	r26, r0
     f1a:	0b 01       	movw	r0, r22
     f1c:	b9 01       	movw	r22, r18
     f1e:	90 01       	movw	r18, r0
     f20:	0c 01       	movw	r0, r24
     f22:	ca 01       	movw	r24, r20
     f24:	a0 01       	movw	r20, r0
     f26:	11 24       	eor	r1, r1
     f28:	ff 27       	eor	r31, r31
     f2a:	59 1b       	sub	r21, r25
     f2c:	99 f0       	breq	.+38     	; 0xf54 <__addsf3x+0x5c>
     f2e:	59 3f       	cpi	r21, 0xF9	; 249
     f30:	50 f4       	brcc	.+20     	; 0xf46 <__addsf3x+0x4e>
     f32:	50 3e       	cpi	r21, 0xE0	; 224
     f34:	68 f1       	brcs	.+90     	; 0xf90 <__addsf3x+0x98>
     f36:	1a 16       	cp	r1, r26
     f38:	f0 40       	sbci	r31, 0x00	; 0
     f3a:	a2 2f       	mov	r26, r18
     f3c:	23 2f       	mov	r18, r19
     f3e:	34 2f       	mov	r19, r20
     f40:	44 27       	eor	r20, r20
     f42:	58 5f       	subi	r21, 0xF8	; 248
     f44:	f3 cf       	rjmp	.-26     	; 0xf2c <__addsf3x+0x34>
     f46:	46 95       	lsr	r20
     f48:	37 95       	ror	r19
     f4a:	27 95       	ror	r18
     f4c:	a7 95       	ror	r26
     f4e:	f0 40       	sbci	r31, 0x00	; 0
     f50:	53 95       	inc	r21
     f52:	c9 f7       	brne	.-14     	; 0xf46 <__addsf3x+0x4e>
     f54:	7e f4       	brtc	.+30     	; 0xf74 <__addsf3x+0x7c>
     f56:	1f 16       	cp	r1, r31
     f58:	ba 0b       	sbc	r27, r26
     f5a:	62 0b       	sbc	r22, r18
     f5c:	73 0b       	sbc	r23, r19
     f5e:	84 0b       	sbc	r24, r20
     f60:	ba f0       	brmi	.+46     	; 0xf90 <__addsf3x+0x98>
     f62:	91 50       	subi	r25, 0x01	; 1
     f64:	a1 f0       	breq	.+40     	; 0xf8e <__addsf3x+0x96>
     f66:	ff 0f       	add	r31, r31
     f68:	bb 1f       	adc	r27, r27
     f6a:	66 1f       	adc	r22, r22
     f6c:	77 1f       	adc	r23, r23
     f6e:	88 1f       	adc	r24, r24
     f70:	c2 f7       	brpl	.-16     	; 0xf62 <__addsf3x+0x6a>
     f72:	0e c0       	rjmp	.+28     	; 0xf90 <__addsf3x+0x98>
     f74:	ba 0f       	add	r27, r26
     f76:	62 1f       	adc	r22, r18
     f78:	73 1f       	adc	r23, r19
     f7a:	84 1f       	adc	r24, r20
     f7c:	48 f4       	brcc	.+18     	; 0xf90 <__addsf3x+0x98>
     f7e:	87 95       	ror	r24
     f80:	77 95       	ror	r23
     f82:	67 95       	ror	r22
     f84:	b7 95       	ror	r27
     f86:	f7 95       	ror	r31
     f88:	9e 3f       	cpi	r25, 0xFE	; 254
     f8a:	08 f0       	brcs	.+2      	; 0xf8e <__addsf3x+0x96>
     f8c:	b3 cf       	rjmp	.-154    	; 0xef4 <__addsf3+0x1e>
     f8e:	93 95       	inc	r25
     f90:	88 0f       	add	r24, r24
     f92:	08 f0       	brcs	.+2      	; 0xf96 <__addsf3x+0x9e>
     f94:	99 27       	eor	r25, r25
     f96:	ee 0f       	add	r30, r30
     f98:	97 95       	ror	r25
     f9a:	87 95       	ror	r24
     f9c:	08 95       	ret

00000f9e <__cmpsf2>:
     f9e:	d9 d0       	rcall	.+434    	; 0x1152 <__fp_cmp>
     fa0:	08 f4       	brcc	.+2      	; 0xfa4 <__cmpsf2+0x6>
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	08 95       	ret

00000fa6 <__divsf3>:
     fa6:	0c d0       	rcall	.+24     	; 0xfc0 <__divsf3x>
     fa8:	0f c1       	rjmp	.+542    	; 0x11c8 <__fp_round>
     faa:	07 d1       	rcall	.+526    	; 0x11ba <__fp_pscB>
     fac:	40 f0       	brcs	.+16     	; 0xfbe <__divsf3+0x18>
     fae:	fe d0       	rcall	.+508    	; 0x11ac <__fp_pscA>
     fb0:	30 f0       	brcs	.+12     	; 0xfbe <__divsf3+0x18>
     fb2:	21 f4       	brne	.+8      	; 0xfbc <__divsf3+0x16>
     fb4:	5f 3f       	cpi	r21, 0xFF	; 255
     fb6:	19 f0       	breq	.+6      	; 0xfbe <__divsf3+0x18>
     fb8:	f0 c0       	rjmp	.+480    	; 0x119a <__fp_inf>
     fba:	51 11       	cpse	r21, r1
     fbc:	39 c1       	rjmp	.+626    	; 0x1230 <__fp_szero>
     fbe:	f3 c0       	rjmp	.+486    	; 0x11a6 <__fp_nan>

00000fc0 <__divsf3x>:
     fc0:	14 d1       	rcall	.+552    	; 0x11ea <__fp_split3>
     fc2:	98 f3       	brcs	.-26     	; 0xfaa <__divsf3+0x4>

00000fc4 <__divsf3_pse>:
     fc4:	99 23       	and	r25, r25
     fc6:	c9 f3       	breq	.-14     	; 0xfba <__divsf3+0x14>
     fc8:	55 23       	and	r21, r21
     fca:	b1 f3       	breq	.-20     	; 0xfb8 <__divsf3+0x12>
     fcc:	95 1b       	sub	r25, r21
     fce:	55 0b       	sbc	r21, r21
     fd0:	bb 27       	eor	r27, r27
     fd2:	aa 27       	eor	r26, r26
     fd4:	62 17       	cp	r22, r18
     fd6:	73 07       	cpc	r23, r19
     fd8:	84 07       	cpc	r24, r20
     fda:	38 f0       	brcs	.+14     	; 0xfea <__divsf3_pse+0x26>
     fdc:	9f 5f       	subi	r25, 0xFF	; 255
     fde:	5f 4f       	sbci	r21, 0xFF	; 255
     fe0:	22 0f       	add	r18, r18
     fe2:	33 1f       	adc	r19, r19
     fe4:	44 1f       	adc	r20, r20
     fe6:	aa 1f       	adc	r26, r26
     fe8:	a9 f3       	breq	.-22     	; 0xfd4 <__divsf3_pse+0x10>
     fea:	33 d0       	rcall	.+102    	; 0x1052 <__divsf3_pse+0x8e>
     fec:	0e 2e       	mov	r0, r30
     fee:	3a f0       	brmi	.+14     	; 0xffe <__divsf3_pse+0x3a>
     ff0:	e0 e8       	ldi	r30, 0x80	; 128
     ff2:	30 d0       	rcall	.+96     	; 0x1054 <__divsf3_pse+0x90>
     ff4:	91 50       	subi	r25, 0x01	; 1
     ff6:	50 40       	sbci	r21, 0x00	; 0
     ff8:	e6 95       	lsr	r30
     ffa:	00 1c       	adc	r0, r0
     ffc:	ca f7       	brpl	.-14     	; 0xff0 <__divsf3_pse+0x2c>
     ffe:	29 d0       	rcall	.+82     	; 0x1052 <__divsf3_pse+0x8e>
    1000:	fe 2f       	mov	r31, r30
    1002:	27 d0       	rcall	.+78     	; 0x1052 <__divsf3_pse+0x8e>
    1004:	66 0f       	add	r22, r22
    1006:	77 1f       	adc	r23, r23
    1008:	88 1f       	adc	r24, r24
    100a:	bb 1f       	adc	r27, r27
    100c:	26 17       	cp	r18, r22
    100e:	37 07       	cpc	r19, r23
    1010:	48 07       	cpc	r20, r24
    1012:	ab 07       	cpc	r26, r27
    1014:	b0 e8       	ldi	r27, 0x80	; 128
    1016:	09 f0       	breq	.+2      	; 0x101a <__divsf3_pse+0x56>
    1018:	bb 0b       	sbc	r27, r27
    101a:	80 2d       	mov	r24, r0
    101c:	bf 01       	movw	r22, r30
    101e:	ff 27       	eor	r31, r31
    1020:	93 58       	subi	r25, 0x83	; 131
    1022:	5f 4f       	sbci	r21, 0xFF	; 255
    1024:	2a f0       	brmi	.+10     	; 0x1030 <__divsf3_pse+0x6c>
    1026:	9e 3f       	cpi	r25, 0xFE	; 254
    1028:	51 05       	cpc	r21, r1
    102a:	68 f0       	brcs	.+26     	; 0x1046 <__divsf3_pse+0x82>
    102c:	b6 c0       	rjmp	.+364    	; 0x119a <__fp_inf>
    102e:	00 c1       	rjmp	.+512    	; 0x1230 <__fp_szero>
    1030:	5f 3f       	cpi	r21, 0xFF	; 255
    1032:	ec f3       	brlt	.-6      	; 0x102e <__divsf3_pse+0x6a>
    1034:	98 3e       	cpi	r25, 0xE8	; 232
    1036:	dc f3       	brlt	.-10     	; 0x102e <__divsf3_pse+0x6a>
    1038:	86 95       	lsr	r24
    103a:	77 95       	ror	r23
    103c:	67 95       	ror	r22
    103e:	b7 95       	ror	r27
    1040:	f7 95       	ror	r31
    1042:	9f 5f       	subi	r25, 0xFF	; 255
    1044:	c9 f7       	brne	.-14     	; 0x1038 <__divsf3_pse+0x74>
    1046:	88 0f       	add	r24, r24
    1048:	91 1d       	adc	r25, r1
    104a:	96 95       	lsr	r25
    104c:	87 95       	ror	r24
    104e:	97 f9       	bld	r25, 7
    1050:	08 95       	ret
    1052:	e1 e0       	ldi	r30, 0x01	; 1
    1054:	66 0f       	add	r22, r22
    1056:	77 1f       	adc	r23, r23
    1058:	88 1f       	adc	r24, r24
    105a:	bb 1f       	adc	r27, r27
    105c:	62 17       	cp	r22, r18
    105e:	73 07       	cpc	r23, r19
    1060:	84 07       	cpc	r24, r20
    1062:	ba 07       	cpc	r27, r26
    1064:	20 f0       	brcs	.+8      	; 0x106e <__divsf3_pse+0xaa>
    1066:	62 1b       	sub	r22, r18
    1068:	73 0b       	sbc	r23, r19
    106a:	84 0b       	sbc	r24, r20
    106c:	ba 0b       	sbc	r27, r26
    106e:	ee 1f       	adc	r30, r30
    1070:	88 f7       	brcc	.-30     	; 0x1054 <__divsf3_pse+0x90>
    1072:	e0 95       	com	r30
    1074:	08 95       	ret

00001076 <__fixsfsi>:
    1076:	04 d0       	rcall	.+8      	; 0x1080 <__fixunssfsi>
    1078:	68 94       	set
    107a:	b1 11       	cpse	r27, r1
    107c:	d9 c0       	rjmp	.+434    	; 0x1230 <__fp_szero>
    107e:	08 95       	ret

00001080 <__fixunssfsi>:
    1080:	bc d0       	rcall	.+376    	; 0x11fa <__fp_splitA>
    1082:	88 f0       	brcs	.+34     	; 0x10a6 <__fixunssfsi+0x26>
    1084:	9f 57       	subi	r25, 0x7F	; 127
    1086:	90 f0       	brcs	.+36     	; 0x10ac <__fixunssfsi+0x2c>
    1088:	b9 2f       	mov	r27, r25
    108a:	99 27       	eor	r25, r25
    108c:	b7 51       	subi	r27, 0x17	; 23
    108e:	a0 f0       	brcs	.+40     	; 0x10b8 <__fixunssfsi+0x38>
    1090:	d1 f0       	breq	.+52     	; 0x10c6 <__fixunssfsi+0x46>
    1092:	66 0f       	add	r22, r22
    1094:	77 1f       	adc	r23, r23
    1096:	88 1f       	adc	r24, r24
    1098:	99 1f       	adc	r25, r25
    109a:	1a f0       	brmi	.+6      	; 0x10a2 <__fixunssfsi+0x22>
    109c:	ba 95       	dec	r27
    109e:	c9 f7       	brne	.-14     	; 0x1092 <__fixunssfsi+0x12>
    10a0:	12 c0       	rjmp	.+36     	; 0x10c6 <__fixunssfsi+0x46>
    10a2:	b1 30       	cpi	r27, 0x01	; 1
    10a4:	81 f0       	breq	.+32     	; 0x10c6 <__fixunssfsi+0x46>
    10a6:	c3 d0       	rcall	.+390    	; 0x122e <__fp_zero>
    10a8:	b1 e0       	ldi	r27, 0x01	; 1
    10aa:	08 95       	ret
    10ac:	c0 c0       	rjmp	.+384    	; 0x122e <__fp_zero>
    10ae:	67 2f       	mov	r22, r23
    10b0:	78 2f       	mov	r23, r24
    10b2:	88 27       	eor	r24, r24
    10b4:	b8 5f       	subi	r27, 0xF8	; 248
    10b6:	39 f0       	breq	.+14     	; 0x10c6 <__fixunssfsi+0x46>
    10b8:	b9 3f       	cpi	r27, 0xF9	; 249
    10ba:	cc f3       	brlt	.-14     	; 0x10ae <__fixunssfsi+0x2e>
    10bc:	86 95       	lsr	r24
    10be:	77 95       	ror	r23
    10c0:	67 95       	ror	r22
    10c2:	b3 95       	inc	r27
    10c4:	d9 f7       	brne	.-10     	; 0x10bc <__fixunssfsi+0x3c>
    10c6:	3e f4       	brtc	.+14     	; 0x10d6 <__fixunssfsi+0x56>
    10c8:	90 95       	com	r25
    10ca:	80 95       	com	r24
    10cc:	70 95       	com	r23
    10ce:	61 95       	neg	r22
    10d0:	7f 4f       	sbci	r23, 0xFF	; 255
    10d2:	8f 4f       	sbci	r24, 0xFF	; 255
    10d4:	9f 4f       	sbci	r25, 0xFF	; 255
    10d6:	08 95       	ret

000010d8 <__floatunsisf>:
    10d8:	e8 94       	clt
    10da:	09 c0       	rjmp	.+18     	; 0x10ee <__floatsisf+0x12>

000010dc <__floatsisf>:
    10dc:	97 fb       	bst	r25, 7
    10de:	3e f4       	brtc	.+14     	; 0x10ee <__floatsisf+0x12>
    10e0:	90 95       	com	r25
    10e2:	80 95       	com	r24
    10e4:	70 95       	com	r23
    10e6:	61 95       	neg	r22
    10e8:	7f 4f       	sbci	r23, 0xFF	; 255
    10ea:	8f 4f       	sbci	r24, 0xFF	; 255
    10ec:	9f 4f       	sbci	r25, 0xFF	; 255
    10ee:	99 23       	and	r25, r25
    10f0:	a9 f0       	breq	.+42     	; 0x111c <__floatsisf+0x40>
    10f2:	f9 2f       	mov	r31, r25
    10f4:	96 e9       	ldi	r25, 0x96	; 150
    10f6:	bb 27       	eor	r27, r27
    10f8:	93 95       	inc	r25
    10fa:	f6 95       	lsr	r31
    10fc:	87 95       	ror	r24
    10fe:	77 95       	ror	r23
    1100:	67 95       	ror	r22
    1102:	b7 95       	ror	r27
    1104:	f1 11       	cpse	r31, r1
    1106:	f8 cf       	rjmp	.-16     	; 0x10f8 <__floatsisf+0x1c>
    1108:	fa f4       	brpl	.+62     	; 0x1148 <__floatsisf+0x6c>
    110a:	bb 0f       	add	r27, r27
    110c:	11 f4       	brne	.+4      	; 0x1112 <__floatsisf+0x36>
    110e:	60 ff       	sbrs	r22, 0
    1110:	1b c0       	rjmp	.+54     	; 0x1148 <__floatsisf+0x6c>
    1112:	6f 5f       	subi	r22, 0xFF	; 255
    1114:	7f 4f       	sbci	r23, 0xFF	; 255
    1116:	8f 4f       	sbci	r24, 0xFF	; 255
    1118:	9f 4f       	sbci	r25, 0xFF	; 255
    111a:	16 c0       	rjmp	.+44     	; 0x1148 <__floatsisf+0x6c>
    111c:	88 23       	and	r24, r24
    111e:	11 f0       	breq	.+4      	; 0x1124 <__floatsisf+0x48>
    1120:	96 e9       	ldi	r25, 0x96	; 150
    1122:	11 c0       	rjmp	.+34     	; 0x1146 <__floatsisf+0x6a>
    1124:	77 23       	and	r23, r23
    1126:	21 f0       	breq	.+8      	; 0x1130 <__floatsisf+0x54>
    1128:	9e e8       	ldi	r25, 0x8E	; 142
    112a:	87 2f       	mov	r24, r23
    112c:	76 2f       	mov	r23, r22
    112e:	05 c0       	rjmp	.+10     	; 0x113a <__floatsisf+0x5e>
    1130:	66 23       	and	r22, r22
    1132:	71 f0       	breq	.+28     	; 0x1150 <__floatsisf+0x74>
    1134:	96 e8       	ldi	r25, 0x86	; 134
    1136:	86 2f       	mov	r24, r22
    1138:	70 e0       	ldi	r23, 0x00	; 0
    113a:	60 e0       	ldi	r22, 0x00	; 0
    113c:	2a f0       	brmi	.+10     	; 0x1148 <__floatsisf+0x6c>
    113e:	9a 95       	dec	r25
    1140:	66 0f       	add	r22, r22
    1142:	77 1f       	adc	r23, r23
    1144:	88 1f       	adc	r24, r24
    1146:	da f7       	brpl	.-10     	; 0x113e <__floatsisf+0x62>
    1148:	88 0f       	add	r24, r24
    114a:	96 95       	lsr	r25
    114c:	87 95       	ror	r24
    114e:	97 f9       	bld	r25, 7
    1150:	08 95       	ret

00001152 <__fp_cmp>:
    1152:	99 0f       	add	r25, r25
    1154:	00 08       	sbc	r0, r0
    1156:	55 0f       	add	r21, r21
    1158:	aa 0b       	sbc	r26, r26
    115a:	e0 e8       	ldi	r30, 0x80	; 128
    115c:	fe ef       	ldi	r31, 0xFE	; 254
    115e:	16 16       	cp	r1, r22
    1160:	17 06       	cpc	r1, r23
    1162:	e8 07       	cpc	r30, r24
    1164:	f9 07       	cpc	r31, r25
    1166:	c0 f0       	brcs	.+48     	; 0x1198 <__fp_cmp+0x46>
    1168:	12 16       	cp	r1, r18
    116a:	13 06       	cpc	r1, r19
    116c:	e4 07       	cpc	r30, r20
    116e:	f5 07       	cpc	r31, r21
    1170:	98 f0       	brcs	.+38     	; 0x1198 <__fp_cmp+0x46>
    1172:	62 1b       	sub	r22, r18
    1174:	73 0b       	sbc	r23, r19
    1176:	84 0b       	sbc	r24, r20
    1178:	95 0b       	sbc	r25, r21
    117a:	39 f4       	brne	.+14     	; 0x118a <__fp_cmp+0x38>
    117c:	0a 26       	eor	r0, r26
    117e:	61 f0       	breq	.+24     	; 0x1198 <__fp_cmp+0x46>
    1180:	23 2b       	or	r18, r19
    1182:	24 2b       	or	r18, r20
    1184:	25 2b       	or	r18, r21
    1186:	21 f4       	brne	.+8      	; 0x1190 <__fp_cmp+0x3e>
    1188:	08 95       	ret
    118a:	0a 26       	eor	r0, r26
    118c:	09 f4       	brne	.+2      	; 0x1190 <__fp_cmp+0x3e>
    118e:	a1 40       	sbci	r26, 0x01	; 1
    1190:	a6 95       	lsr	r26
    1192:	8f ef       	ldi	r24, 0xFF	; 255
    1194:	81 1d       	adc	r24, r1
    1196:	81 1d       	adc	r24, r1
    1198:	08 95       	ret

0000119a <__fp_inf>:
    119a:	97 f9       	bld	r25, 7
    119c:	9f 67       	ori	r25, 0x7F	; 127
    119e:	80 e8       	ldi	r24, 0x80	; 128
    11a0:	70 e0       	ldi	r23, 0x00	; 0
    11a2:	60 e0       	ldi	r22, 0x00	; 0
    11a4:	08 95       	ret

000011a6 <__fp_nan>:
    11a6:	9f ef       	ldi	r25, 0xFF	; 255
    11a8:	80 ec       	ldi	r24, 0xC0	; 192
    11aa:	08 95       	ret

000011ac <__fp_pscA>:
    11ac:	00 24       	eor	r0, r0
    11ae:	0a 94       	dec	r0
    11b0:	16 16       	cp	r1, r22
    11b2:	17 06       	cpc	r1, r23
    11b4:	18 06       	cpc	r1, r24
    11b6:	09 06       	cpc	r0, r25
    11b8:	08 95       	ret

000011ba <__fp_pscB>:
    11ba:	00 24       	eor	r0, r0
    11bc:	0a 94       	dec	r0
    11be:	12 16       	cp	r1, r18
    11c0:	13 06       	cpc	r1, r19
    11c2:	14 06       	cpc	r1, r20
    11c4:	05 06       	cpc	r0, r21
    11c6:	08 95       	ret

000011c8 <__fp_round>:
    11c8:	09 2e       	mov	r0, r25
    11ca:	03 94       	inc	r0
    11cc:	00 0c       	add	r0, r0
    11ce:	11 f4       	brne	.+4      	; 0x11d4 <__fp_round+0xc>
    11d0:	88 23       	and	r24, r24
    11d2:	52 f0       	brmi	.+20     	; 0x11e8 <__fp_round+0x20>
    11d4:	bb 0f       	add	r27, r27
    11d6:	40 f4       	brcc	.+16     	; 0x11e8 <__fp_round+0x20>
    11d8:	bf 2b       	or	r27, r31
    11da:	11 f4       	brne	.+4      	; 0x11e0 <__fp_round+0x18>
    11dc:	60 ff       	sbrs	r22, 0
    11de:	04 c0       	rjmp	.+8      	; 0x11e8 <__fp_round+0x20>
    11e0:	6f 5f       	subi	r22, 0xFF	; 255
    11e2:	7f 4f       	sbci	r23, 0xFF	; 255
    11e4:	8f 4f       	sbci	r24, 0xFF	; 255
    11e6:	9f 4f       	sbci	r25, 0xFF	; 255
    11e8:	08 95       	ret

000011ea <__fp_split3>:
    11ea:	57 fd       	sbrc	r21, 7
    11ec:	90 58       	subi	r25, 0x80	; 128
    11ee:	44 0f       	add	r20, r20
    11f0:	55 1f       	adc	r21, r21
    11f2:	59 f0       	breq	.+22     	; 0x120a <__fp_splitA+0x10>
    11f4:	5f 3f       	cpi	r21, 0xFF	; 255
    11f6:	71 f0       	breq	.+28     	; 0x1214 <__fp_splitA+0x1a>
    11f8:	47 95       	ror	r20

000011fa <__fp_splitA>:
    11fa:	88 0f       	add	r24, r24
    11fc:	97 fb       	bst	r25, 7
    11fe:	99 1f       	adc	r25, r25
    1200:	61 f0       	breq	.+24     	; 0x121a <__fp_splitA+0x20>
    1202:	9f 3f       	cpi	r25, 0xFF	; 255
    1204:	79 f0       	breq	.+30     	; 0x1224 <__fp_splitA+0x2a>
    1206:	87 95       	ror	r24
    1208:	08 95       	ret
    120a:	12 16       	cp	r1, r18
    120c:	13 06       	cpc	r1, r19
    120e:	14 06       	cpc	r1, r20
    1210:	55 1f       	adc	r21, r21
    1212:	f2 cf       	rjmp	.-28     	; 0x11f8 <__fp_split3+0xe>
    1214:	46 95       	lsr	r20
    1216:	f1 df       	rcall	.-30     	; 0x11fa <__fp_splitA>
    1218:	08 c0       	rjmp	.+16     	; 0x122a <__fp_splitA+0x30>
    121a:	16 16       	cp	r1, r22
    121c:	17 06       	cpc	r1, r23
    121e:	18 06       	cpc	r1, r24
    1220:	99 1f       	adc	r25, r25
    1222:	f1 cf       	rjmp	.-30     	; 0x1206 <__fp_splitA+0xc>
    1224:	86 95       	lsr	r24
    1226:	71 05       	cpc	r23, r1
    1228:	61 05       	cpc	r22, r1
    122a:	08 94       	sec
    122c:	08 95       	ret

0000122e <__fp_zero>:
    122e:	e8 94       	clt

00001230 <__fp_szero>:
    1230:	bb 27       	eor	r27, r27
    1232:	66 27       	eor	r22, r22
    1234:	77 27       	eor	r23, r23
    1236:	cb 01       	movw	r24, r22
    1238:	97 f9       	bld	r25, 7
    123a:	08 95       	ret

0000123c <__gesf2>:
    123c:	8a df       	rcall	.-236    	; 0x1152 <__fp_cmp>
    123e:	08 f4       	brcc	.+2      	; 0x1242 <__gesf2+0x6>
    1240:	8f ef       	ldi	r24, 0xFF	; 255
    1242:	08 95       	ret

00001244 <__mulsf3>:
    1244:	0b d0       	rcall	.+22     	; 0x125c <__mulsf3x>
    1246:	c0 cf       	rjmp	.-128    	; 0x11c8 <__fp_round>
    1248:	b1 df       	rcall	.-158    	; 0x11ac <__fp_pscA>
    124a:	28 f0       	brcs	.+10     	; 0x1256 <__mulsf3+0x12>
    124c:	b6 df       	rcall	.-148    	; 0x11ba <__fp_pscB>
    124e:	18 f0       	brcs	.+6      	; 0x1256 <__mulsf3+0x12>
    1250:	95 23       	and	r25, r21
    1252:	09 f0       	breq	.+2      	; 0x1256 <__mulsf3+0x12>
    1254:	a2 cf       	rjmp	.-188    	; 0x119a <__fp_inf>
    1256:	a7 cf       	rjmp	.-178    	; 0x11a6 <__fp_nan>
    1258:	11 24       	eor	r1, r1
    125a:	ea cf       	rjmp	.-44     	; 0x1230 <__fp_szero>

0000125c <__mulsf3x>:
    125c:	c6 df       	rcall	.-116    	; 0x11ea <__fp_split3>
    125e:	a0 f3       	brcs	.-24     	; 0x1248 <__mulsf3+0x4>

00001260 <__mulsf3_pse>:
    1260:	95 9f       	mul	r25, r21
    1262:	d1 f3       	breq	.-12     	; 0x1258 <__mulsf3+0x14>
    1264:	95 0f       	add	r25, r21
    1266:	50 e0       	ldi	r21, 0x00	; 0
    1268:	55 1f       	adc	r21, r21
    126a:	62 9f       	mul	r22, r18
    126c:	f0 01       	movw	r30, r0
    126e:	72 9f       	mul	r23, r18
    1270:	bb 27       	eor	r27, r27
    1272:	f0 0d       	add	r31, r0
    1274:	b1 1d       	adc	r27, r1
    1276:	63 9f       	mul	r22, r19
    1278:	aa 27       	eor	r26, r26
    127a:	f0 0d       	add	r31, r0
    127c:	b1 1d       	adc	r27, r1
    127e:	aa 1f       	adc	r26, r26
    1280:	64 9f       	mul	r22, r20
    1282:	66 27       	eor	r22, r22
    1284:	b0 0d       	add	r27, r0
    1286:	a1 1d       	adc	r26, r1
    1288:	66 1f       	adc	r22, r22
    128a:	82 9f       	mul	r24, r18
    128c:	22 27       	eor	r18, r18
    128e:	b0 0d       	add	r27, r0
    1290:	a1 1d       	adc	r26, r1
    1292:	62 1f       	adc	r22, r18
    1294:	73 9f       	mul	r23, r19
    1296:	b0 0d       	add	r27, r0
    1298:	a1 1d       	adc	r26, r1
    129a:	62 1f       	adc	r22, r18
    129c:	83 9f       	mul	r24, r19
    129e:	a0 0d       	add	r26, r0
    12a0:	61 1d       	adc	r22, r1
    12a2:	22 1f       	adc	r18, r18
    12a4:	74 9f       	mul	r23, r20
    12a6:	33 27       	eor	r19, r19
    12a8:	a0 0d       	add	r26, r0
    12aa:	61 1d       	adc	r22, r1
    12ac:	23 1f       	adc	r18, r19
    12ae:	84 9f       	mul	r24, r20
    12b0:	60 0d       	add	r22, r0
    12b2:	21 1d       	adc	r18, r1
    12b4:	82 2f       	mov	r24, r18
    12b6:	76 2f       	mov	r23, r22
    12b8:	6a 2f       	mov	r22, r26
    12ba:	11 24       	eor	r1, r1
    12bc:	9f 57       	subi	r25, 0x7F	; 127
    12be:	50 40       	sbci	r21, 0x00	; 0
    12c0:	8a f0       	brmi	.+34     	; 0x12e4 <__mulsf3_pse+0x84>
    12c2:	e1 f0       	breq	.+56     	; 0x12fc <__mulsf3_pse+0x9c>
    12c4:	88 23       	and	r24, r24
    12c6:	4a f0       	brmi	.+18     	; 0x12da <__mulsf3_pse+0x7a>
    12c8:	ee 0f       	add	r30, r30
    12ca:	ff 1f       	adc	r31, r31
    12cc:	bb 1f       	adc	r27, r27
    12ce:	66 1f       	adc	r22, r22
    12d0:	77 1f       	adc	r23, r23
    12d2:	88 1f       	adc	r24, r24
    12d4:	91 50       	subi	r25, 0x01	; 1
    12d6:	50 40       	sbci	r21, 0x00	; 0
    12d8:	a9 f7       	brne	.-22     	; 0x12c4 <__mulsf3_pse+0x64>
    12da:	9e 3f       	cpi	r25, 0xFE	; 254
    12dc:	51 05       	cpc	r21, r1
    12de:	70 f0       	brcs	.+28     	; 0x12fc <__mulsf3_pse+0x9c>
    12e0:	5c cf       	rjmp	.-328    	; 0x119a <__fp_inf>
    12e2:	a6 cf       	rjmp	.-180    	; 0x1230 <__fp_szero>
    12e4:	5f 3f       	cpi	r21, 0xFF	; 255
    12e6:	ec f3       	brlt	.-6      	; 0x12e2 <__mulsf3_pse+0x82>
    12e8:	98 3e       	cpi	r25, 0xE8	; 232
    12ea:	dc f3       	brlt	.-10     	; 0x12e2 <__mulsf3_pse+0x82>
    12ec:	86 95       	lsr	r24
    12ee:	77 95       	ror	r23
    12f0:	67 95       	ror	r22
    12f2:	b7 95       	ror	r27
    12f4:	f7 95       	ror	r31
    12f6:	e7 95       	ror	r30
    12f8:	9f 5f       	subi	r25, 0xFF	; 255
    12fa:	c1 f7       	brne	.-16     	; 0x12ec <__mulsf3_pse+0x8c>
    12fc:	fe 2b       	or	r31, r30
    12fe:	88 0f       	add	r24, r24
    1300:	91 1d       	adc	r25, r1
    1302:	96 95       	lsr	r25
    1304:	87 95       	ror	r24
    1306:	97 f9       	bld	r25, 7
    1308:	08 95       	ret

0000130a <__tablejump2__>:
    130a:	ee 0f       	add	r30, r30
    130c:	ff 1f       	adc	r31, r31

0000130e <__tablejump__>:
    130e:	05 90       	lpm	r0, Z+
    1310:	f4 91       	lpm	r31, Z
    1312:	e0 2d       	mov	r30, r0
    1314:	19 94       	eijmp

00001316 <fdevopen>:
    1316:	0f 93       	push	r16
    1318:	1f 93       	push	r17
    131a:	cf 93       	push	r28
    131c:	df 93       	push	r29
    131e:	ec 01       	movw	r28, r24
    1320:	8b 01       	movw	r16, r22
    1322:	00 97       	sbiw	r24, 0x00	; 0
    1324:	31 f4       	brne	.+12     	; 0x1332 <fdevopen+0x1c>
    1326:	61 15       	cp	r22, r1
    1328:	71 05       	cpc	r23, r1
    132a:	19 f4       	brne	.+6      	; 0x1332 <fdevopen+0x1c>
    132c:	80 e0       	ldi	r24, 0x00	; 0
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	37 c0       	rjmp	.+110    	; 0x13a0 <fdevopen+0x8a>
    1332:	6e e0       	ldi	r22, 0x0E	; 14
    1334:	70 e0       	ldi	r23, 0x00	; 0
    1336:	81 e0       	ldi	r24, 0x01	; 1
    1338:	90 e0       	ldi	r25, 0x00	; 0
    133a:	63 d2       	rcall	.+1222   	; 0x1802 <calloc>
    133c:	fc 01       	movw	r30, r24
    133e:	00 97       	sbiw	r24, 0x00	; 0
    1340:	a9 f3       	breq	.-22     	; 0x132c <fdevopen+0x16>
    1342:	80 e8       	ldi	r24, 0x80	; 128
    1344:	83 83       	std	Z+3, r24	; 0x03
    1346:	01 15       	cp	r16, r1
    1348:	11 05       	cpc	r17, r1
    134a:	71 f0       	breq	.+28     	; 0x1368 <fdevopen+0x52>
    134c:	13 87       	std	Z+11, r17	; 0x0b
    134e:	02 87       	std	Z+10, r16	; 0x0a
    1350:	81 e8       	ldi	r24, 0x81	; 129
    1352:	83 83       	std	Z+3, r24	; 0x03
    1354:	80 91 de 02 	lds	r24, 0x02DE
    1358:	90 91 df 02 	lds	r25, 0x02DF
    135c:	89 2b       	or	r24, r25
    135e:	21 f4       	brne	.+8      	; 0x1368 <fdevopen+0x52>
    1360:	f0 93 df 02 	sts	0x02DF, r31
    1364:	e0 93 de 02 	sts	0x02DE, r30
    1368:	20 97       	sbiw	r28, 0x00	; 0
    136a:	c9 f0       	breq	.+50     	; 0x139e <fdevopen+0x88>
    136c:	d1 87       	std	Z+9, r29	; 0x09
    136e:	c0 87       	std	Z+8, r28	; 0x08
    1370:	83 81       	ldd	r24, Z+3	; 0x03
    1372:	82 60       	ori	r24, 0x02	; 2
    1374:	83 83       	std	Z+3, r24	; 0x03
    1376:	80 91 e0 02 	lds	r24, 0x02E0
    137a:	90 91 e1 02 	lds	r25, 0x02E1
    137e:	89 2b       	or	r24, r25
    1380:	71 f4       	brne	.+28     	; 0x139e <fdevopen+0x88>
    1382:	f0 93 e1 02 	sts	0x02E1, r31
    1386:	e0 93 e0 02 	sts	0x02E0, r30
    138a:	80 91 e2 02 	lds	r24, 0x02E2
    138e:	90 91 e3 02 	lds	r25, 0x02E3
    1392:	89 2b       	or	r24, r25
    1394:	21 f4       	brne	.+8      	; 0x139e <fdevopen+0x88>
    1396:	f0 93 e3 02 	sts	0x02E3, r31
    139a:	e0 93 e2 02 	sts	0x02E2, r30
    139e:	cf 01       	movw	r24, r30
    13a0:	df 91       	pop	r29
    13a2:	cf 91       	pop	r28
    13a4:	1f 91       	pop	r17
    13a6:	0f 91       	pop	r16
    13a8:	08 95       	ret

000013aa <printf>:
    13aa:	cf 93       	push	r28
    13ac:	df 93       	push	r29
    13ae:	cd b7       	in	r28, 0x3d	; 61
    13b0:	de b7       	in	r29, 0x3e	; 62
    13b2:	fe 01       	movw	r30, r28
    13b4:	36 96       	adiw	r30, 0x06	; 6
    13b6:	61 91       	ld	r22, Z+
    13b8:	71 91       	ld	r23, Z+
    13ba:	af 01       	movw	r20, r30
    13bc:	80 91 e0 02 	lds	r24, 0x02E0
    13c0:	90 91 e1 02 	lds	r25, 0x02E1
    13c4:	30 d0       	rcall	.+96     	; 0x1426 <vfprintf>
    13c6:	df 91       	pop	r29
    13c8:	cf 91       	pop	r28
    13ca:	08 95       	ret

000013cc <puts>:
    13cc:	0f 93       	push	r16
    13ce:	1f 93       	push	r17
    13d0:	cf 93       	push	r28
    13d2:	df 93       	push	r29
    13d4:	e0 91 e0 02 	lds	r30, 0x02E0
    13d8:	f0 91 e1 02 	lds	r31, 0x02E1
    13dc:	23 81       	ldd	r18, Z+3	; 0x03
    13de:	21 ff       	sbrs	r18, 1
    13e0:	1b c0       	rjmp	.+54     	; 0x1418 <puts+0x4c>
    13e2:	ec 01       	movw	r28, r24
    13e4:	00 e0       	ldi	r16, 0x00	; 0
    13e6:	10 e0       	ldi	r17, 0x00	; 0
    13e8:	89 91       	ld	r24, Y+
    13ea:	60 91 e0 02 	lds	r22, 0x02E0
    13ee:	70 91 e1 02 	lds	r23, 0x02E1
    13f2:	db 01       	movw	r26, r22
    13f4:	18 96       	adiw	r26, 0x08	; 8
    13f6:	ed 91       	ld	r30, X+
    13f8:	fc 91       	ld	r31, X
    13fa:	19 97       	sbiw	r26, 0x09	; 9
    13fc:	88 23       	and	r24, r24
    13fe:	31 f0       	breq	.+12     	; 0x140c <puts+0x40>
    1400:	19 95       	eicall
    1402:	89 2b       	or	r24, r25
    1404:	89 f3       	breq	.-30     	; 0x13e8 <puts+0x1c>
    1406:	0f ef       	ldi	r16, 0xFF	; 255
    1408:	1f ef       	ldi	r17, 0xFF	; 255
    140a:	ee cf       	rjmp	.-36     	; 0x13e8 <puts+0x1c>
    140c:	8a e0       	ldi	r24, 0x0A	; 10
    140e:	19 95       	eicall
    1410:	89 2b       	or	r24, r25
    1412:	11 f4       	brne	.+4      	; 0x1418 <puts+0x4c>
    1414:	c8 01       	movw	r24, r16
    1416:	02 c0       	rjmp	.+4      	; 0x141c <puts+0x50>
    1418:	8f ef       	ldi	r24, 0xFF	; 255
    141a:	9f ef       	ldi	r25, 0xFF	; 255
    141c:	df 91       	pop	r29
    141e:	cf 91       	pop	r28
    1420:	1f 91       	pop	r17
    1422:	0f 91       	pop	r16
    1424:	08 95       	ret

00001426 <vfprintf>:
    1426:	2f 92       	push	r2
    1428:	3f 92       	push	r3
    142a:	4f 92       	push	r4
    142c:	5f 92       	push	r5
    142e:	6f 92       	push	r6
    1430:	7f 92       	push	r7
    1432:	8f 92       	push	r8
    1434:	9f 92       	push	r9
    1436:	af 92       	push	r10
    1438:	bf 92       	push	r11
    143a:	cf 92       	push	r12
    143c:	df 92       	push	r13
    143e:	ef 92       	push	r14
    1440:	ff 92       	push	r15
    1442:	0f 93       	push	r16
    1444:	1f 93       	push	r17
    1446:	cf 93       	push	r28
    1448:	df 93       	push	r29
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62
    144e:	2c 97       	sbiw	r28, 0x0c	; 12
    1450:	0f b6       	in	r0, 0x3f	; 63
    1452:	f8 94       	cli
    1454:	de bf       	out	0x3e, r29	; 62
    1456:	0f be       	out	0x3f, r0	; 63
    1458:	cd bf       	out	0x3d, r28	; 61
    145a:	7c 01       	movw	r14, r24
    145c:	6b 01       	movw	r12, r22
    145e:	8a 01       	movw	r16, r20
    1460:	fc 01       	movw	r30, r24
    1462:	17 82       	std	Z+7, r1	; 0x07
    1464:	16 82       	std	Z+6, r1	; 0x06
    1466:	83 81       	ldd	r24, Z+3	; 0x03
    1468:	81 ff       	sbrs	r24, 1
    146a:	b0 c1       	rjmp	.+864    	; 0x17cc <vfprintf+0x3a6>
    146c:	ce 01       	movw	r24, r28
    146e:	01 96       	adiw	r24, 0x01	; 1
    1470:	4c 01       	movw	r8, r24
    1472:	f7 01       	movw	r30, r14
    1474:	93 81       	ldd	r25, Z+3	; 0x03
    1476:	f6 01       	movw	r30, r12
    1478:	93 fd       	sbrc	r25, 3
    147a:	85 91       	lpm	r24, Z+
    147c:	93 ff       	sbrs	r25, 3
    147e:	81 91       	ld	r24, Z+
    1480:	6f 01       	movw	r12, r30
    1482:	88 23       	and	r24, r24
    1484:	09 f4       	brne	.+2      	; 0x1488 <vfprintf+0x62>
    1486:	9e c1       	rjmp	.+828    	; 0x17c4 <vfprintf+0x39e>
    1488:	85 32       	cpi	r24, 0x25	; 37
    148a:	39 f4       	brne	.+14     	; 0x149a <vfprintf+0x74>
    148c:	93 fd       	sbrc	r25, 3
    148e:	85 91       	lpm	r24, Z+
    1490:	93 ff       	sbrs	r25, 3
    1492:	81 91       	ld	r24, Z+
    1494:	6f 01       	movw	r12, r30
    1496:	85 32       	cpi	r24, 0x25	; 37
    1498:	21 f4       	brne	.+8      	; 0x14a2 <vfprintf+0x7c>
    149a:	b7 01       	movw	r22, r14
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	0f d3       	rcall	.+1566   	; 0x1abe <fputc>
    14a0:	e8 cf       	rjmp	.-48     	; 0x1472 <vfprintf+0x4c>
    14a2:	51 2c       	mov	r5, r1
    14a4:	31 2c       	mov	r3, r1
    14a6:	20 e0       	ldi	r18, 0x00	; 0
    14a8:	20 32       	cpi	r18, 0x20	; 32
    14aa:	a0 f4       	brcc	.+40     	; 0x14d4 <vfprintf+0xae>
    14ac:	8b 32       	cpi	r24, 0x2B	; 43
    14ae:	69 f0       	breq	.+26     	; 0x14ca <vfprintf+0xa4>
    14b0:	30 f4       	brcc	.+12     	; 0x14be <vfprintf+0x98>
    14b2:	80 32       	cpi	r24, 0x20	; 32
    14b4:	59 f0       	breq	.+22     	; 0x14cc <vfprintf+0xa6>
    14b6:	83 32       	cpi	r24, 0x23	; 35
    14b8:	69 f4       	brne	.+26     	; 0x14d4 <vfprintf+0xae>
    14ba:	20 61       	ori	r18, 0x10	; 16
    14bc:	2c c0       	rjmp	.+88     	; 0x1516 <vfprintf+0xf0>
    14be:	8d 32       	cpi	r24, 0x2D	; 45
    14c0:	39 f0       	breq	.+14     	; 0x14d0 <vfprintf+0xaa>
    14c2:	80 33       	cpi	r24, 0x30	; 48
    14c4:	39 f4       	brne	.+14     	; 0x14d4 <vfprintf+0xae>
    14c6:	21 60       	ori	r18, 0x01	; 1
    14c8:	26 c0       	rjmp	.+76     	; 0x1516 <vfprintf+0xf0>
    14ca:	22 60       	ori	r18, 0x02	; 2
    14cc:	24 60       	ori	r18, 0x04	; 4
    14ce:	23 c0       	rjmp	.+70     	; 0x1516 <vfprintf+0xf0>
    14d0:	28 60       	ori	r18, 0x08	; 8
    14d2:	21 c0       	rjmp	.+66     	; 0x1516 <vfprintf+0xf0>
    14d4:	27 fd       	sbrc	r18, 7
    14d6:	27 c0       	rjmp	.+78     	; 0x1526 <vfprintf+0x100>
    14d8:	30 ed       	ldi	r19, 0xD0	; 208
    14da:	38 0f       	add	r19, r24
    14dc:	3a 30       	cpi	r19, 0x0A	; 10
    14de:	78 f4       	brcc	.+30     	; 0x14fe <vfprintf+0xd8>
    14e0:	26 ff       	sbrs	r18, 6
    14e2:	06 c0       	rjmp	.+12     	; 0x14f0 <vfprintf+0xca>
    14e4:	fa e0       	ldi	r31, 0x0A	; 10
    14e6:	5f 9e       	mul	r5, r31
    14e8:	30 0d       	add	r19, r0
    14ea:	11 24       	eor	r1, r1
    14ec:	53 2e       	mov	r5, r19
    14ee:	13 c0       	rjmp	.+38     	; 0x1516 <vfprintf+0xf0>
    14f0:	8a e0       	ldi	r24, 0x0A	; 10
    14f2:	38 9e       	mul	r3, r24
    14f4:	30 0d       	add	r19, r0
    14f6:	11 24       	eor	r1, r1
    14f8:	33 2e       	mov	r3, r19
    14fa:	20 62       	ori	r18, 0x20	; 32
    14fc:	0c c0       	rjmp	.+24     	; 0x1516 <vfprintf+0xf0>
    14fe:	8e 32       	cpi	r24, 0x2E	; 46
    1500:	21 f4       	brne	.+8      	; 0x150a <vfprintf+0xe4>
    1502:	26 fd       	sbrc	r18, 6
    1504:	5f c1       	rjmp	.+702    	; 0x17c4 <vfprintf+0x39e>
    1506:	20 64       	ori	r18, 0x40	; 64
    1508:	06 c0       	rjmp	.+12     	; 0x1516 <vfprintf+0xf0>
    150a:	8c 36       	cpi	r24, 0x6C	; 108
    150c:	11 f4       	brne	.+4      	; 0x1512 <vfprintf+0xec>
    150e:	20 68       	ori	r18, 0x80	; 128
    1510:	02 c0       	rjmp	.+4      	; 0x1516 <vfprintf+0xf0>
    1512:	88 36       	cpi	r24, 0x68	; 104
    1514:	41 f4       	brne	.+16     	; 0x1526 <vfprintf+0x100>
    1516:	f6 01       	movw	r30, r12
    1518:	93 fd       	sbrc	r25, 3
    151a:	85 91       	lpm	r24, Z+
    151c:	93 ff       	sbrs	r25, 3
    151e:	81 91       	ld	r24, Z+
    1520:	6f 01       	movw	r12, r30
    1522:	81 11       	cpse	r24, r1
    1524:	c1 cf       	rjmp	.-126    	; 0x14a8 <vfprintf+0x82>
    1526:	98 2f       	mov	r25, r24
    1528:	9f 7d       	andi	r25, 0xDF	; 223
    152a:	95 54       	subi	r25, 0x45	; 69
    152c:	93 30       	cpi	r25, 0x03	; 3
    152e:	28 f4       	brcc	.+10     	; 0x153a <vfprintf+0x114>
    1530:	0c 5f       	subi	r16, 0xFC	; 252
    1532:	1f 4f       	sbci	r17, 0xFF	; 255
    1534:	ff e3       	ldi	r31, 0x3F	; 63
    1536:	f9 83       	std	Y+1, r31	; 0x01
    1538:	0d c0       	rjmp	.+26     	; 0x1554 <vfprintf+0x12e>
    153a:	83 36       	cpi	r24, 0x63	; 99
    153c:	31 f0       	breq	.+12     	; 0x154a <vfprintf+0x124>
    153e:	83 37       	cpi	r24, 0x73	; 115
    1540:	71 f0       	breq	.+28     	; 0x155e <vfprintf+0x138>
    1542:	83 35       	cpi	r24, 0x53	; 83
    1544:	09 f0       	breq	.+2      	; 0x1548 <vfprintf+0x122>
    1546:	57 c0       	rjmp	.+174    	; 0x15f6 <vfprintf+0x1d0>
    1548:	21 c0       	rjmp	.+66     	; 0x158c <vfprintf+0x166>
    154a:	f8 01       	movw	r30, r16
    154c:	80 81       	ld	r24, Z
    154e:	89 83       	std	Y+1, r24	; 0x01
    1550:	0e 5f       	subi	r16, 0xFE	; 254
    1552:	1f 4f       	sbci	r17, 0xFF	; 255
    1554:	44 24       	eor	r4, r4
    1556:	43 94       	inc	r4
    1558:	51 2c       	mov	r5, r1
    155a:	54 01       	movw	r10, r8
    155c:	14 c0       	rjmp	.+40     	; 0x1586 <vfprintf+0x160>
    155e:	38 01       	movw	r6, r16
    1560:	f2 e0       	ldi	r31, 0x02	; 2
    1562:	6f 0e       	add	r6, r31
    1564:	71 1c       	adc	r7, r1
    1566:	f8 01       	movw	r30, r16
    1568:	a0 80       	ld	r10, Z
    156a:	b1 80       	ldd	r11, Z+1	; 0x01
    156c:	26 ff       	sbrs	r18, 6
    156e:	03 c0       	rjmp	.+6      	; 0x1576 <vfprintf+0x150>
    1570:	65 2d       	mov	r22, r5
    1572:	70 e0       	ldi	r23, 0x00	; 0
    1574:	02 c0       	rjmp	.+4      	; 0x157a <vfprintf+0x154>
    1576:	6f ef       	ldi	r22, 0xFF	; 255
    1578:	7f ef       	ldi	r23, 0xFF	; 255
    157a:	c5 01       	movw	r24, r10
    157c:	2c 87       	std	Y+12, r18	; 0x0c
    157e:	94 d2       	rcall	.+1320   	; 0x1aa8 <strnlen>
    1580:	2c 01       	movw	r4, r24
    1582:	83 01       	movw	r16, r6
    1584:	2c 85       	ldd	r18, Y+12	; 0x0c
    1586:	2f 77       	andi	r18, 0x7F	; 127
    1588:	22 2e       	mov	r2, r18
    158a:	16 c0       	rjmp	.+44     	; 0x15b8 <vfprintf+0x192>
    158c:	38 01       	movw	r6, r16
    158e:	f2 e0       	ldi	r31, 0x02	; 2
    1590:	6f 0e       	add	r6, r31
    1592:	71 1c       	adc	r7, r1
    1594:	f8 01       	movw	r30, r16
    1596:	a0 80       	ld	r10, Z
    1598:	b1 80       	ldd	r11, Z+1	; 0x01
    159a:	26 ff       	sbrs	r18, 6
    159c:	03 c0       	rjmp	.+6      	; 0x15a4 <vfprintf+0x17e>
    159e:	65 2d       	mov	r22, r5
    15a0:	70 e0       	ldi	r23, 0x00	; 0
    15a2:	02 c0       	rjmp	.+4      	; 0x15a8 <vfprintf+0x182>
    15a4:	6f ef       	ldi	r22, 0xFF	; 255
    15a6:	7f ef       	ldi	r23, 0xFF	; 255
    15a8:	c5 01       	movw	r24, r10
    15aa:	2c 87       	std	Y+12, r18	; 0x0c
    15ac:	6b d2       	rcall	.+1238   	; 0x1a84 <strnlen_P>
    15ae:	2c 01       	movw	r4, r24
    15b0:	2c 85       	ldd	r18, Y+12	; 0x0c
    15b2:	20 68       	ori	r18, 0x80	; 128
    15b4:	22 2e       	mov	r2, r18
    15b6:	83 01       	movw	r16, r6
    15b8:	23 fc       	sbrc	r2, 3
    15ba:	19 c0       	rjmp	.+50     	; 0x15ee <vfprintf+0x1c8>
    15bc:	83 2d       	mov	r24, r3
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	48 16       	cp	r4, r24
    15c2:	59 06       	cpc	r5, r25
    15c4:	a0 f4       	brcc	.+40     	; 0x15ee <vfprintf+0x1c8>
    15c6:	b7 01       	movw	r22, r14
    15c8:	80 e2       	ldi	r24, 0x20	; 32
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	78 d2       	rcall	.+1264   	; 0x1abe <fputc>
    15ce:	3a 94       	dec	r3
    15d0:	f5 cf       	rjmp	.-22     	; 0x15bc <vfprintf+0x196>
    15d2:	f5 01       	movw	r30, r10
    15d4:	27 fc       	sbrc	r2, 7
    15d6:	85 91       	lpm	r24, Z+
    15d8:	27 fe       	sbrs	r2, 7
    15da:	81 91       	ld	r24, Z+
    15dc:	5f 01       	movw	r10, r30
    15de:	b7 01       	movw	r22, r14
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	6d d2       	rcall	.+1242   	; 0x1abe <fputc>
    15e4:	31 10       	cpse	r3, r1
    15e6:	3a 94       	dec	r3
    15e8:	f1 e0       	ldi	r31, 0x01	; 1
    15ea:	4f 1a       	sub	r4, r31
    15ec:	51 08       	sbc	r5, r1
    15ee:	41 14       	cp	r4, r1
    15f0:	51 04       	cpc	r5, r1
    15f2:	79 f7       	brne	.-34     	; 0x15d2 <vfprintf+0x1ac>
    15f4:	de c0       	rjmp	.+444    	; 0x17b2 <vfprintf+0x38c>
    15f6:	84 36       	cpi	r24, 0x64	; 100
    15f8:	11 f0       	breq	.+4      	; 0x15fe <vfprintf+0x1d8>
    15fa:	89 36       	cpi	r24, 0x69	; 105
    15fc:	31 f5       	brne	.+76     	; 0x164a <vfprintf+0x224>
    15fe:	f8 01       	movw	r30, r16
    1600:	27 ff       	sbrs	r18, 7
    1602:	07 c0       	rjmp	.+14     	; 0x1612 <vfprintf+0x1ec>
    1604:	60 81       	ld	r22, Z
    1606:	71 81       	ldd	r23, Z+1	; 0x01
    1608:	82 81       	ldd	r24, Z+2	; 0x02
    160a:	93 81       	ldd	r25, Z+3	; 0x03
    160c:	0c 5f       	subi	r16, 0xFC	; 252
    160e:	1f 4f       	sbci	r17, 0xFF	; 255
    1610:	08 c0       	rjmp	.+16     	; 0x1622 <vfprintf+0x1fc>
    1612:	60 81       	ld	r22, Z
    1614:	71 81       	ldd	r23, Z+1	; 0x01
    1616:	88 27       	eor	r24, r24
    1618:	77 fd       	sbrc	r23, 7
    161a:	80 95       	com	r24
    161c:	98 2f       	mov	r25, r24
    161e:	0e 5f       	subi	r16, 0xFE	; 254
    1620:	1f 4f       	sbci	r17, 0xFF	; 255
    1622:	2f 76       	andi	r18, 0x6F	; 111
    1624:	b2 2e       	mov	r11, r18
    1626:	97 ff       	sbrs	r25, 7
    1628:	09 c0       	rjmp	.+18     	; 0x163c <vfprintf+0x216>
    162a:	90 95       	com	r25
    162c:	80 95       	com	r24
    162e:	70 95       	com	r23
    1630:	61 95       	neg	r22
    1632:	7f 4f       	sbci	r23, 0xFF	; 255
    1634:	8f 4f       	sbci	r24, 0xFF	; 255
    1636:	9f 4f       	sbci	r25, 0xFF	; 255
    1638:	20 68       	ori	r18, 0x80	; 128
    163a:	b2 2e       	mov	r11, r18
    163c:	2a e0       	ldi	r18, 0x0A	; 10
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	a4 01       	movw	r20, r8
    1642:	6f d2       	rcall	.+1246   	; 0x1b22 <__ultoa_invert>
    1644:	a8 2e       	mov	r10, r24
    1646:	a8 18       	sub	r10, r8
    1648:	43 c0       	rjmp	.+134    	; 0x16d0 <vfprintf+0x2aa>
    164a:	85 37       	cpi	r24, 0x75	; 117
    164c:	29 f4       	brne	.+10     	; 0x1658 <vfprintf+0x232>
    164e:	2f 7e       	andi	r18, 0xEF	; 239
    1650:	b2 2e       	mov	r11, r18
    1652:	2a e0       	ldi	r18, 0x0A	; 10
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	25 c0       	rjmp	.+74     	; 0x16a2 <vfprintf+0x27c>
    1658:	f2 2f       	mov	r31, r18
    165a:	f9 7f       	andi	r31, 0xF9	; 249
    165c:	bf 2e       	mov	r11, r31
    165e:	8f 36       	cpi	r24, 0x6F	; 111
    1660:	c1 f0       	breq	.+48     	; 0x1692 <vfprintf+0x26c>
    1662:	18 f4       	brcc	.+6      	; 0x166a <vfprintf+0x244>
    1664:	88 35       	cpi	r24, 0x58	; 88
    1666:	79 f0       	breq	.+30     	; 0x1686 <vfprintf+0x260>
    1668:	ad c0       	rjmp	.+346    	; 0x17c4 <vfprintf+0x39e>
    166a:	80 37       	cpi	r24, 0x70	; 112
    166c:	19 f0       	breq	.+6      	; 0x1674 <vfprintf+0x24e>
    166e:	88 37       	cpi	r24, 0x78	; 120
    1670:	21 f0       	breq	.+8      	; 0x167a <vfprintf+0x254>
    1672:	a8 c0       	rjmp	.+336    	; 0x17c4 <vfprintf+0x39e>
    1674:	2f 2f       	mov	r18, r31
    1676:	20 61       	ori	r18, 0x10	; 16
    1678:	b2 2e       	mov	r11, r18
    167a:	b4 fe       	sbrs	r11, 4
    167c:	0d c0       	rjmp	.+26     	; 0x1698 <vfprintf+0x272>
    167e:	8b 2d       	mov	r24, r11
    1680:	84 60       	ori	r24, 0x04	; 4
    1682:	b8 2e       	mov	r11, r24
    1684:	09 c0       	rjmp	.+18     	; 0x1698 <vfprintf+0x272>
    1686:	24 ff       	sbrs	r18, 4
    1688:	0a c0       	rjmp	.+20     	; 0x169e <vfprintf+0x278>
    168a:	9f 2f       	mov	r25, r31
    168c:	96 60       	ori	r25, 0x06	; 6
    168e:	b9 2e       	mov	r11, r25
    1690:	06 c0       	rjmp	.+12     	; 0x169e <vfprintf+0x278>
    1692:	28 e0       	ldi	r18, 0x08	; 8
    1694:	30 e0       	ldi	r19, 0x00	; 0
    1696:	05 c0       	rjmp	.+10     	; 0x16a2 <vfprintf+0x27c>
    1698:	20 e1       	ldi	r18, 0x10	; 16
    169a:	30 e0       	ldi	r19, 0x00	; 0
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <vfprintf+0x27c>
    169e:	20 e1       	ldi	r18, 0x10	; 16
    16a0:	32 e0       	ldi	r19, 0x02	; 2
    16a2:	f8 01       	movw	r30, r16
    16a4:	b7 fe       	sbrs	r11, 7
    16a6:	07 c0       	rjmp	.+14     	; 0x16b6 <vfprintf+0x290>
    16a8:	60 81       	ld	r22, Z
    16aa:	71 81       	ldd	r23, Z+1	; 0x01
    16ac:	82 81       	ldd	r24, Z+2	; 0x02
    16ae:	93 81       	ldd	r25, Z+3	; 0x03
    16b0:	0c 5f       	subi	r16, 0xFC	; 252
    16b2:	1f 4f       	sbci	r17, 0xFF	; 255
    16b4:	06 c0       	rjmp	.+12     	; 0x16c2 <vfprintf+0x29c>
    16b6:	60 81       	ld	r22, Z
    16b8:	71 81       	ldd	r23, Z+1	; 0x01
    16ba:	80 e0       	ldi	r24, 0x00	; 0
    16bc:	90 e0       	ldi	r25, 0x00	; 0
    16be:	0e 5f       	subi	r16, 0xFE	; 254
    16c0:	1f 4f       	sbci	r17, 0xFF	; 255
    16c2:	a4 01       	movw	r20, r8
    16c4:	2e d2       	rcall	.+1116   	; 0x1b22 <__ultoa_invert>
    16c6:	a8 2e       	mov	r10, r24
    16c8:	a8 18       	sub	r10, r8
    16ca:	fb 2d       	mov	r31, r11
    16cc:	ff 77       	andi	r31, 0x7F	; 127
    16ce:	bf 2e       	mov	r11, r31
    16d0:	b6 fe       	sbrs	r11, 6
    16d2:	0b c0       	rjmp	.+22     	; 0x16ea <vfprintf+0x2c4>
    16d4:	2b 2d       	mov	r18, r11
    16d6:	2e 7f       	andi	r18, 0xFE	; 254
    16d8:	a5 14       	cp	r10, r5
    16da:	50 f4       	brcc	.+20     	; 0x16f0 <vfprintf+0x2ca>
    16dc:	b4 fe       	sbrs	r11, 4
    16de:	0a c0       	rjmp	.+20     	; 0x16f4 <vfprintf+0x2ce>
    16e0:	b2 fc       	sbrc	r11, 2
    16e2:	08 c0       	rjmp	.+16     	; 0x16f4 <vfprintf+0x2ce>
    16e4:	2b 2d       	mov	r18, r11
    16e6:	2e 7e       	andi	r18, 0xEE	; 238
    16e8:	05 c0       	rjmp	.+10     	; 0x16f4 <vfprintf+0x2ce>
    16ea:	7a 2c       	mov	r7, r10
    16ec:	2b 2d       	mov	r18, r11
    16ee:	03 c0       	rjmp	.+6      	; 0x16f6 <vfprintf+0x2d0>
    16f0:	7a 2c       	mov	r7, r10
    16f2:	01 c0       	rjmp	.+2      	; 0x16f6 <vfprintf+0x2d0>
    16f4:	75 2c       	mov	r7, r5
    16f6:	24 ff       	sbrs	r18, 4
    16f8:	0d c0       	rjmp	.+26     	; 0x1714 <vfprintf+0x2ee>
    16fa:	fe 01       	movw	r30, r28
    16fc:	ea 0d       	add	r30, r10
    16fe:	f1 1d       	adc	r31, r1
    1700:	80 81       	ld	r24, Z
    1702:	80 33       	cpi	r24, 0x30	; 48
    1704:	11 f4       	brne	.+4      	; 0x170a <vfprintf+0x2e4>
    1706:	29 7e       	andi	r18, 0xE9	; 233
    1708:	09 c0       	rjmp	.+18     	; 0x171c <vfprintf+0x2f6>
    170a:	22 ff       	sbrs	r18, 2
    170c:	06 c0       	rjmp	.+12     	; 0x171a <vfprintf+0x2f4>
    170e:	73 94       	inc	r7
    1710:	73 94       	inc	r7
    1712:	04 c0       	rjmp	.+8      	; 0x171c <vfprintf+0x2f6>
    1714:	82 2f       	mov	r24, r18
    1716:	86 78       	andi	r24, 0x86	; 134
    1718:	09 f0       	breq	.+2      	; 0x171c <vfprintf+0x2f6>
    171a:	73 94       	inc	r7
    171c:	23 fd       	sbrc	r18, 3
    171e:	12 c0       	rjmp	.+36     	; 0x1744 <vfprintf+0x31e>
    1720:	20 ff       	sbrs	r18, 0
    1722:	06 c0       	rjmp	.+12     	; 0x1730 <vfprintf+0x30a>
    1724:	5a 2c       	mov	r5, r10
    1726:	73 14       	cp	r7, r3
    1728:	18 f4       	brcc	.+6      	; 0x1730 <vfprintf+0x30a>
    172a:	53 0c       	add	r5, r3
    172c:	57 18       	sub	r5, r7
    172e:	73 2c       	mov	r7, r3
    1730:	73 14       	cp	r7, r3
    1732:	60 f4       	brcc	.+24     	; 0x174c <vfprintf+0x326>
    1734:	b7 01       	movw	r22, r14
    1736:	80 e2       	ldi	r24, 0x20	; 32
    1738:	90 e0       	ldi	r25, 0x00	; 0
    173a:	2c 87       	std	Y+12, r18	; 0x0c
    173c:	c0 d1       	rcall	.+896    	; 0x1abe <fputc>
    173e:	73 94       	inc	r7
    1740:	2c 85       	ldd	r18, Y+12	; 0x0c
    1742:	f6 cf       	rjmp	.-20     	; 0x1730 <vfprintf+0x30a>
    1744:	73 14       	cp	r7, r3
    1746:	10 f4       	brcc	.+4      	; 0x174c <vfprintf+0x326>
    1748:	37 18       	sub	r3, r7
    174a:	01 c0       	rjmp	.+2      	; 0x174e <vfprintf+0x328>
    174c:	31 2c       	mov	r3, r1
    174e:	24 ff       	sbrs	r18, 4
    1750:	11 c0       	rjmp	.+34     	; 0x1774 <vfprintf+0x34e>
    1752:	b7 01       	movw	r22, r14
    1754:	80 e3       	ldi	r24, 0x30	; 48
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	2c 87       	std	Y+12, r18	; 0x0c
    175a:	b1 d1       	rcall	.+866    	; 0x1abe <fputc>
    175c:	2c 85       	ldd	r18, Y+12	; 0x0c
    175e:	22 ff       	sbrs	r18, 2
    1760:	16 c0       	rjmp	.+44     	; 0x178e <vfprintf+0x368>
    1762:	21 ff       	sbrs	r18, 1
    1764:	03 c0       	rjmp	.+6      	; 0x176c <vfprintf+0x346>
    1766:	88 e5       	ldi	r24, 0x58	; 88
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	02 c0       	rjmp	.+4      	; 0x1770 <vfprintf+0x34a>
    176c:	88 e7       	ldi	r24, 0x78	; 120
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	b7 01       	movw	r22, r14
    1772:	0c c0       	rjmp	.+24     	; 0x178c <vfprintf+0x366>
    1774:	82 2f       	mov	r24, r18
    1776:	86 78       	andi	r24, 0x86	; 134
    1778:	51 f0       	breq	.+20     	; 0x178e <vfprintf+0x368>
    177a:	21 fd       	sbrc	r18, 1
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <vfprintf+0x35c>
    177e:	80 e2       	ldi	r24, 0x20	; 32
    1780:	01 c0       	rjmp	.+2      	; 0x1784 <vfprintf+0x35e>
    1782:	8b e2       	ldi	r24, 0x2B	; 43
    1784:	27 fd       	sbrc	r18, 7
    1786:	8d e2       	ldi	r24, 0x2D	; 45
    1788:	b7 01       	movw	r22, r14
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	98 d1       	rcall	.+816    	; 0x1abe <fputc>
    178e:	a5 14       	cp	r10, r5
    1790:	30 f4       	brcc	.+12     	; 0x179e <vfprintf+0x378>
    1792:	b7 01       	movw	r22, r14
    1794:	80 e3       	ldi	r24, 0x30	; 48
    1796:	90 e0       	ldi	r25, 0x00	; 0
    1798:	92 d1       	rcall	.+804    	; 0x1abe <fputc>
    179a:	5a 94       	dec	r5
    179c:	f8 cf       	rjmp	.-16     	; 0x178e <vfprintf+0x368>
    179e:	aa 94       	dec	r10
    17a0:	f4 01       	movw	r30, r8
    17a2:	ea 0d       	add	r30, r10
    17a4:	f1 1d       	adc	r31, r1
    17a6:	80 81       	ld	r24, Z
    17a8:	b7 01       	movw	r22, r14
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	88 d1       	rcall	.+784    	; 0x1abe <fputc>
    17ae:	a1 10       	cpse	r10, r1
    17b0:	f6 cf       	rjmp	.-20     	; 0x179e <vfprintf+0x378>
    17b2:	33 20       	and	r3, r3
    17b4:	09 f4       	brne	.+2      	; 0x17b8 <vfprintf+0x392>
    17b6:	5d ce       	rjmp	.-838    	; 0x1472 <vfprintf+0x4c>
    17b8:	b7 01       	movw	r22, r14
    17ba:	80 e2       	ldi	r24, 0x20	; 32
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	7f d1       	rcall	.+766    	; 0x1abe <fputc>
    17c0:	3a 94       	dec	r3
    17c2:	f7 cf       	rjmp	.-18     	; 0x17b2 <vfprintf+0x38c>
    17c4:	f7 01       	movw	r30, r14
    17c6:	86 81       	ldd	r24, Z+6	; 0x06
    17c8:	97 81       	ldd	r25, Z+7	; 0x07
    17ca:	02 c0       	rjmp	.+4      	; 0x17d0 <vfprintf+0x3aa>
    17cc:	8f ef       	ldi	r24, 0xFF	; 255
    17ce:	9f ef       	ldi	r25, 0xFF	; 255
    17d0:	2c 96       	adiw	r28, 0x0c	; 12
    17d2:	0f b6       	in	r0, 0x3f	; 63
    17d4:	f8 94       	cli
    17d6:	de bf       	out	0x3e, r29	; 62
    17d8:	0f be       	out	0x3f, r0	; 63
    17da:	cd bf       	out	0x3d, r28	; 61
    17dc:	df 91       	pop	r29
    17de:	cf 91       	pop	r28
    17e0:	1f 91       	pop	r17
    17e2:	0f 91       	pop	r16
    17e4:	ff 90       	pop	r15
    17e6:	ef 90       	pop	r14
    17e8:	df 90       	pop	r13
    17ea:	cf 90       	pop	r12
    17ec:	bf 90       	pop	r11
    17ee:	af 90       	pop	r10
    17f0:	9f 90       	pop	r9
    17f2:	8f 90       	pop	r8
    17f4:	7f 90       	pop	r7
    17f6:	6f 90       	pop	r6
    17f8:	5f 90       	pop	r5
    17fa:	4f 90       	pop	r4
    17fc:	3f 90       	pop	r3
    17fe:	2f 90       	pop	r2
    1800:	08 95       	ret

00001802 <calloc>:
    1802:	0f 93       	push	r16
    1804:	1f 93       	push	r17
    1806:	cf 93       	push	r28
    1808:	df 93       	push	r29
    180a:	86 9f       	mul	r24, r22
    180c:	80 01       	movw	r16, r0
    180e:	87 9f       	mul	r24, r23
    1810:	10 0d       	add	r17, r0
    1812:	96 9f       	mul	r25, r22
    1814:	10 0d       	add	r17, r0
    1816:	11 24       	eor	r1, r1
    1818:	c8 01       	movw	r24, r16
    181a:	0d d0       	rcall	.+26     	; 0x1836 <malloc>
    181c:	ec 01       	movw	r28, r24
    181e:	00 97       	sbiw	r24, 0x00	; 0
    1820:	21 f0       	breq	.+8      	; 0x182a <calloc+0x28>
    1822:	a8 01       	movw	r20, r16
    1824:	60 e0       	ldi	r22, 0x00	; 0
    1826:	70 e0       	ldi	r23, 0x00	; 0
    1828:	38 d1       	rcall	.+624    	; 0x1a9a <memset>
    182a:	ce 01       	movw	r24, r28
    182c:	df 91       	pop	r29
    182e:	cf 91       	pop	r28
    1830:	1f 91       	pop	r17
    1832:	0f 91       	pop	r16
    1834:	08 95       	ret

00001836 <malloc>:
    1836:	cf 93       	push	r28
    1838:	df 93       	push	r29
    183a:	82 30       	cpi	r24, 0x02	; 2
    183c:	91 05       	cpc	r25, r1
    183e:	10 f4       	brcc	.+4      	; 0x1844 <malloc+0xe>
    1840:	82 e0       	ldi	r24, 0x02	; 2
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	e0 91 e6 02 	lds	r30, 0x02E6
    1848:	f0 91 e7 02 	lds	r31, 0x02E7
    184c:	20 e0       	ldi	r18, 0x00	; 0
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	a0 e0       	ldi	r26, 0x00	; 0
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	30 97       	sbiw	r30, 0x00	; 0
    1856:	39 f1       	breq	.+78     	; 0x18a6 <malloc+0x70>
    1858:	40 81       	ld	r20, Z
    185a:	51 81       	ldd	r21, Z+1	; 0x01
    185c:	48 17       	cp	r20, r24
    185e:	59 07       	cpc	r21, r25
    1860:	b8 f0       	brcs	.+46     	; 0x1890 <malloc+0x5a>
    1862:	48 17       	cp	r20, r24
    1864:	59 07       	cpc	r21, r25
    1866:	71 f4       	brne	.+28     	; 0x1884 <malloc+0x4e>
    1868:	82 81       	ldd	r24, Z+2	; 0x02
    186a:	93 81       	ldd	r25, Z+3	; 0x03
    186c:	10 97       	sbiw	r26, 0x00	; 0
    186e:	29 f0       	breq	.+10     	; 0x187a <malloc+0x44>
    1870:	13 96       	adiw	r26, 0x03	; 3
    1872:	9c 93       	st	X, r25
    1874:	8e 93       	st	-X, r24
    1876:	12 97       	sbiw	r26, 0x02	; 2
    1878:	2c c0       	rjmp	.+88     	; 0x18d2 <malloc+0x9c>
    187a:	90 93 e7 02 	sts	0x02E7, r25
    187e:	80 93 e6 02 	sts	0x02E6, r24
    1882:	27 c0       	rjmp	.+78     	; 0x18d2 <malloc+0x9c>
    1884:	21 15       	cp	r18, r1
    1886:	31 05       	cpc	r19, r1
    1888:	31 f0       	breq	.+12     	; 0x1896 <malloc+0x60>
    188a:	42 17       	cp	r20, r18
    188c:	53 07       	cpc	r21, r19
    188e:	18 f0       	brcs	.+6      	; 0x1896 <malloc+0x60>
    1890:	a9 01       	movw	r20, r18
    1892:	db 01       	movw	r26, r22
    1894:	01 c0       	rjmp	.+2      	; 0x1898 <malloc+0x62>
    1896:	ef 01       	movw	r28, r30
    1898:	9a 01       	movw	r18, r20
    189a:	bd 01       	movw	r22, r26
    189c:	df 01       	movw	r26, r30
    189e:	02 80       	ldd	r0, Z+2	; 0x02
    18a0:	f3 81       	ldd	r31, Z+3	; 0x03
    18a2:	e0 2d       	mov	r30, r0
    18a4:	d7 cf       	rjmp	.-82     	; 0x1854 <malloc+0x1e>
    18a6:	21 15       	cp	r18, r1
    18a8:	31 05       	cpc	r19, r1
    18aa:	f9 f0       	breq	.+62     	; 0x18ea <malloc+0xb4>
    18ac:	28 1b       	sub	r18, r24
    18ae:	39 0b       	sbc	r19, r25
    18b0:	24 30       	cpi	r18, 0x04	; 4
    18b2:	31 05       	cpc	r19, r1
    18b4:	80 f4       	brcc	.+32     	; 0x18d6 <malloc+0xa0>
    18b6:	8a 81       	ldd	r24, Y+2	; 0x02
    18b8:	9b 81       	ldd	r25, Y+3	; 0x03
    18ba:	61 15       	cp	r22, r1
    18bc:	71 05       	cpc	r23, r1
    18be:	21 f0       	breq	.+8      	; 0x18c8 <malloc+0x92>
    18c0:	fb 01       	movw	r30, r22
    18c2:	93 83       	std	Z+3, r25	; 0x03
    18c4:	82 83       	std	Z+2, r24	; 0x02
    18c6:	04 c0       	rjmp	.+8      	; 0x18d0 <malloc+0x9a>
    18c8:	90 93 e7 02 	sts	0x02E7, r25
    18cc:	80 93 e6 02 	sts	0x02E6, r24
    18d0:	fe 01       	movw	r30, r28
    18d2:	32 96       	adiw	r30, 0x02	; 2
    18d4:	44 c0       	rjmp	.+136    	; 0x195e <malloc+0x128>
    18d6:	fe 01       	movw	r30, r28
    18d8:	e2 0f       	add	r30, r18
    18da:	f3 1f       	adc	r31, r19
    18dc:	81 93       	st	Z+, r24
    18de:	91 93       	st	Z+, r25
    18e0:	22 50       	subi	r18, 0x02	; 2
    18e2:	31 09       	sbc	r19, r1
    18e4:	39 83       	std	Y+1, r19	; 0x01
    18e6:	28 83       	st	Y, r18
    18e8:	3a c0       	rjmp	.+116    	; 0x195e <malloc+0x128>
    18ea:	20 91 e4 02 	lds	r18, 0x02E4
    18ee:	30 91 e5 02 	lds	r19, 0x02E5
    18f2:	23 2b       	or	r18, r19
    18f4:	41 f4       	brne	.+16     	; 0x1906 <malloc+0xd0>
    18f6:	20 91 02 02 	lds	r18, 0x0202
    18fa:	30 91 03 02 	lds	r19, 0x0203
    18fe:	30 93 e5 02 	sts	0x02E5, r19
    1902:	20 93 e4 02 	sts	0x02E4, r18
    1906:	20 91 00 02 	lds	r18, 0x0200
    190a:	30 91 01 02 	lds	r19, 0x0201
    190e:	21 15       	cp	r18, r1
    1910:	31 05       	cpc	r19, r1
    1912:	41 f4       	brne	.+16     	; 0x1924 <malloc+0xee>
    1914:	2d b7       	in	r18, 0x3d	; 61
    1916:	3e b7       	in	r19, 0x3e	; 62
    1918:	40 91 04 02 	lds	r20, 0x0204
    191c:	50 91 05 02 	lds	r21, 0x0205
    1920:	24 1b       	sub	r18, r20
    1922:	35 0b       	sbc	r19, r21
    1924:	e0 91 e4 02 	lds	r30, 0x02E4
    1928:	f0 91 e5 02 	lds	r31, 0x02E5
    192c:	e2 17       	cp	r30, r18
    192e:	f3 07       	cpc	r31, r19
    1930:	a0 f4       	brcc	.+40     	; 0x195a <malloc+0x124>
    1932:	2e 1b       	sub	r18, r30
    1934:	3f 0b       	sbc	r19, r31
    1936:	28 17       	cp	r18, r24
    1938:	39 07       	cpc	r19, r25
    193a:	78 f0       	brcs	.+30     	; 0x195a <malloc+0x124>
    193c:	ac 01       	movw	r20, r24
    193e:	4e 5f       	subi	r20, 0xFE	; 254
    1940:	5f 4f       	sbci	r21, 0xFF	; 255
    1942:	24 17       	cp	r18, r20
    1944:	35 07       	cpc	r19, r21
    1946:	48 f0       	brcs	.+18     	; 0x195a <malloc+0x124>
    1948:	4e 0f       	add	r20, r30
    194a:	5f 1f       	adc	r21, r31
    194c:	50 93 e5 02 	sts	0x02E5, r21
    1950:	40 93 e4 02 	sts	0x02E4, r20
    1954:	81 93       	st	Z+, r24
    1956:	91 93       	st	Z+, r25
    1958:	02 c0       	rjmp	.+4      	; 0x195e <malloc+0x128>
    195a:	e0 e0       	ldi	r30, 0x00	; 0
    195c:	f0 e0       	ldi	r31, 0x00	; 0
    195e:	cf 01       	movw	r24, r30
    1960:	df 91       	pop	r29
    1962:	cf 91       	pop	r28
    1964:	08 95       	ret

00001966 <free>:
    1966:	cf 93       	push	r28
    1968:	df 93       	push	r29
    196a:	00 97       	sbiw	r24, 0x00	; 0
    196c:	09 f4       	brne	.+2      	; 0x1970 <free+0xa>
    196e:	87 c0       	rjmp	.+270    	; 0x1a7e <free+0x118>
    1970:	fc 01       	movw	r30, r24
    1972:	32 97       	sbiw	r30, 0x02	; 2
    1974:	13 82       	std	Z+3, r1	; 0x03
    1976:	12 82       	std	Z+2, r1	; 0x02
    1978:	c0 91 e6 02 	lds	r28, 0x02E6
    197c:	d0 91 e7 02 	lds	r29, 0x02E7
    1980:	20 97       	sbiw	r28, 0x00	; 0
    1982:	81 f4       	brne	.+32     	; 0x19a4 <free+0x3e>
    1984:	20 81       	ld	r18, Z
    1986:	31 81       	ldd	r19, Z+1	; 0x01
    1988:	28 0f       	add	r18, r24
    198a:	39 1f       	adc	r19, r25
    198c:	80 91 e4 02 	lds	r24, 0x02E4
    1990:	90 91 e5 02 	lds	r25, 0x02E5
    1994:	82 17       	cp	r24, r18
    1996:	93 07       	cpc	r25, r19
    1998:	79 f5       	brne	.+94     	; 0x19f8 <free+0x92>
    199a:	f0 93 e5 02 	sts	0x02E5, r31
    199e:	e0 93 e4 02 	sts	0x02E4, r30
    19a2:	6d c0       	rjmp	.+218    	; 0x1a7e <free+0x118>
    19a4:	de 01       	movw	r26, r28
    19a6:	20 e0       	ldi	r18, 0x00	; 0
    19a8:	30 e0       	ldi	r19, 0x00	; 0
    19aa:	ae 17       	cp	r26, r30
    19ac:	bf 07       	cpc	r27, r31
    19ae:	50 f4       	brcc	.+20     	; 0x19c4 <free+0x5e>
    19b0:	12 96       	adiw	r26, 0x02	; 2
    19b2:	4d 91       	ld	r20, X+
    19b4:	5c 91       	ld	r21, X
    19b6:	13 97       	sbiw	r26, 0x03	; 3
    19b8:	9d 01       	movw	r18, r26
    19ba:	41 15       	cp	r20, r1
    19bc:	51 05       	cpc	r21, r1
    19be:	09 f1       	breq	.+66     	; 0x1a02 <free+0x9c>
    19c0:	da 01       	movw	r26, r20
    19c2:	f3 cf       	rjmp	.-26     	; 0x19aa <free+0x44>
    19c4:	b3 83       	std	Z+3, r27	; 0x03
    19c6:	a2 83       	std	Z+2, r26	; 0x02
    19c8:	40 81       	ld	r20, Z
    19ca:	51 81       	ldd	r21, Z+1	; 0x01
    19cc:	84 0f       	add	r24, r20
    19ce:	95 1f       	adc	r25, r21
    19d0:	8a 17       	cp	r24, r26
    19d2:	9b 07       	cpc	r25, r27
    19d4:	71 f4       	brne	.+28     	; 0x19f2 <free+0x8c>
    19d6:	8d 91       	ld	r24, X+
    19d8:	9c 91       	ld	r25, X
    19da:	11 97       	sbiw	r26, 0x01	; 1
    19dc:	84 0f       	add	r24, r20
    19de:	95 1f       	adc	r25, r21
    19e0:	02 96       	adiw	r24, 0x02	; 2
    19e2:	91 83       	std	Z+1, r25	; 0x01
    19e4:	80 83       	st	Z, r24
    19e6:	12 96       	adiw	r26, 0x02	; 2
    19e8:	8d 91       	ld	r24, X+
    19ea:	9c 91       	ld	r25, X
    19ec:	13 97       	sbiw	r26, 0x03	; 3
    19ee:	93 83       	std	Z+3, r25	; 0x03
    19f0:	82 83       	std	Z+2, r24	; 0x02
    19f2:	21 15       	cp	r18, r1
    19f4:	31 05       	cpc	r19, r1
    19f6:	29 f4       	brne	.+10     	; 0x1a02 <free+0x9c>
    19f8:	f0 93 e7 02 	sts	0x02E7, r31
    19fc:	e0 93 e6 02 	sts	0x02E6, r30
    1a00:	3e c0       	rjmp	.+124    	; 0x1a7e <free+0x118>
    1a02:	d9 01       	movw	r26, r18
    1a04:	13 96       	adiw	r26, 0x03	; 3
    1a06:	fc 93       	st	X, r31
    1a08:	ee 93       	st	-X, r30
    1a0a:	12 97       	sbiw	r26, 0x02	; 2
    1a0c:	4d 91       	ld	r20, X+
    1a0e:	5d 91       	ld	r21, X+
    1a10:	a4 0f       	add	r26, r20
    1a12:	b5 1f       	adc	r27, r21
    1a14:	ea 17       	cp	r30, r26
    1a16:	fb 07       	cpc	r31, r27
    1a18:	79 f4       	brne	.+30     	; 0x1a38 <free+0xd2>
    1a1a:	80 81       	ld	r24, Z
    1a1c:	91 81       	ldd	r25, Z+1	; 0x01
    1a1e:	84 0f       	add	r24, r20
    1a20:	95 1f       	adc	r25, r21
    1a22:	02 96       	adiw	r24, 0x02	; 2
    1a24:	d9 01       	movw	r26, r18
    1a26:	11 96       	adiw	r26, 0x01	; 1
    1a28:	9c 93       	st	X, r25
    1a2a:	8e 93       	st	-X, r24
    1a2c:	82 81       	ldd	r24, Z+2	; 0x02
    1a2e:	93 81       	ldd	r25, Z+3	; 0x03
    1a30:	13 96       	adiw	r26, 0x03	; 3
    1a32:	9c 93       	st	X, r25
    1a34:	8e 93       	st	-X, r24
    1a36:	12 97       	sbiw	r26, 0x02	; 2
    1a38:	e0 e0       	ldi	r30, 0x00	; 0
    1a3a:	f0 e0       	ldi	r31, 0x00	; 0
    1a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3e:	9b 81       	ldd	r25, Y+3	; 0x03
    1a40:	00 97       	sbiw	r24, 0x00	; 0
    1a42:	19 f0       	breq	.+6      	; 0x1a4a <free+0xe4>
    1a44:	fe 01       	movw	r30, r28
    1a46:	ec 01       	movw	r28, r24
    1a48:	f9 cf       	rjmp	.-14     	; 0x1a3c <free+0xd6>
    1a4a:	ce 01       	movw	r24, r28
    1a4c:	02 96       	adiw	r24, 0x02	; 2
    1a4e:	28 81       	ld	r18, Y
    1a50:	39 81       	ldd	r19, Y+1	; 0x01
    1a52:	82 0f       	add	r24, r18
    1a54:	93 1f       	adc	r25, r19
    1a56:	20 91 e4 02 	lds	r18, 0x02E4
    1a5a:	30 91 e5 02 	lds	r19, 0x02E5
    1a5e:	28 17       	cp	r18, r24
    1a60:	39 07       	cpc	r19, r25
    1a62:	69 f4       	brne	.+26     	; 0x1a7e <free+0x118>
    1a64:	30 97       	sbiw	r30, 0x00	; 0
    1a66:	29 f4       	brne	.+10     	; 0x1a72 <free+0x10c>
    1a68:	10 92 e7 02 	sts	0x02E7, r1
    1a6c:	10 92 e6 02 	sts	0x02E6, r1
    1a70:	02 c0       	rjmp	.+4      	; 0x1a76 <free+0x110>
    1a72:	13 82       	std	Z+3, r1	; 0x03
    1a74:	12 82       	std	Z+2, r1	; 0x02
    1a76:	d0 93 e5 02 	sts	0x02E5, r29
    1a7a:	c0 93 e4 02 	sts	0x02E4, r28
    1a7e:	df 91       	pop	r29
    1a80:	cf 91       	pop	r28
    1a82:	08 95       	ret

00001a84 <strnlen_P>:
    1a84:	fc 01       	movw	r30, r24
    1a86:	05 90       	lpm	r0, Z+
    1a88:	61 50       	subi	r22, 0x01	; 1
    1a8a:	70 40       	sbci	r23, 0x00	; 0
    1a8c:	01 10       	cpse	r0, r1
    1a8e:	d8 f7       	brcc	.-10     	; 0x1a86 <strnlen_P+0x2>
    1a90:	80 95       	com	r24
    1a92:	90 95       	com	r25
    1a94:	8e 0f       	add	r24, r30
    1a96:	9f 1f       	adc	r25, r31
    1a98:	08 95       	ret

00001a9a <memset>:
    1a9a:	dc 01       	movw	r26, r24
    1a9c:	01 c0       	rjmp	.+2      	; 0x1aa0 <memset+0x6>
    1a9e:	6d 93       	st	X+, r22
    1aa0:	41 50       	subi	r20, 0x01	; 1
    1aa2:	50 40       	sbci	r21, 0x00	; 0
    1aa4:	e0 f7       	brcc	.-8      	; 0x1a9e <memset+0x4>
    1aa6:	08 95       	ret

00001aa8 <strnlen>:
    1aa8:	fc 01       	movw	r30, r24
    1aaa:	61 50       	subi	r22, 0x01	; 1
    1aac:	70 40       	sbci	r23, 0x00	; 0
    1aae:	01 90       	ld	r0, Z+
    1ab0:	01 10       	cpse	r0, r1
    1ab2:	d8 f7       	brcc	.-10     	; 0x1aaa <strnlen+0x2>
    1ab4:	80 95       	com	r24
    1ab6:	90 95       	com	r25
    1ab8:	8e 0f       	add	r24, r30
    1aba:	9f 1f       	adc	r25, r31
    1abc:	08 95       	ret

00001abe <fputc>:
    1abe:	0f 93       	push	r16
    1ac0:	1f 93       	push	r17
    1ac2:	cf 93       	push	r28
    1ac4:	df 93       	push	r29
    1ac6:	18 2f       	mov	r17, r24
    1ac8:	09 2f       	mov	r16, r25
    1aca:	eb 01       	movw	r28, r22
    1acc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ace:	81 fd       	sbrc	r24, 1
    1ad0:	03 c0       	rjmp	.+6      	; 0x1ad8 <fputc+0x1a>
    1ad2:	8f ef       	ldi	r24, 0xFF	; 255
    1ad4:	9f ef       	ldi	r25, 0xFF	; 255
    1ad6:	20 c0       	rjmp	.+64     	; 0x1b18 <fputc+0x5a>
    1ad8:	82 ff       	sbrs	r24, 2
    1ada:	10 c0       	rjmp	.+32     	; 0x1afc <fputc+0x3e>
    1adc:	4e 81       	ldd	r20, Y+6	; 0x06
    1ade:	5f 81       	ldd	r21, Y+7	; 0x07
    1ae0:	2c 81       	ldd	r18, Y+4	; 0x04
    1ae2:	3d 81       	ldd	r19, Y+5	; 0x05
    1ae4:	42 17       	cp	r20, r18
    1ae6:	53 07       	cpc	r21, r19
    1ae8:	7c f4       	brge	.+30     	; 0x1b08 <fputc+0x4a>
    1aea:	e8 81       	ld	r30, Y
    1aec:	f9 81       	ldd	r31, Y+1	; 0x01
    1aee:	9f 01       	movw	r18, r30
    1af0:	2f 5f       	subi	r18, 0xFF	; 255
    1af2:	3f 4f       	sbci	r19, 0xFF	; 255
    1af4:	39 83       	std	Y+1, r19	; 0x01
    1af6:	28 83       	st	Y, r18
    1af8:	10 83       	st	Z, r17
    1afa:	06 c0       	rjmp	.+12     	; 0x1b08 <fputc+0x4a>
    1afc:	e8 85       	ldd	r30, Y+8	; 0x08
    1afe:	f9 85       	ldd	r31, Y+9	; 0x09
    1b00:	81 2f       	mov	r24, r17
    1b02:	19 95       	eicall
    1b04:	89 2b       	or	r24, r25
    1b06:	29 f7       	brne	.-54     	; 0x1ad2 <fputc+0x14>
    1b08:	2e 81       	ldd	r18, Y+6	; 0x06
    1b0a:	3f 81       	ldd	r19, Y+7	; 0x07
    1b0c:	2f 5f       	subi	r18, 0xFF	; 255
    1b0e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b10:	3f 83       	std	Y+7, r19	; 0x07
    1b12:	2e 83       	std	Y+6, r18	; 0x06
    1b14:	81 2f       	mov	r24, r17
    1b16:	90 2f       	mov	r25, r16
    1b18:	df 91       	pop	r29
    1b1a:	cf 91       	pop	r28
    1b1c:	1f 91       	pop	r17
    1b1e:	0f 91       	pop	r16
    1b20:	08 95       	ret

00001b22 <__ultoa_invert>:
    1b22:	fa 01       	movw	r30, r20
    1b24:	aa 27       	eor	r26, r26
    1b26:	28 30       	cpi	r18, 0x08	; 8
    1b28:	51 f1       	breq	.+84     	; 0x1b7e <__ultoa_invert+0x5c>
    1b2a:	20 31       	cpi	r18, 0x10	; 16
    1b2c:	81 f1       	breq	.+96     	; 0x1b8e <__ultoa_invert+0x6c>
    1b2e:	e8 94       	clt
    1b30:	6f 93       	push	r22
    1b32:	6e 7f       	andi	r22, 0xFE	; 254
    1b34:	6e 5f       	subi	r22, 0xFE	; 254
    1b36:	7f 4f       	sbci	r23, 0xFF	; 255
    1b38:	8f 4f       	sbci	r24, 0xFF	; 255
    1b3a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b3c:	af 4f       	sbci	r26, 0xFF	; 255
    1b3e:	b1 e0       	ldi	r27, 0x01	; 1
    1b40:	3e d0       	rcall	.+124    	; 0x1bbe <__ultoa_invert+0x9c>
    1b42:	b4 e0       	ldi	r27, 0x04	; 4
    1b44:	3c d0       	rcall	.+120    	; 0x1bbe <__ultoa_invert+0x9c>
    1b46:	67 0f       	add	r22, r23
    1b48:	78 1f       	adc	r23, r24
    1b4a:	89 1f       	adc	r24, r25
    1b4c:	9a 1f       	adc	r25, r26
    1b4e:	a1 1d       	adc	r26, r1
    1b50:	68 0f       	add	r22, r24
    1b52:	79 1f       	adc	r23, r25
    1b54:	8a 1f       	adc	r24, r26
    1b56:	91 1d       	adc	r25, r1
    1b58:	a1 1d       	adc	r26, r1
    1b5a:	6a 0f       	add	r22, r26
    1b5c:	71 1d       	adc	r23, r1
    1b5e:	81 1d       	adc	r24, r1
    1b60:	91 1d       	adc	r25, r1
    1b62:	a1 1d       	adc	r26, r1
    1b64:	20 d0       	rcall	.+64     	; 0x1ba6 <__ultoa_invert+0x84>
    1b66:	09 f4       	brne	.+2      	; 0x1b6a <__ultoa_invert+0x48>
    1b68:	68 94       	set
    1b6a:	3f 91       	pop	r19
    1b6c:	2a e0       	ldi	r18, 0x0A	; 10
    1b6e:	26 9f       	mul	r18, r22
    1b70:	11 24       	eor	r1, r1
    1b72:	30 19       	sub	r19, r0
    1b74:	30 5d       	subi	r19, 0xD0	; 208
    1b76:	31 93       	st	Z+, r19
    1b78:	de f6       	brtc	.-74     	; 0x1b30 <__ultoa_invert+0xe>
    1b7a:	cf 01       	movw	r24, r30
    1b7c:	08 95       	ret
    1b7e:	46 2f       	mov	r20, r22
    1b80:	47 70       	andi	r20, 0x07	; 7
    1b82:	40 5d       	subi	r20, 0xD0	; 208
    1b84:	41 93       	st	Z+, r20
    1b86:	b3 e0       	ldi	r27, 0x03	; 3
    1b88:	0f d0       	rcall	.+30     	; 0x1ba8 <__ultoa_invert+0x86>
    1b8a:	c9 f7       	brne	.-14     	; 0x1b7e <__ultoa_invert+0x5c>
    1b8c:	f6 cf       	rjmp	.-20     	; 0x1b7a <__ultoa_invert+0x58>
    1b8e:	46 2f       	mov	r20, r22
    1b90:	4f 70       	andi	r20, 0x0F	; 15
    1b92:	40 5d       	subi	r20, 0xD0	; 208
    1b94:	4a 33       	cpi	r20, 0x3A	; 58
    1b96:	18 f0       	brcs	.+6      	; 0x1b9e <__ultoa_invert+0x7c>
    1b98:	49 5d       	subi	r20, 0xD9	; 217
    1b9a:	31 fd       	sbrc	r19, 1
    1b9c:	40 52       	subi	r20, 0x20	; 32
    1b9e:	41 93       	st	Z+, r20
    1ba0:	02 d0       	rcall	.+4      	; 0x1ba6 <__ultoa_invert+0x84>
    1ba2:	a9 f7       	brne	.-22     	; 0x1b8e <__ultoa_invert+0x6c>
    1ba4:	ea cf       	rjmp	.-44     	; 0x1b7a <__ultoa_invert+0x58>
    1ba6:	b4 e0       	ldi	r27, 0x04	; 4
    1ba8:	a6 95       	lsr	r26
    1baa:	97 95       	ror	r25
    1bac:	87 95       	ror	r24
    1bae:	77 95       	ror	r23
    1bb0:	67 95       	ror	r22
    1bb2:	ba 95       	dec	r27
    1bb4:	c9 f7       	brne	.-14     	; 0x1ba8 <__ultoa_invert+0x86>
    1bb6:	00 97       	sbiw	r24, 0x00	; 0
    1bb8:	61 05       	cpc	r22, r1
    1bba:	71 05       	cpc	r23, r1
    1bbc:	08 95       	ret
    1bbe:	9b 01       	movw	r18, r22
    1bc0:	ac 01       	movw	r20, r24
    1bc2:	0a 2e       	mov	r0, r26
    1bc4:	06 94       	lsr	r0
    1bc6:	57 95       	ror	r21
    1bc8:	47 95       	ror	r20
    1bca:	37 95       	ror	r19
    1bcc:	27 95       	ror	r18
    1bce:	ba 95       	dec	r27
    1bd0:	c9 f7       	brne	.-14     	; 0x1bc4 <__ultoa_invert+0xa2>
    1bd2:	62 0f       	add	r22, r18
    1bd4:	73 1f       	adc	r23, r19
    1bd6:	84 1f       	adc	r24, r20
    1bd8:	95 1f       	adc	r25, r21
    1bda:	a0 1d       	adc	r26, r0
    1bdc:	08 95       	ret

00001bde <_exit>:
    1bde:	f8 94       	cli

00001be0 <__stop_program>:
    1be0:	ff cf       	rjmp	.-2      	; 0x1be0 <__stop_program>
