// Seed: 117707718
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  always @(1, posedge 1 or 1'h0);
  reg id_6;
  always @(*) begin
    id_6 <= 1;
  end
endmodule
