
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.081694                       # Number of seconds simulated
sim_ticks                                 81694107500                       # Number of ticks simulated
final_tick                               1327265368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65179                       # Simulator instruction rate (inst/s)
host_op_rate                                   141049                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53247038                       # Simulator tick rate (ticks/s)
host_mem_usage                                2224952                       # Number of bytes of host memory used
host_seconds                                  1534.25                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     216404767                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             39424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           6266752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6306176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        39424                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3925568                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3925568                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                616                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              97918                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 98534                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           61337                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                61337                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               482581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             76709963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77192544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          482581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             482581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48052034                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48052034                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48052034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              482581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            76709963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125244578                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          82125                       # number of replacements
system.l2.tagsinuse                      12839.978164                       # Cycle average of tags in use
system.l2.total_refs                           631319                       # Total number of references to valid blocks.
system.l2.sampled_refs                          98370                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.417800                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   1285452362000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4014.646943                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             163.085578                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            8662.245644                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.245035                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.009954                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.528702                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.783690                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               501174                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                57154                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  558328                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            94784                       # number of Writeback hits
system.l2.Writeback_hits::total                 94784                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               3688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3688                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                501174                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 60842                       # number of demand (read+write) hits
system.l2.demand_hits::total                   562016                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               501174                       # number of overall hits
system.l2.overall_hits::cpu.data                60842                       # number of overall hits
system.l2.overall_hits::total                  562016                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                616                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              76093                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 76709                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            21825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21825                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 616                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               97918                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98534                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                616                       # number of overall misses
system.l2.overall_misses::cpu.data              97918                       # number of overall misses
system.l2.overall_misses::total                 98534                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     33210000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   4124853000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4158063000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1140127500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1140127500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      33210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5264980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5298190500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     33210000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5264980500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5298190500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           501790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           133247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              635037                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        94784                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             94784                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25513                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            501790                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            158760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               660550                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           501790                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           158760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              660550                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001228                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.571067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.120795                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.855446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855446                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001228                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.616767                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.149170                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001228                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.616767                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.149170                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53912.337662                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54208.048046                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54205.673389                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52239.518900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52239.518900                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53912.337662                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53769.281440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53770.175777                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53912.337662                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53769.281440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53770.175777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                61337                       # number of writebacks
system.l2.writebacks::total                     61337                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           616                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         76093                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            76709                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        21825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21825                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          97918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98534                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         97918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98534                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     25717000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   3207714500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3233431500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    873239500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    873239500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4080954000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4106671000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4080954000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4106671000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001228                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.571067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.120795                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.855446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855446                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.616767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.616767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149170                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41748.376623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42155.185102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42151.918289                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40010.973654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40010.973654                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41748.376623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41677.260565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41677.705158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41748.376623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41677.260565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41677.705158                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                38929878                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38929878                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6085171                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16280274                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14828899                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.085070                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  212                       # Number of system calls
system.cpu.numCycles                        163388215                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           33846103                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      172805761                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    38929878                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14828899                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99568035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                25840908                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                5719162                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  23714410                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                341291                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          158888144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.187610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.864775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 60429862     38.03%     38.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8389797      5.28%     43.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5479859      3.45%     46.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 10118727      6.37%     53.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 74469899     46.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            158888144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.238266                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.057639                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 41177496                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5176449                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  92070860                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                708477                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               19754844                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              325469838                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               19754844                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47549278                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2921574                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5781                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  86348308                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2308341                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              302946263                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15263                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1072270                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                770648                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           372987604                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             843368731                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        815819941                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27548790                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             264155446                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                108832124                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                214                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            214                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4109249                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             29973723                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13847788                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            311369                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3062                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  279498894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 247                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 254048242                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3610884                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        62952303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    103035076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     158888144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.598913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.427942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            59936431     37.72%     37.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15027980      9.46%     47.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24545848     15.45%     62.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            47582974     29.95%     92.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11794911      7.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       158888144                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14846254     88.94%     88.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1846824     11.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11462120      4.51%      4.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             197182652     77.62%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5134472      2.02%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             27344975     10.76%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12924023      5.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              254048242                       # Type of FU issued
system.cpu.iq.rate                           1.554875                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    16693078                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.065708                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          669658288                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         329027141                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    231128367                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            17630301                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           13425017                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      7499531                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              249739864                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 9539336                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           694938                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      9700140                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          956                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          714                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1915161                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        12209                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         12690                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               19754844                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1796060                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                192613                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           279499141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             59684                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              29973723                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13847788                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                218                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 104269                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    19                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            714                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1034900                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5311264                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6346164                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             239569368                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22714913                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          14478873                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35377045                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 28726338                       # Number of branches executed
system.cpu.iew.exec_stores                   12662132                       # Number of stores executed
system.cpu.iew.exec_rate                     1.466259                       # Inst execution rate
system.cpu.iew.wb_sent                      239011104                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     238627898                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 170905084                       # num instructions producing a value
system.cpu.iew.wb_consumers                 310745877                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.460496                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.549983                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        63094553                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6085171                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    139133300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.555377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.623578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     58024805     41.70%     41.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     22352080     16.07%     57.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13851738      9.96%     67.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13269497      9.54%     77.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     31635180     22.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    139133300                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              216404767                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32206205                       # Number of memory references committed
system.cpu.commit.loads                      20273578                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   27540820                       # Number of branches committed
system.cpu.commit.fp_insts                    6696612                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 211807121                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              31635180                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    386997440                       # The number of ROB reads
system.cpu.rob.rob_writes                   578765195                       # The number of ROB writes
system.cpu.timesIdled                          288382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4500071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     216404767                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.633882                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.633882                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.612039                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.612039                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                527263541                       # number of integer regfile reads
system.cpu.int_regfile_writes               277934236                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10912827                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6074760                       # number of floating regfile writes
system.cpu.misc_regfile_reads                82606866                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 501432                       # number of replacements
system.cpu.icache.tagsinuse                318.315046                       # Cycle average of tags in use
system.cpu.icache.total_refs                 23209963                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 501790                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  46.254335                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     318.315046                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.621709                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.621709                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     23209963                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23209963                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      23209963                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23209963                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     23209963                       # number of overall hits
system.cpu.icache.overall_hits::total        23209963                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       504447                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        504447                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       504447                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         504447                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       504447                       # number of overall misses
system.cpu.icache.overall_misses::total        504447                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6573285500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6573285500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6573285500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6573285500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6573285500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6573285500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     23714410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23714410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     23714410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23714410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     23714410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23714410                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.021272                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021272                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.021272                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021272                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.021272                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021272                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13030.676166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13030.676166                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13030.676166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13030.676166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13030.676166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13030.676166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2657                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2657                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2657                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2657                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2657                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2657                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       501790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       501790                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       501790                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       501790                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       501790                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       501790                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5547192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5547192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5547192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5547192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5547192000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5547192000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.021160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.021160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.021160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021160                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11054.807788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11054.807788                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11054.807788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11054.807788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11054.807788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11054.807788                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 158248                       # number of replacements
system.cpu.dcache.tagsinuse                509.789299                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33770909                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 158760                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 212.716736                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1247916528000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     509.789299                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995682                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995682                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21837926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21837926                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11932983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11932983                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33770909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33770909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33770909                       # number of overall hits
system.cpu.dcache.overall_hits::total        33770909                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       195901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        195901                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25587                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       221488                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         221488                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       221488                       # number of overall misses
system.cpu.dcache.overall_misses::total        221488                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6485674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6485674500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1254624000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1254624000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7740298500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7740298500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7740298500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7740298500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22033827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22033827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33992397                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33992397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33992397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33992397                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008891                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002140                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006516                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006516                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33106.898382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33106.898382                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49033.649900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49033.649900                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34946.807502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34946.807502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34946.807502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34946.807502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       463951                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12405                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.400322                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        94784                       # number of writebacks
system.cpu.dcache.writebacks::total             94784                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        62653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62653                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        62728                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62728                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        62728                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62728                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       133248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       133248                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25512                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       158760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       158760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       158760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       158760                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4830945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4830945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1202499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1202499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6033444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6033444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6033444500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6033444500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004670                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004670                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36255.294639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36255.294639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47134.642521                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47134.642521                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38003.555682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38003.555682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38003.555682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38003.555682                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
