#LAB Link

```
http://csg.csail.mit.edu/6.175/labs.html
```

#Lab Assignments :
```
Lab 0: Getting Started
Lab 1: Mux, Adder and Shifter
Lab 2: FFT
Lab 3: Folded circuits: multipliers
Lab 4: Fifo and EHR
Lab 5: Riscv introduction
Lab 6: Riscv pipelined
Lab 7: Riscv caches
Lab 8: Riscv exceptions
```
#Project:
```
Project first part: Project first part
Project first and second part: Project first and secod part
```
