Warning (10268): Verilog HDL information at state_machine_toplevel_framework.sv(71): always construct contains both blocking and non-blocking assignments File: D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv Line: 71
Warning (10268): Verilog HDL information at sha_1.sv(216): always construct contains both blocking and non-blocking assignments File: D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv Line: 216
