{
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 81.5,
        "exec_time(ms)": 142.7,
        "techmap_time(ms)": 67.1,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 82.1,
        "exec_time(ms)": 134.4,
        "techmap_time(ms)": 58.7,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 86.8,
        "exec_time(ms)": 152.2,
        "techmap_time(ms)": 60.2,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 86.3,
        "exec_time(ms)": 147.2,
        "techmap_time(ms)": 58.7,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 147.2,
        "techmap_time(ms)": 58.9,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 85.2,
        "exec_time(ms)": 146.3,
        "techmap_time(ms)": 58.8,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 147.1,
        "techmap_time(ms)": 58.9,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins",
        "architecture": "k6_frac_N10_mem32K_40nm_custom_pins.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 86.7,
        "exec_time(ms)": 155.3,
        "techmap_time(ms)": 59.6,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 84.4,
        "exec_time(ms)": 144.6,
        "techmap_time(ms)": 58.6,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_N10_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 2430.6,
        "exec_time(ms)": 11542.3,
        "techmap_time(ms)": 11532.8,
        "Pi": 41,
        "Po": 40,
        "logic element": 155943,
        "latch": 49192,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 209303,
        "Total Node": 205135
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs",
        "architecture": "k6_N10_mem32K_40nm_fc_abs.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 85.6,
        "exec_time(ms)": 144.5,
        "techmap_time(ms)": 59.3,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform",
        "architecture": "k6_N10_mem32K_40nm_nonuniform.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 85.7,
        "exec_time(ms)": 143.1,
        "techmap_time(ms)": 59.1,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse",
        "architecture": "k6_N10_mem32K_40nm_pulse.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 83.8,
        "exec_time(ms)": 143.6,
        "techmap_time(ms)": 59.5,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 84.1,
        "exec_time(ms)": 142.6,
        "techmap_time(ms)": 58.7,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
