module mux4(
    input [1:0] sig,
    input [31:0] a0,
    input [31:0] a1,
    input [31:0] a2,
    input [31:0] a3,
    output reg [31:0] out
);

always @*
begin
    case(sig)
       0: out = a0;
       1: out = a1;
       2: out = a2;
       3: out = a3;
       2'hz: out = 32'hzzzz0000;
       default: out = 32'hzzzzzzzz;
    endcase
end

endmodule
