

================================================================
== Vitis HLS Report for 'convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:34 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.131 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        3|        4|  12.000 ns|  16.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        3|        3|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln165 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 4 'br' 'br_ln165' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %.split, i1 1, void"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i45 = phi i2 0, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i2 %i, void %.split, i2 0, void"   --->   Operation 6 'phi' 'i45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln165 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 9 'br' 'br_ln165' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i2 %i45" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 11 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 13 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.43ns)   --->   "%ssrWideStream4kernelIn_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelIn" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'read' 'ssrWideStream4kernelIn_read' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i256 %ssrWideStream4kernelIn_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln145_127 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'partselect' 'trunc_ln145_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln145_128 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'partselect' 'trunc_ln145_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_129 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 128, i32 154" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'trunc_ln145_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_130 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 160, i32 186" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'trunc_ln145_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_131 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 192, i32 218" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_132 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 224, i32 250" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_addr = getelementptr i27 %p_outDataArray_M_real, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 23 'getelementptr' 'p_outDataArray_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_addr = getelementptr i27 %p_outDataArray_M_imag, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 24 'getelementptr' 'p_outDataArray_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145, i2 %p_outDataArray_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 25 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_s, i2 %p_outDataArray_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 26 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real1_addr = getelementptr i27 %p_outDataArray_M_real1, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 27 'getelementptr' 'p_outDataArray_M_real1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag4_addr = getelementptr i27 %p_outDataArray_M_imag4, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 28 'getelementptr' 'p_outDataArray_M_imag4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_127, i2 %p_outDataArray_M_real1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 29 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_128, i2 %p_outDataArray_M_imag4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 30 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real2_addr = getelementptr i27 %p_outDataArray_M_real2, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 31 'getelementptr' 'p_outDataArray_M_real2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag5_addr = getelementptr i27 %p_outDataArray_M_imag5, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 32 'getelementptr' 'p_outDataArray_M_imag5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_129, i2 %p_outDataArray_M_real2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 33 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_130, i2 %p_outDataArray_M_imag5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 34 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real3_addr = getelementptr i27 %p_outDataArray_M_real3, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 35 'getelementptr' 'p_outDataArray_M_real3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag6_addr = getelementptr i27 %p_outDataArray_M_imag6, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 36 'getelementptr' 'p_outDataArray_M_imag6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_131, i2 %p_outDataArray_M_real3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 37 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 38 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_132, i2 %p_outDataArray_M_imag6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 38 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 39 [1/1] (0.43ns)   --->   "%i = add i2 %i45, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln165 = icmp_eq  i2 %i45, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 40 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 41 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%return_ln175 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:175]   --->   Operation 42 'return' 'return_ln175' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln175 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:175]   --->   Operation 43 'br' 'br_ln175' <Predicate = (icmp_ln165)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [13]  (0.387 ns)

 <State 2>: 2.13ns
The critical path consists of the following:
	fifo read operation ('ssrWideStream4kernelIn_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ssrWideStream4kernelIn' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [24]  (1.43 ns)
	'store' operation ('store_ln172', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172) of variable 'trunc_ln145', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145 on array 'p_outDataArray_M_real' [35]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
