void\r\nF_1 ( T_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 * V_3 ;\r\nF_2 ( & V_1 -> V_4 , 1 ) ;\r\nV_1 -> V_5 = NULL ;\r\nV_3 = V_1 -> V_3 ;\r\nfor ( V_2 = 0 ; V_2 < V_6 ; V_2 ++ ) {\r\nmemset ( & V_3 [ V_2 ] , 0 , sizeof( T_2 ) ) ;\r\nV_3 [ V_2 ] . V_7 = V_2 ;\r\nV_3 [ V_2 ] . V_8 = V_9 + ( V_2 << V_10 ) ;\r\nV_3 [ V_2 ] . V_11 = - 1 ;\r\nV_3 [ V_2 ] . V_12 = NULL ;\r\nF_3 ( & V_3 [ V_2 ] . V_13 ) ;\r\nF_4 ( & V_3 [ V_2 ] . V_14 ) ;\r\nF_2 ( & V_3 [ V_2 ] . V_15 , 1 ) ;\r\nV_3 [ V_2 ] . V_16 = 0 ;\r\nV_3 [ V_2 ] . V_17 = 0 ;\r\nV_3 [ V_2 ] . V_18 = 0 ;\r\nV_3 [ V_2 ] . V_19 . V_20 = 0 ;\r\n}\r\n}\r\nT_2 *\r\nF_5 ( T_1 * V_1 , unsigned int V_21 ,\r\nT_3 V_22 )\r\n{\r\nunsigned char V_2 , V_23 ;\r\nT_2 * V_3 ;\r\nV_3 = V_1 -> V_3 ;\r\nfor ( V_2 = 0 ; V_2 < V_6 ; V_2 ++ ) {\r\nif ( V_3 [ V_2 ] . V_24 == 0 ) {\r\nV_3 [ V_2 ] . V_11 = V_1 -> V_11 ;\r\nV_3 [ V_2 ] . V_24 = 1 ;\r\nV_3 [ V_2 ] . V_21 = V_21 ;\r\nV_3 [ V_2 ] . V_25 = F_6 ( sizeof( V_26 ) , V_27 ) ;\r\nif ( V_3 [ V_2 ] . V_25 == NULL ) {\r\nF_7 ( V_1 , L_1 ) ;\r\nreturn NULL ;\r\n}\r\nfor ( V_23 = 0 ; V_23 < V_28 ; V_23 ++ ) {\r\nV_3 [ V_2 ] . V_29 [ V_23 ] = F_6 ( sizeof( V_30 ) , V_27 ) ;\r\nif ( V_3 [ V_2 ] . V_29 [ V_23 ] == NULL ) {\r\nfor (; V_23 > 0 ; V_23 -- ) {\r\nF_8 ( V_3 [ V_2 ] . V_29 [ V_23 - 1 ] ) ;\r\n}\r\nF_8 ( V_3 [ V_2 ] . V_25 ) ;\r\nF_7 ( V_1 , L_2 ) ;\r\nreturn NULL ;\r\n}\r\n}\r\nV_3 [ V_2 ] . V_12 = V_22 ;\r\nF_9 ( V_1 , V_31 , L_3 ,\r\nV_2 , & V_3 [ V_2 ] , V_21 ) ;\r\nreturn & V_3 [ V_2 ] ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nint\r\nF_10 ( T_2 * V_32 )\r\n{\r\nstruct V_33 * V_34 , * V_35 ;\r\nT_4 * V_36 ;\r\nT_1 * V_1 = F_11 ( V_32 -> V_11 ) ;\r\nint V_23 ;\r\nV_32 -> V_11 = - 1 ;\r\nV_32 -> V_12 = NULL ;\r\nV_32 -> V_24 = 0 ;\r\nF_9 ( V_1 , V_37 , L_4 , V_32 ) ;\r\nF_8 ( V_32 -> V_25 ) ;\r\nfor ( V_23 = 0 ; V_23 < V_28 ; V_23 ++ ) {\r\nF_8 ( V_32 -> V_29 [ V_23 ] ) ;\r\n}\r\nif ( V_32 -> V_19 . V_20 ) {\r\nV_32 -> V_19 . V_20 = 0 ;\r\nF_8 ( V_32 -> V_19 . V_38 ) ;\r\n}\r\nF_12 ( & V_32 -> V_15 ) ;\r\nF_13 (pos, n, &ul_client->udi_log)\r\n{\r\nV_36 = F_14 ( V_34 , T_4 , V_39 ) ;\r\nF_15 ( V_34 ) ;\r\nF_8 ( V_36 ) ;\r\n}\r\nF_16 ( & V_32 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_17 ( void * V_40 ,\r\nT_5 * V_41 , T_6 V_42 ,\r\nconst T_7 * V_43 ,\r\nenum V_44 V_45 )\r\n{\r\nT_1 * V_1 = ( T_1 * ) V_40 ;\r\nT_2 * V_46 ;\r\nint V_47 ;\r\nV_47 = ( V_45 == V_48 ) ? V_49 : V_50 ;\r\nF_12 ( & V_1 -> V_4 ) ;\r\nV_46 = V_1 -> V_5 ;\r\nif ( V_46 != NULL ) {\r\nV_46 -> V_12 ( V_46 , V_41 , V_42 ,\r\nV_43 , V_47 ) ;\r\n}\r\nF_16 ( & V_1 -> V_4 ) ;\r\n}\r\nvoid\r\nF_18 ( T_1 * V_1 , T_5 * V_51 , int V_52 )\r\n{\r\n#ifdef F_19\r\nif ( V_1 -> V_53 == NULL )\r\n{\r\nreturn;\r\n}\r\nif ( ( V_54 == ( * V_51 ) ) && ( V_1 -> V_55 == V_56 ) ) {\r\nF_20 ( V_1 , L_5 ) ;\r\n} else {\r\nF_21 ( V_1 -> V_57 , 0 , ( V_58 ) ( * V_51 ) ) ;\r\n}\r\n#ifdef F_22\r\nF_23 () ;\r\n#endif\r\n#else\r\nT_7 V_43 ;\r\nif ( ! V_1 ) {\r\nF_20 ( NULL , L_6 ) ;\r\nreturn;\r\n}\r\nV_43 . V_59 [ 0 ] . V_60 = 0 ;\r\nV_43 . V_59 [ 1 ] . V_60 = 0 ;\r\nF_24 ( V_1 -> V_61 , V_51 , sizeof( T_5 ) ,\r\n& V_43 , V_62 ) ;\r\n#endif\r\n}\r\nstatic void\r\nF_25 ( T_1 * V_1 , T_7 * V_43 )\r\n{\r\nint V_63 ;\r\nif ( V_43 ) {\r\nfor ( V_63 = 0 ; V_63 < V_28 ; ++ V_63 ) {\r\nif ( V_43 -> V_59 [ V_63 ] . V_60 != 0 ) {\r\nF_26 ( V_1 , ( V_64 * ) ( & V_43 -> V_59 [ V_63 ] ) ) ;\r\n}\r\n}\r\n}\r\n}\r\nstatic int\r\nF_27 ( T_1 * V_1 , T_5 * signal ,\r\nT_7 * V_43 )\r\n{\r\nunsigned int V_63 ;\r\nif ( ( V_43 == NULL ) || ( V_65 == 0 ) ) {\r\nreturn 0 ;\r\n}\r\nfor ( V_63 = 0 ; V_63 < V_28 ; V_63 ++ )\r\n{\r\nstruct V_66 * V_67 ;\r\nT_6 V_68 = ( T_6 ) ( long ) ( V_43 -> V_59 [ V_63 ] . V_69 ) & ( V_65 - 1 ) ;\r\nif ( V_68 )\r\n{\r\nV_67 = (struct V_66 * ) V_43 -> V_59 [ V_63 ] . V_70 ;\r\nif ( V_67 == NULL ) {\r\nF_28 ( V_1 ,\r\nL_7 ,\r\nV_68 ) ;\r\nreturn - V_71 ;\r\n}\r\nif ( V_43 -> V_59 [ V_63 ] . V_60 == 0 ) {\r\nF_28 ( V_1 ,\r\nL_8 ,\r\nV_68 ) ;\r\nreturn V_72 ;\r\n}\r\nF_9 ( V_1 , V_37 ,\r\nL_9 ,\r\nV_43 -> V_59 [ V_63 ] . V_69 , V_68 , V_67 -> V_73 ) ;\r\nif ( F_29 ( F_30 ( V_67 ) < V_68 ) )\r\n{\r\nstruct V_66 * V_74 = V_67 ;\r\nF_9 ( V_1 , V_37 , L_10 ) ;\r\nV_67 = F_31 ( V_67 , V_68 ) ;\r\nif ( V_67 == NULL ) {\r\nF_7 ( V_1 ,\r\nL_11 ) ;\r\nreturn - V_75 ;\r\n}\r\nF_32 ( V_74 ) ;\r\nV_43 -> V_59 [ V_63 ] . V_70 = ( const unsigned char * ) V_67 ;\r\nV_43 -> V_59 [ V_63 ] . V_69 = ( const void * ) V_67 -> V_73 ;\r\n}\r\nF_33 ( V_67 , V_68 ) ;\r\n}\r\nsignal [ V_76 + ( V_63 * V_77 ) + 1 ] = V_68 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_34 ( T_1 * V_1 , V_26 * V_78 ,\r\nT_7 * V_43 )\r\n{\r\nT_5 V_79 [ V_80 ] ;\r\nT_8 V_81 ;\r\nT_9 V_82 ;\r\nunsigned long V_83 ;\r\nint V_84 ;\r\nV_82 = F_35 ( V_78 , V_79 , & V_81 ) ;\r\nif ( V_82 != V_72 ) {\r\nF_7 ( V_1 , L_12 ) ;\r\nreturn F_36 ( V_82 ) ;\r\n}\r\nV_84 = F_27 ( V_1 , V_79 , ( T_7 * ) V_43 ) ;\r\nif ( V_84 ) {\r\nreturn V_84 ;\r\n}\r\nF_37 ( & V_1 -> V_85 , V_83 ) ;\r\nV_82 = F_38 ( V_1 -> V_86 , V_79 , V_81 , V_43 ) ;\r\nif ( V_82 != V_72 ) {\r\nF_39 ( & V_1 -> V_85 , V_83 ) ;\r\nreturn F_36 ( V_82 ) ;\r\n}\r\nF_39 ( & V_1 -> V_85 , V_83 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_40 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_87 = 0 ;\r\n#ifdef F_41\r\n#ifdef F_42\r\nV_1 -> V_88 . V_89 = 0 ;\r\nV_1 -> V_88 . V_90 = V_91 ;\r\nV_1 -> V_88 . V_92 = 0 ;\r\nV_1 -> V_88 . V_93 = 0 ;\r\n#endif\r\n#endif\r\n}\r\nint\r\nF_43 ( T_1 * V_1 , unsigned char * V_78 , int V_94 ,\r\nT_7 * V_43 )\r\n{\r\nT_9 V_82 ;\r\nunsigned long V_83 ;\r\nint V_84 ;\r\nV_84 = F_27 ( V_1 , ( T_5 * ) V_78 , V_43 ) ;\r\nif ( V_84 ) {\r\nreturn V_84 ;\r\n}\r\nF_37 ( & V_1 -> V_85 , V_83 ) ;\r\nV_82 = F_38 ( V_1 -> V_86 , V_78 , V_94 , V_43 ) ;\r\nif ( V_82 != V_72 ) {\r\nF_25 ( V_1 , V_43 ) ;\r\nF_39 ( & V_1 -> V_85 , V_83 ) ;\r\nreturn F_36 ( V_82 ) ;\r\n}\r\nF_39 ( & V_1 -> V_85 , V_83 ) ;\r\nif ( F_44 ( V_78 ) == V_95 ) {\r\nF_40 ( V_1 ) ;\r\n}\r\nreturn 0 ;\r\n}
