[12:04:14.366] <TB1>     INFO: *** Welcome to pxar ***
[12:04:14.366] <TB1>     INFO: *** Today: 2016/05/19
[12:04:14.376] <TB1>     INFO: *** Version: b2a7-dirty
[12:04:14.376] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C15.dat
[12:04:14.377] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:04:14.377] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//defaultMaskFile.dat
[12:04:14.377] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters_C15.dat
[12:04:14.454] <TB1>     INFO:         clk: 4
[12:04:14.454] <TB1>     INFO:         ctr: 4
[12:04:14.454] <TB1>     INFO:         sda: 19
[12:04:14.454] <TB1>     INFO:         tin: 9
[12:04:14.454] <TB1>     INFO:         level: 15
[12:04:14.454] <TB1>     INFO:         triggerdelay: 0
[12:04:14.454] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:04:14.454] <TB1>     INFO: Log level: DEBUG
[12:04:14.464] <TB1>     INFO: Found DTB DTB_WRECOM
[12:04:14.473] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[12:04:14.476] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[12:04:14.480] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[12:04:16.041] <TB1>     INFO: DUT info: 
[12:04:16.041] <TB1>     INFO: The DUT currently contains the following objects:
[12:04:16.041] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:04:16.041] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[12:04:16.041] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[12:04:16.041] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:04:16.042] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.042] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:04:16.043] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:04:16.044] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:04:16.045] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:04:16.046] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:04:16.052] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[12:04:16.052] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x111ff90
[12:04:16.052] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1096770
[12:04:16.052] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc4e5d94010
[12:04:16.052] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc4ebfff510
[12:04:16.052] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7fc4e5d94010
[12:04:16.053] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[12:04:16.054] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[12:04:16.054] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[12:04:16.054] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:04:16.455] <TB1>     INFO: enter 'restricted' command line mode
[12:04:16.455] <TB1>     INFO: enter test to run
[12:04:16.455] <TB1>     INFO:   test: FPIXTest no parameter change
[12:04:16.455] <TB1>     INFO:   running: fpixtest
[12:04:16.455] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:04:16.458] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:04:16.458] <TB1>     INFO: ######################################################################
[12:04:16.458] <TB1>     INFO: PixTestFPIXTest::doTest()
[12:04:16.458] <TB1>     INFO: ######################################################################
[12:04:16.461] <TB1>     INFO: ######################################################################
[12:04:16.461] <TB1>     INFO: PixTestPretest::doTest()
[12:04:16.461] <TB1>     INFO: ######################################################################
[12:04:16.464] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:16.464] <TB1>     INFO:    PixTestPretest::programROC() 
[12:04:16.464] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:34.483] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:04:34.483] <TB1>     INFO: IA differences per ROC:  18.5 17.7 17.7 18.5 18.5 17.7 17.7 20.9 18.5 18.5 18.5 19.3 19.3 17.7 17.7 16.9
[12:04:34.555] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:34.555] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:04:34.555] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:34.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[12:04:34.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[12:04:34.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[12:04:34.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[12:04:35.061] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  85 Ia 24.7188 mA
[12:04:35.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 24.7188 mA
[12:04:35.262] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  79 Ia 23.1188 mA
[12:04:35.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.7188 mA
[12:04:35.465] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  81 Ia 23.9188 mA
[12:04:35.566] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[12:04:35.668] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[12:04:35.769] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[12:04:35.871] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[12:04:35.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7188 mA
[12:04:36.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 23.9188 mA
[12:04:36.174] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[12:04:36.274] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 25.5188 mA
[12:04:36.375] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[12:04:36.476] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[12:04:36.577] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.7188 mA
[12:04:36.678] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  85 Ia 24.7188 mA
[12:04:36.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 24.7188 mA
[12:04:36.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  79 Ia 23.1188 mA
[12:04:36.980] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 24.7188 mA
[12:04:37.081] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  81 Ia 23.9188 mA
[12:04:37.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[12:04:37.283] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 24.7188 mA
[12:04:37.384] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  85 Ia 23.9188 mA
[12:04:37.486] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.7188 mA
[12:04:37.586] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  75 Ia 24.7188 mA
[12:04:37.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  72 Ia 23.9188 mA
[12:04:37.788] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[12:04:37.889] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[12:04:37.989] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 23.1188 mA
[12:04:38.090] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 24.7188 mA
[12:04:38.191] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  82 Ia 23.9188 mA
[12:04:38.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.9188 mA
[12:04:38.394] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[12:04:38.495] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 24.7188 mA
[12:04:38.596] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 23.9188 mA
[12:04:38.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[12:04:38.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[12:04:38.899] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[12:04:39.000] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[12:04:39.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 24.7188 mA
[12:04:39.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 23.9188 mA
[12:04:39.304] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.5188 mA
[12:04:39.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  93 Ia 24.7188 mA
[12:04:39.505] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  90 Ia 23.9188 mA
[12:04:39.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.5188 mA
[12:04:39.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  93 Ia 24.7188 mA
[12:04:39.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  90 Ia 23.9188 mA
[12:04:39.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[12:04:39.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[12:04:39.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[12:04:39.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  72
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[12:04:39.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[12:04:39.842] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  90
[12:04:39.842] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  90
[12:04:41.668] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[12:04:41.668] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  19.3  19.3  20.1  19.3  20.1  19.3  20.1  19.3  20.1  20.1  20.1  20.1
[12:04:41.705] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:41.705] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[12:04:41.705] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:41.840] <TB1>     INFO: Expecting 231680 events.
[12:04:49.942] <TB1>     INFO: 231680 events read in total (7384ms).
[12:04:50.093] <TB1>     INFO: Test took 8385ms.
[12:04:50.294] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 62
[12:04:50.298] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 126 and Delta(CalDel) = 60
[12:04:50.304] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 64
[12:04:50.309] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 62
[12:04:50.312] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 64
[12:04:50.317] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 86 and Delta(CalDel) = 61
[12:04:50.321] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 59
[12:04:50.325] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 57
[12:04:50.328] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 81 and Delta(CalDel) = 60
[12:04:50.335] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 61
[12:04:50.339] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 63
[12:04:50.342] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 61
[12:04:50.345] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 61
[12:04:50.350] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 60
[12:04:50.353] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 105 and Delta(CalDel) = 57
[12:04:50.357] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 81 and Delta(CalDel) = 60
[12:04:50.402] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:04:50.440] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:50.440] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:04:50.440] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:50.576] <TB1>     INFO: Expecting 231680 events.
[12:04:58.655] <TB1>     INFO: 231680 events read in total (7364ms).
[12:04:58.660] <TB1>     INFO: Test took 8216ms.
[12:04:58.684] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[12:04:59.003] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[12:04:59.007] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[12:04:59.012] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[12:04:59.016] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 32
[12:04:59.019] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:04:59.023] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[12:04:59.026] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[12:04:59.030] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[12:04:59.035] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:04:59.038] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[12:04:59.042] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[12:04:59.046] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[12:04:59.050] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[12:04:59.054] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28.5
[12:04:59.057] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[12:04:59.099] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:04:59.099] <TB1>     INFO: CalDel:      140   120   148   146   160   143   132   130   147   143   141   131   128   126   121   136
[12:04:59.099] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:04:59.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C0.dat
[12:04:59.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C1.dat
[12:04:59.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C2.dat
[12:04:59.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C3.dat
[12:04:59.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C4.dat
[12:04:59.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C5.dat
[12:04:59.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C6.dat
[12:04:59.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C7.dat
[12:04:59.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C8.dat
[12:04:59.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C9.dat
[12:04:59.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C10.dat
[12:04:59.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C11.dat
[12:04:59.106] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C12.dat
[12:04:59.106] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C13.dat
[12:04:59.106] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C14.dat
[12:04:59.106] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C15.dat
[12:04:59.106] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:04:59.106] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:04:59.106] <TB1>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[12:04:59.106] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:04:59.201] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:04:59.201] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:04:59.201] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:04:59.201] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:04:59.204] <TB1>     INFO: ######################################################################
[12:04:59.204] <TB1>     INFO: PixTestTiming::doTest()
[12:04:59.204] <TB1>     INFO: ######################################################################
[12:04:59.204] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:59.204] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[12:04:59.204] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:59.204] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:05:01.099] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:05:03.372] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:05:05.645] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:05:07.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:05:10.191] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:05:12.465] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:05:14.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:05:17.011] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:05:18.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:05:20.050] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:05:21.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:05:23.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:05:24.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:05:26.129] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:05:27.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:05:29.171] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:05:30.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:05:32.213] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:05:33.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:05:35.253] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:05:36.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:05:38.293] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:05:39.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:05:41.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:05:42.856] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:05:44.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:05:45.900] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:05:47.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:05:48.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:05:50.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:05:51.987] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:05:53.509] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:05:55.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:05:56.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:05:58.071] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:05:59.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:06:01.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:06:02.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:06:04.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:06:05.672] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:06:07.945] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:06:21.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:06:23.412] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:06:24.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:06:26.455] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:06:28.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:06:30.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:06:32.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:06:34.795] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:06:37.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:06:39.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:06:41.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:06:43.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:06:46.161] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:06:48.434] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:06:50.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:06:52.980] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:06:55.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:06:57.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:06:59.802] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:07:02.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:07:04.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:07:06.624] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:07:08.897] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:07:11.170] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:07:13.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:07:15.717] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:07:17.990] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:07:20.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:07:22.536] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:07:24.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:07:27.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:07:29.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:07:31.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:07:33.904] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:07:36.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:07:38.451] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:07:40.726] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:07:42.999] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:07:45.272] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:07:49.049] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:07:50.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:07:52.090] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:07:53.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:07:55.130] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:07:56.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:07:58.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:07:59.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:08:01.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:08:02.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:08:04.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:08:05.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:08:07.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:08:08.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:08:10.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:08:11.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:08:13.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:08:14.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:08:16.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:08:17.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:08:19.480] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:08:20.000] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:08:22.520] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:08:24.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:08:26.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:08:28.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:08:30.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:08:33.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:08:35.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:08:37.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:08:39.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:08:42.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:08:44.503] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:08:46.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:08:49.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:08:51.321] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:08:53.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:08:55.869] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:08:58.142] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:09:00.415] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:09:02.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:09:04.962] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:09:07.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:09:09.511] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:09:11.786] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:09:14.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:09:16.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:09:18.994] <TB1>     INFO: TBM Phase Settings: 236
[12:09:18.994] <TB1>     INFO: 400MHz Phase: 3
[12:09:18.994] <TB1>     INFO: 160MHz Phase: 7
[12:09:18.994] <TB1>     INFO: Functional Phase Area: 3
[12:09:18.998] <TB1>     INFO: Test took 259794 ms.
[12:09:18.998] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:09:18.998] <TB1>     INFO:    ----------------------------------------------------------------------
[12:09:18.998] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[12:09:18.998] <TB1>     INFO:    ----------------------------------------------------------------------
[12:09:18.998] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:09:20.139] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:09:23.916] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:09:27.698] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:09:31.474] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:09:35.250] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:09:39.026] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:09:42.802] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:09:46.578] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:09:48.098] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:09:49.619] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:09:51.140] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:09:52.660] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:09:54.181] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:09:55.702] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:09:57.223] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:09:58.745] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:10:00.265] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:10:01.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:10:03.307] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:10:04.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:10:06.346] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:10:07.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:10:09.385] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:10:10.905] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:10:12.425] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:10:13.945] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:10:16.219] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:10:18.491] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:10:20.766] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:10:23.040] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:10:25.313] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:10:26.833] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:10:28.352] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:10:29.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:10:32.146] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:10:34.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:10:36.696] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:10:38.970] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:10:41.246] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:10:42.765] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:10:44.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:10:45.808] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:10:48.080] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:10:50.359] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:10:52.632] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:10:54.906] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:10:57.179] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:10:58.700] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:11:00.219] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:11:01.740] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:11:04.013] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:11:06.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:11:08.560] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:11:10.833] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:11:13.106] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:11:14.626] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:11:16.146] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:11:17.667] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:11:19.187] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:11:20.706] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:11:22.226] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:11:23.747] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:11:25.266] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:11:27.169] <TB1>     INFO: ROC Delay Settings: 228
[12:11:27.169] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[12:11:27.169] <TB1>     INFO: ROC Port 0 Delay: 4
[12:11:27.169] <TB1>     INFO: ROC Port 1 Delay: 4
[12:11:27.169] <TB1>     INFO: Functional ROC Area: 4
[12:11:27.172] <TB1>     INFO: Test took 128174 ms.
[12:11:27.172] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[12:11:27.173] <TB1>     INFO:    ----------------------------------------------------------------------
[12:11:27.173] <TB1>     INFO:    PixTestTiming::TimingTest()
[12:11:27.173] <TB1>     INFO:    ----------------------------------------------------------------------
[12:11:28.312] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e062 c000 a101 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e062 c000 
[12:11:28.312] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 41cb 41cb 41cb 41cb 41cb 41cb 41cb 41cb e022 c000 a102 8000 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e022 c000 
[12:11:28.312] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 a103 8040 41cb 41cb 41cb 41cb 41cb 41cb 41cb 41cb e022 c000 
[12:11:28.312] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:11:42.660] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:11:42.660] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:11:56.894] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:11:56.894] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:12:11.139] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:11.139] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:12:25.400] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:25.400] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:12:39.600] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:39.600] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:12:53.805] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:53.805] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:13:07.966] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:07.966] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:13:22.080] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:22.080] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:13:36.252] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:36.252] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:13:50.384] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:50.764] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:50.779] <TB1>     INFO: Decoding statistics:
[12:13:50.779] <TB1>     INFO:   General information:
[12:13:50.779] <TB1>     INFO: 	 16bit words read:         240000000
[12:13:50.779] <TB1>     INFO: 	 valid events total:       20000000
[12:13:50.779] <TB1>     INFO: 	 empty events:             20000000
[12:13:50.779] <TB1>     INFO: 	 valid events with pixels: 0
[12:13:50.779] <TB1>     INFO: 	 valid pixel hits:         0
[12:13:50.779] <TB1>     INFO:   Event errors: 	           0
[12:13:50.779] <TB1>     INFO: 	 start marker:             0
[12:13:50.779] <TB1>     INFO: 	 stop marker:              0
[12:13:50.779] <TB1>     INFO: 	 overflow:                 0
[12:13:50.779] <TB1>     INFO: 	 invalid 5bit words:       0
[12:13:50.779] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[12:13:50.779] <TB1>     INFO:   TBM errors: 		           0
[12:13:50.779] <TB1>     INFO: 	 flawed TBM headers:       0
[12:13:50.779] <TB1>     INFO: 	 flawed TBM trailers:      0
[12:13:50.779] <TB1>     INFO: 	 event ID mismatches:      0
[12:13:50.779] <TB1>     INFO:   ROC errors: 		           0
[12:13:50.779] <TB1>     INFO: 	 missing ROC header(s):    0
[12:13:50.779] <TB1>     INFO: 	 misplaced readback start: 0
[12:13:50.779] <TB1>     INFO:   Pixel decoding errors:	   0
[12:13:50.779] <TB1>     INFO: 	 pixel data incomplete:    0
[12:13:50.779] <TB1>     INFO: 	 pixel address:            0
[12:13:50.779] <TB1>     INFO: 	 pulse height fill bit:    0
[12:13:50.779] <TB1>     INFO: 	 buffer corruption:        0
[12:13:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:50.779] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:13:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:50.779] <TB1>     INFO:    Read back bit status: 1
[12:13:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:50.779] <TB1>     INFO:    Timings are good!
[12:13:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:50.779] <TB1>     INFO: Test took 143607 ms.
[12:13:50.779] <TB1>     INFO: PixTestTiming::TimingTest() done.
[12:13:50.779] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:13:50.780] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:13:50.780] <TB1>     INFO: PixTestTiming::doTest took 531579 ms.
[12:13:50.780] <TB1>     INFO: PixTestTiming::doTest() done
[12:13:50.780] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:13:50.780] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[12:13:50.780] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[12:13:50.780] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[12:13:50.780] <TB1>     INFO: Write out ROCDelayScan3_V0
[12:13:50.781] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:13:50.781] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:13:51.130] <TB1>     INFO: ######################################################################
[12:13:51.130] <TB1>     INFO: PixTestAlive::doTest()
[12:13:51.130] <TB1>     INFO: ######################################################################
[12:13:51.133] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:51.133] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:13:51.133] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:51.134] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:13:51.481] <TB1>     INFO: Expecting 41600 events.
[12:13:55.550] <TB1>     INFO: 41600 events read in total (3353ms).
[12:13:55.550] <TB1>     INFO: Test took 4416ms.
[12:13:55.558] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:55.558] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:13:55.558] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:13:55.937] <TB1>     INFO: PixTestAlive::aliveTest() done
[12:13:55.937] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:13:55.937] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:13:55.941] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:55.941] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:13:55.941] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:55.942] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:13:56.295] <TB1>     INFO: Expecting 41600 events.
[12:13:59.271] <TB1>     INFO: 41600 events read in total (2261ms).
[12:13:59.271] <TB1>     INFO: Test took 3329ms.
[12:13:59.271] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:59.271] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:13:59.271] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:13:59.271] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:13:59.677] <TB1>     INFO: PixTestAlive::maskTest() done
[12:13:59.677] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:13:59.680] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:59.680] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:13:59.680] <TB1>     INFO:    ----------------------------------------------------------------------
[12:13:59.681] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:14:00.025] <TB1>     INFO: Expecting 41600 events.
[12:14:04.125] <TB1>     INFO: 41600 events read in total (3386ms).
[12:14:04.126] <TB1>     INFO: Test took 4444ms.
[12:14:04.135] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:04.135] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:14:04.135] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:14:04.508] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[12:14:04.508] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:14:04.508] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:14:04.508] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:14:04.517] <TB1>     INFO: ######################################################################
[12:14:04.517] <TB1>     INFO: PixTestTrim::doTest()
[12:14:04.517] <TB1>     INFO: ######################################################################
[12:14:04.519] <TB1>     INFO:    ----------------------------------------------------------------------
[12:14:04.519] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:14:04.519] <TB1>     INFO:    ----------------------------------------------------------------------
[12:14:04.596] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:14:04.596] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:14:04.620] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:14:04.620] <TB1>     INFO:     run 1 of 1
[12:14:04.620] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:14:04.963] <TB1>     INFO: Expecting 5025280 events.
[12:14:49.698] <TB1>     INFO: 1372512 events read in total (44020ms).
[12:15:33.590] <TB1>     INFO: 2728912 events read in total (87912ms).
[12:16:17.737] <TB1>     INFO: 4096744 events read in total (132060ms).
[12:16:47.791] <TB1>     INFO: 5025280 events read in total (162113ms).
[12:16:47.837] <TB1>     INFO: Test took 163217ms.
[12:16:47.905] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:16:48.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:16:49.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:16:51.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:16:52.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:16:53.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:16:55.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:16:56.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:16:58.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:16:59.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:17:00.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:17:02.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:17:03.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:17:05.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:17:06.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:17:08.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:17:09.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:17:10.937] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305049600
[12:17:10.940] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7891 minThrLimit = 89.7485 minThrNLimit = 115.055 -> result = 89.7891 -> 89
[12:17:10.941] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.943 minThrLimit = 101.842 minThrNLimit = 133.931 -> result = 101.943 -> 101
[12:17:10.941] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2882 minThrLimit = 84.2644 minThrNLimit = 108.24 -> result = 84.2882 -> 84
[12:17:10.942] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1418 minThrLimit = 88.1329 minThrNLimit = 112.929 -> result = 88.1418 -> 88
[12:17:10.942] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8614 minThrLimit = 84.842 minThrNLimit = 111.603 -> result = 84.8614 -> 84
[12:17:10.943] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.0729 minThrLimit = 83.0593 minThrNLimit = 111.398 -> result = 83.0729 -> 83
[12:17:10.943] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3233 minThrLimit = 89.3137 minThrNLimit = 112.973 -> result = 89.3233 -> 89
[12:17:10.943] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4172 minThrLimit = 91.3685 minThrNLimit = 118.37 -> result = 91.4172 -> 91
[12:17:10.944] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.4934 minThrLimit = 84.4721 minThrNLimit = 112.761 -> result = 84.4934 -> 84
[12:17:10.944] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2305 minThrLimit = 92.2178 minThrNLimit = 118.845 -> result = 92.2305 -> 92
[12:17:10.945] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2756 minThrLimit = 95.2039 minThrNLimit = 119.323 -> result = 95.2756 -> 95
[12:17:10.945] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6526 minThrLimit = 97.6523 minThrNLimit = 124.976 -> result = 97.6526 -> 97
[12:17:10.945] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0353 minThrLimit = 95.0178 minThrNLimit = 120.876 -> result = 95.0353 -> 95
[12:17:10.946] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.181 minThrLimit = 95.1451 minThrNLimit = 119.612 -> result = 95.181 -> 95
[12:17:10.946] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.9787 minThrLimit = 81.9007 minThrNLimit = 106.894 -> result = 81.9787 -> 81
[12:17:10.947] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9716 minThrLimit = 83.9619 minThrNLimit = 111.172 -> result = 83.9716 -> 83
[12:17:10.947] <TB1>     INFO: ROC 0 VthrComp = 89
[12:17:10.947] <TB1>     INFO: ROC 1 VthrComp = 101
[12:17:10.947] <TB1>     INFO: ROC 2 VthrComp = 84
[12:17:10.947] <TB1>     INFO: ROC 3 VthrComp = 88
[12:17:10.947] <TB1>     INFO: ROC 4 VthrComp = 84
[12:17:10.947] <TB1>     INFO: ROC 5 VthrComp = 83
[12:17:10.947] <TB1>     INFO: ROC 6 VthrComp = 89
[12:17:10.947] <TB1>     INFO: ROC 7 VthrComp = 91
[12:17:10.948] <TB1>     INFO: ROC 8 VthrComp = 84
[12:17:10.948] <TB1>     INFO: ROC 9 VthrComp = 92
[12:17:10.948] <TB1>     INFO: ROC 10 VthrComp = 95
[12:17:10.948] <TB1>     INFO: ROC 11 VthrComp = 97
[12:17:10.948] <TB1>     INFO: ROC 12 VthrComp = 95
[12:17:10.949] <TB1>     INFO: ROC 13 VthrComp = 95
[12:17:10.949] <TB1>     INFO: ROC 14 VthrComp = 81
[12:17:10.949] <TB1>     INFO: ROC 15 VthrComp = 83
[12:17:10.950] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:17:10.950] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:17:10.972] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:17:10.972] <TB1>     INFO:     run 1 of 1
[12:17:10.973] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:17:11.317] <TB1>     INFO: Expecting 5025280 events.
[12:17:48.493] <TB1>     INFO: 883000 events read in total (36461ms).
[12:18:24.245] <TB1>     INFO: 1764360 events read in total (72213ms).
[12:18:58.978] <TB1>     INFO: 2644904 events read in total (106946ms).
[12:19:34.113] <TB1>     INFO: 3516936 events read in total (142081ms).
[12:20:09.979] <TB1>     INFO: 4384448 events read in total (177947ms).
[12:20:35.859] <TB1>     INFO: 5025280 events read in total (203827ms).
[12:20:35.937] <TB1>     INFO: Test took 204965ms.
[12:20:36.119] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:20:36.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:20:38.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:20:39.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:20:41.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:20:42.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:20:44.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:20:45.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:20:47.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:20:49.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:20:50.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:20:52.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:20:53.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:20:55.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:20:56.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:20:58.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:21:00.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:21:01.601] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250359808
[12:21:01.605] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.2424 for pixel 8/78 mean/min/max = 45.0528/34.3003/55.8054
[12:21:01.605] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.3252 for pixel 3/70 mean/min/max = 45.621/32.6985/58.5435
[12:21:01.606] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.8666 for pixel 24/79 mean/min/max = 43.4679/32.2857/54.6502
[12:21:01.606] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.3797 for pixel 8/79 mean/min/max = 44.2928/34.1868/54.3988
[12:21:01.606] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.381 for pixel 0/79 mean/min/max = 44.6647/32.9422/56.3871
[12:21:01.607] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.5437 for pixel 2/1 mean/min/max = 43.0791/32.2855/53.8727
[12:21:01.607] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.3834 for pixel 14/12 mean/min/max = 44.458/34.413/54.5031
[12:21:01.608] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.6103 for pixel 10/13 mean/min/max = 44.9929/33.2862/56.6996
[12:21:01.608] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 52.4781 for pixel 25/74 mean/min/max = 42.9471/32.6131/53.2812
[12:21:01.608] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7832 for pixel 15/0 mean/min/max = 44.8702/32.8302/56.9102
[12:21:01.609] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.262 for pixel 36/0 mean/min/max = 43.9534/32.3269/55.5799
[12:21:01.609] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.1105 for pixel 0/23 mean/min/max = 44.0523/31.9215/56.1832
[12:21:01.609] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.9781 for pixel 17/64 mean/min/max = 43.8384/31.5078/56.169
[12:21:01.610] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.3855 for pixel 0/73 mean/min/max = 46.3208/31.0559/61.5857
[12:21:01.610] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.5888 for pixel 0/2 mean/min/max = 44.4102/33.01/55.8103
[12:21:01.610] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.2518 for pixel 20/7 mean/min/max = 43.6646/32.8565/54.4728
[12:21:01.611] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:21:01.746] <TB1>     INFO: Expecting 411648 events.
[12:21:09.256] <TB1>     INFO: 411648 events read in total (6795ms).
[12:21:09.262] <TB1>     INFO: Expecting 411648 events.
[12:21:16.972] <TB1>     INFO: 411648 events read in total (7045ms).
[12:21:16.981] <TB1>     INFO: Expecting 411648 events.
[12:21:24.597] <TB1>     INFO: 411648 events read in total (6955ms).
[12:21:24.607] <TB1>     INFO: Expecting 411648 events.
[12:21:32.198] <TB1>     INFO: 411648 events read in total (6927ms).
[12:21:32.212] <TB1>     INFO: Expecting 411648 events.
[12:21:39.766] <TB1>     INFO: 411648 events read in total (6896ms).
[12:21:39.781] <TB1>     INFO: Expecting 411648 events.
[12:21:47.492] <TB1>     INFO: 411648 events read in total (7049ms).
[12:21:47.512] <TB1>     INFO: Expecting 411648 events.
[12:21:55.271] <TB1>     INFO: 411648 events read in total (7109ms).
[12:21:55.293] <TB1>     INFO: Expecting 411648 events.
[12:22:02.913] <TB1>     INFO: 411648 events read in total (6977ms).
[12:22:02.938] <TB1>     INFO: Expecting 411648 events.
[12:22:10.571] <TB1>     INFO: 411648 events read in total (6990ms).
[12:22:10.601] <TB1>     INFO: Expecting 411648 events.
[12:22:18.148] <TB1>     INFO: 411648 events read in total (6910ms).
[12:22:18.178] <TB1>     INFO: Expecting 411648 events.
[12:22:25.724] <TB1>     INFO: 411648 events read in total (6903ms).
[12:22:25.757] <TB1>     INFO: Expecting 411648 events.
[12:22:33.268] <TB1>     INFO: 411648 events read in total (6874ms).
[12:22:33.302] <TB1>     INFO: Expecting 411648 events.
[12:22:40.991] <TB1>     INFO: 411648 events read in total (7047ms).
[12:22:41.029] <TB1>     INFO: Expecting 411648 events.
[12:22:48.648] <TB1>     INFO: 411648 events read in total (6987ms).
[12:22:48.691] <TB1>     INFO: Expecting 411648 events.
[12:22:56.319] <TB1>     INFO: 411648 events read in total (6996ms).
[12:22:56.360] <TB1>     INFO: Expecting 411648 events.
[12:23:04.037] <TB1>     INFO: 411648 events read in total (7045ms).
[12:23:04.088] <TB1>     INFO: Test took 122477ms.
[12:23:04.589] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0426 < 35 for itrim = 94; old thr = 34.4808 ... break
[12:23:04.633] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3586 < 35 for itrim+1 = 116; old thr = 34.975 ... break
[12:23:04.673] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0763 < 35 for itrim = 92; old thr = 34.4941 ... break
[12:23:04.711] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0649 < 35 for itrim = 100; old thr = 34.5486 ... break
[12:23:04.745] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2648 < 35 for itrim+1 = 96; old thr = 34.7452 ... break
[12:23:04.792] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.854 < 35 for itrim+1 = 98; old thr = 34.8825 ... break
[12:23:04.835] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0224 < 35 for itrim = 110; old thr = 33.5784 ... break
[12:23:04.883] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4031 < 35 for itrim = 112; old thr = 34.462 ... break
[12:23:04.934] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0962 < 35 for itrim+1 = 101; old thr = 34.9521 ... break
[12:23:04.979] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4891 < 35 for itrim+1 = 104; old thr = 34.9057 ... break
[12:23:05.026] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1064 < 35 for itrim = 104; old thr = 34.3567 ... break
[12:23:05.064] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7823 < 35 for itrim+1 = 99; old thr = 34.9931 ... break
[12:23:05.107] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6067 < 35 for itrim+1 = 104; old thr = 34.6343 ... break
[12:23:05.138] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9868 < 35 for itrim+1 = 103; old thr = 34.8688 ... break
[12:23:05.177] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7758 < 35 for itrim+1 = 101; old thr = 34.7184 ... break
[12:23:05.224] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1871 < 35 for itrim = 104; old thr = 34.7103 ... break
[12:23:05.302] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:23:05.312] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:23:05.312] <TB1>     INFO:     run 1 of 1
[12:23:05.312] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:23:05.655] <TB1>     INFO: Expecting 5025280 events.
[12:23:42.041] <TB1>     INFO: 870128 events read in total (35671ms).
[12:24:17.187] <TB1>     INFO: 1739056 events read in total (70817ms).
[12:24:52.377] <TB1>     INFO: 2607208 events read in total (106007ms).
[12:25:27.741] <TB1>     INFO: 3466016 events read in total (141371ms).
[12:26:02.576] <TB1>     INFO: 4320576 events read in total (176206ms).
[12:26:31.320] <TB1>     INFO: 5025280 events read in total (204950ms).
[12:26:31.394] <TB1>     INFO: Test took 206083ms.
[12:26:31.578] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:31.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:26:33.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:26:35.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:26:36.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:26:38.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:26:39.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:26:41.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:26:42.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:26:44.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:26:45.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:26:47.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:26:48.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:26:50.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:26:51.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:26:53.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:26:54.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:26:56.119] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275963904
[12:26:56.121] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 14.363471 .. 51.457235
[12:26:56.196] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 61 (-1/-1) hits flags = 528 (plus default)
[12:26:56.208] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:26:56.208] <TB1>     INFO:     run 1 of 1
[12:26:56.208] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:26:56.552] <TB1>     INFO: Expecting 1930240 events.
[12:27:38.094] <TB1>     INFO: 1122088 events read in total (40827ms).
[12:28:07.030] <TB1>     INFO: 1930240 events read in total (69763ms).
[12:28:07.049] <TB1>     INFO: Test took 70841ms.
[12:28:07.093] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:07.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:28:08.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:28:09.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:28:10.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:28:11.456] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:28:12.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:28:13.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:28:14.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:28:15.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:28:16.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:28:18.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:28:19.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:28:20.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:28:21.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:28:22.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:28:23.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:28:24.929] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306622464
[12:28:25.015] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.349643 .. 45.537977
[12:28:25.092] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:28:25.103] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:28:25.103] <TB1>     INFO:     run 1 of 1
[12:28:25.103] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:28:25.462] <TB1>     INFO: Expecting 1597440 events.
[12:29:06.828] <TB1>     INFO: 1141752 events read in total (40651ms).
[12:29:23.378] <TB1>     INFO: 1597440 events read in total (57201ms).
[12:29:23.396] <TB1>     INFO: Test took 58293ms.
[12:29:23.430] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:29:23.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:29:24.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:29:25.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:29:26.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:29:27.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:29:28.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:29:29.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:29:30.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:29:31.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:29:32.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:29:33.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:29:34.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:29:35.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:29:36.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:29:37.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:29:38.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:29:39.333] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262946816
[12:29:39.423] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.639429 .. 43.161892
[12:29:39.505] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:29:39.516] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:29:39.516] <TB1>     INFO:     run 1 of 1
[12:29:39.516] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:29:39.874] <TB1>     INFO: Expecting 1431040 events.
[12:30:20.989] <TB1>     INFO: 1138096 events read in total (40399ms).
[12:30:31.700] <TB1>     INFO: 1431040 events read in total (51110ms).
[12:30:31.713] <TB1>     INFO: Test took 52197ms.
[12:30:31.744] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:31.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:30:32.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:30:33.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:30:34.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:30:35.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:30:36.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:30:37.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:30:38.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:30:39.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:30:40.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:30:41.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:30:42.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:30:43.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:30:44.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:30:45.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:30:46.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:30:47.182] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302825472
[12:30:47.263] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.269976 .. 43.009591
[12:30:47.337] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:30:47.347] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:30:47.347] <TB1>     INFO:     run 1 of 1
[12:30:47.347] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:47.689] <TB1>     INFO: Expecting 1331200 events.
[12:31:27.927] <TB1>     INFO: 1112496 events read in total (39523ms).
[12:31:36.289] <TB1>     INFO: 1331200 events read in total (47885ms).
[12:31:36.315] <TB1>     INFO: Test took 48970ms.
[12:31:36.359] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:36.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:37.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:38.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:39.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:40.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:41.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:42.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:43.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:31:44.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:31:45.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:31:46.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:31:47.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:31:48.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:31:49.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:31:50.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:31:51.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:31:52.052] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270458880
[12:31:52.139] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:31:52.139] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:31:52.149] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:31:52.149] <TB1>     INFO:     run 1 of 1
[12:31:52.150] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:31:52.498] <TB1>     INFO: Expecting 1364480 events.
[12:32:31.986] <TB1>     INFO: 1074520 events read in total (38773ms).
[12:32:42.862] <TB1>     INFO: 1364480 events read in total (49650ms).
[12:32:42.877] <TB1>     INFO: Test took 50727ms.
[12:32:42.917] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:42.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:32:43.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:32:44.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:32:45.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:32:46.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:32:47.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:32:48.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:32:49.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:32:50.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:32:51.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:32:52.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:32:53.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:32:54.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:32:55.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:32:56.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:32:57.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:32:58.532] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250519552
[12:32:58.571] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C0.dat
[12:32:58.571] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C1.dat
[12:32:58.571] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C2.dat
[12:32:58.571] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C3.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C4.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C5.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C6.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C7.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C8.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C9.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C10.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C11.dat
[12:32:58.572] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C12.dat
[12:32:58.573] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C13.dat
[12:32:58.573] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C14.dat
[12:32:58.573] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C15.dat
[12:32:58.573] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C0.dat
[12:32:58.580] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C1.dat
[12:32:58.588] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C2.dat
[12:32:58.595] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C3.dat
[12:32:58.603] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C4.dat
[12:32:58.611] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C5.dat
[12:32:58.618] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C6.dat
[12:32:58.626] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C7.dat
[12:32:58.633] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C8.dat
[12:32:58.640] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C9.dat
[12:32:58.648] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C10.dat
[12:32:58.655] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C11.dat
[12:32:58.662] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C12.dat
[12:32:58.670] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C13.dat
[12:32:58.677] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C14.dat
[12:32:58.684] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C15.dat
[12:32:58.692] <TB1>     INFO: PixTestTrim::trimTest() done
[12:32:58.692] <TB1>     INFO: vtrim:      94 116  92 100  96  98 110 112 101 104 104  99 104 103 101 104 
[12:32:58.692] <TB1>     INFO: vthrcomp:   89 101  84  88  84  83  89  91  84  92  95  97  95  95  81  83 
[12:32:58.692] <TB1>     INFO: vcal mean:  34.97  34.98  34.91  34.93  34.92  34.95  34.93  34.97  34.90  34.92  34.98  35.00  34.98  34.94  34.95  34.94 
[12:32:58.692] <TB1>     INFO: vcal RMS:    0.74   0.81   0.76   0.76   0.73   0.78   0.77   0.80   0.76   0.76   0.80   0.82   0.81   0.85   0.76   0.80 
[12:32:58.692] <TB1>     INFO: bits mean:   8.98   9.66   9.75   9.78   9.08  10.31   9.77   9.68  10.65   9.42  10.03   9.64  10.22   8.95   9.32  10.35 
[12:32:58.692] <TB1>     INFO: bits RMS:    2.66   2.58   2.68   2.37   2.87   2.40   2.32   2.53   2.22   2.68   2.52   2.77   2.58   3.01   2.67   2.31 
[12:32:58.706] <TB1>     INFO:    ----------------------------------------------------------------------
[12:32:58.706] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:32:58.706] <TB1>     INFO:    ----------------------------------------------------------------------
[12:32:58.708] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:32:58.708] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:32:58.719] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:32:58.719] <TB1>     INFO:     run 1 of 1
[12:32:58.719] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:32:59.062] <TB1>     INFO: Expecting 4160000 events.
[12:33:44.777] <TB1>     INFO: 1098625 events read in total (45000ms).
[12:34:29.619] <TB1>     INFO: 2185995 events read in total (89842ms).
[12:35:14.388] <TB1>     INFO: 3260785 events read in total (134611ms).
[12:35:51.755] <TB1>     INFO: 4160000 events read in total (171978ms).
[12:35:51.843] <TB1>     INFO: Test took 173124ms.
[12:35:52.012] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:52.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:35:54.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:35:56.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:35:58.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:36:00.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:36:02.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:36:04.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:36:06.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:36:08.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:36:10.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:36:12.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:36:14.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:36:15.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:36:17.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:36:19.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:36:21.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:36:23.440] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250527744
[12:36:23.441] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:36:23.514] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:36:23.514] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:36:23.524] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:36:23.524] <TB1>     INFO:     run 1 of 1
[12:36:23.524] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:23.868] <TB1>     INFO: Expecting 3348800 events.
[12:37:11.518] <TB1>     INFO: 1170265 events read in total (46935ms).
[12:37:58.283] <TB1>     INFO: 2319965 events read in total (93700ms).
[12:38:39.979] <TB1>     INFO: 3348800 events read in total (135396ms).
[12:38:40.025] <TB1>     INFO: Test took 136501ms.
[12:38:40.128] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:38:40.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:38:42.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:38:43.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:38:45.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:38:47.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:38:48.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:38:50.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:38:52.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:38:53.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:38:55.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:38:57.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:38:58.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:39:00.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:39:02.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:39:03.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:39:05.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:39:07.240] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250527744
[12:39:07.241] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:39:07.314] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:39:07.314] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[12:39:07.324] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:39:07.324] <TB1>     INFO:     run 1 of 1
[12:39:07.324] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:39:07.666] <TB1>     INFO: Expecting 3161600 events.
[12:39:56.464] <TB1>     INFO: 1208335 events read in total (48083ms).
[12:40:43.826] <TB1>     INFO: 2392030 events read in total (95445ms).
[12:41:15.169] <TB1>     INFO: 3161600 events read in total (126789ms).
[12:41:15.205] <TB1>     INFO: Test took 127881ms.
[12:41:15.286] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:15.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:41:17.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:41:18.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:41:20.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:41:21.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:41:23.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:41:25.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:41:26.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:41:28.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:41:30.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:41:31.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:41:33.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:41:35.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:41:36.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:41:38.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:41:39.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:41:41.556] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361488384
[12:41:41.557] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:41:41.634] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:41:41.634] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[12:41:41.644] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:41:41.644] <TB1>     INFO:     run 1 of 1
[12:41:41.644] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:41:41.992] <TB1>     INFO: Expecting 3161600 events.
[12:42:30.727] <TB1>     INFO: 1207940 events read in total (48022ms).
[12:43:19.243] <TB1>     INFO: 2391095 events read in total (96537ms).
[12:43:50.252] <TB1>     INFO: 3161600 events read in total (127546ms).
[12:43:50.291] <TB1>     INFO: Test took 128647ms.
[12:43:50.383] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:50.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:43:52.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:43:53.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:43:55.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:56.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:58.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:44:00.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:44:01.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:44:03.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:44:05.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:44:06.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:44:08.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:44:10.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:44:11.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:44:13.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:44:14.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:44:16.497] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379314176
[12:44:16.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:44:16.572] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:44:16.572] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[12:44:16.583] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:44:16.583] <TB1>     INFO:     run 1 of 1
[12:44:16.583] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:16.926] <TB1>     INFO: Expecting 3182400 events.
[12:45:04.524] <TB1>     INFO: 1203205 events read in total (46883ms).
[12:45:50.818] <TB1>     INFO: 2382075 events read in total (93177ms).
[12:46:23.116] <TB1>     INFO: 3182400 events read in total (125475ms).
[12:46:23.153] <TB1>     INFO: Test took 126570ms.
[12:46:23.241] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:46:23.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:46:25.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:46:26.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:46:28.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:46:29.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:46:31.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:46:33.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:46:34.861] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:46:36.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:46:38.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:46:39.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:46:41.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:46:43.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:46:44.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:46:46.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:46:47.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:46:49.526] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383574016
[12:46:49.527] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.92709, thr difference RMS: 1.24407
[12:46:49.528] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.98014, thr difference RMS: 1.80399
[12:46:49.528] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.95445, thr difference RMS: 1.17982
[12:46:49.528] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.67024, thr difference RMS: 1.34321
[12:46:49.528] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.5375, thr difference RMS: 1.29818
[12:46:49.529] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.94126, thr difference RMS: 1.18523
[12:46:49.529] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.75902, thr difference RMS: 1.29762
[12:46:49.529] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.58102, thr difference RMS: 1.37223
[12:46:49.529] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.30502, thr difference RMS: 1.23326
[12:46:49.530] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.9692, thr difference RMS: 1.32451
[12:46:49.530] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.2895, thr difference RMS: 1.56976
[12:46:49.530] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.04489, thr difference RMS: 1.54571
[12:46:49.530] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.26874, thr difference RMS: 1.71709
[12:46:49.530] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.78086, thr difference RMS: 1.61049
[12:46:49.531] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.68881, thr difference RMS: 1.14944
[12:46:49.531] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.28928, thr difference RMS: 1.20593
[12:46:49.531] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.94623, thr difference RMS: 1.2457
[12:46:49.531] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.98621, thr difference RMS: 1.7925
[12:46:49.531] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.98382, thr difference RMS: 1.18055
[12:46:49.532] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.59773, thr difference RMS: 1.31276
[12:46:49.532] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.40228, thr difference RMS: 1.29906
[12:46:49.532] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.95496, thr difference RMS: 1.1861
[12:46:49.532] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.5393, thr difference RMS: 1.28973
[12:46:49.533] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.56397, thr difference RMS: 1.36982
[12:46:49.533] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.30004, thr difference RMS: 1.25703
[12:46:49.533] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.95951, thr difference RMS: 1.31205
[12:46:49.533] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.27043, thr difference RMS: 1.56299
[12:46:49.533] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.01907, thr difference RMS: 1.54349
[12:46:49.534] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.35033, thr difference RMS: 1.71672
[12:46:49.534] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.85189, thr difference RMS: 1.59007
[12:46:49.534] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.56159, thr difference RMS: 1.15055
[12:46:49.534] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.3628, thr difference RMS: 1.17801
[12:46:49.534] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.02514, thr difference RMS: 1.24951
[12:46:49.535] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.07135, thr difference RMS: 1.82373
[12:46:49.535] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.1498, thr difference RMS: 1.19868
[12:46:49.535] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.66756, thr difference RMS: 1.3051
[12:46:49.535] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.44908, thr difference RMS: 1.2922
[12:46:49.535] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.9922, thr difference RMS: 1.17329
[12:46:49.536] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.54118, thr difference RMS: 1.29474
[12:46:49.536] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.70268, thr difference RMS: 1.35168
[12:46:49.536] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.38861, thr difference RMS: 1.24397
[12:46:49.536] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.06833, thr difference RMS: 1.32103
[12:46:49.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.4341, thr difference RMS: 1.56801
[12:46:49.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.13121, thr difference RMS: 1.52694
[12:46:49.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.57985, thr difference RMS: 1.7296
[12:46:49.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.09496, thr difference RMS: 1.57981
[12:46:49.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.60245, thr difference RMS: 1.14906
[12:46:49.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.50624, thr difference RMS: 1.16966
[12:46:49.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.09346, thr difference RMS: 1.2246
[12:46:49.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.14874, thr difference RMS: 1.81678
[12:46:49.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.23344, thr difference RMS: 1.17728
[12:46:49.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.67845, thr difference RMS: 1.29596
[12:46:49.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.41923, thr difference RMS: 1.26685
[12:46:49.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.01021, thr difference RMS: 1.1851
[12:46:49.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.50279, thr difference RMS: 1.26467
[12:46:49.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.77648, thr difference RMS: 1.33884
[12:46:49.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.49969, thr difference RMS: 1.22041
[12:46:49.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.0334, thr difference RMS: 1.32218
[12:46:49.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.58009, thr difference RMS: 1.57129
[12:46:49.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.21996, thr difference RMS: 1.53699
[12:46:49.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.74293, thr difference RMS: 1.71655
[12:46:49.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.24022, thr difference RMS: 1.59693
[12:46:49.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.5662, thr difference RMS: 1.13328
[12:46:49.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.59018, thr difference RMS: 1.17139
[12:46:49.648] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[12:46:49.651] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1965 seconds
[12:46:49.652] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:46:50.353] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:46:50.353] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:46:50.356] <TB1>     INFO: ######################################################################
[12:46:50.356] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[12:46:50.356] <TB1>     INFO: ######################################################################
[12:46:50.356] <TB1>     INFO:    ----------------------------------------------------------------------
[12:46:50.357] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:46:50.357] <TB1>     INFO:    ----------------------------------------------------------------------
[12:46:50.357] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:46:50.367] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:46:50.367] <TB1>     INFO:     run 1 of 1
[12:46:50.368] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:46:50.714] <TB1>     INFO: Expecting 59072000 events.
[12:47:19.611] <TB1>     INFO: 1072800 events read in total (28182ms).
[12:47:49.579] <TB1>     INFO: 2141800 events read in total (58150ms).
[12:48:16.790] <TB1>     INFO: 3210200 events read in total (85361ms).
[12:48:44.982] <TB1>     INFO: 4282000 events read in total (113553ms).
[12:49:13.216] <TB1>     INFO: 5350400 events read in total (141787ms).
[12:49:41.462] <TB1>     INFO: 6419800 events read in total (170033ms).
[12:50:09.723] <TB1>     INFO: 7491000 events read in total (198294ms).
[12:50:38.950] <TB1>     INFO: 8559200 events read in total (227521ms).
[12:51:07.339] <TB1>     INFO: 9628000 events read in total (255910ms).
[12:51:35.671] <TB1>     INFO: 10700000 events read in total (284242ms).
[12:52:04.034] <TB1>     INFO: 11768600 events read in total (312605ms).
[12:52:32.409] <TB1>     INFO: 12836800 events read in total (340980ms).
[12:53:00.705] <TB1>     INFO: 13909000 events read in total (369276ms).
[12:53:30.081] <TB1>     INFO: 14977800 events read in total (398652ms).
[12:53:58.381] <TB1>     INFO: 16046200 events read in total (426952ms).
[12:54:26.719] <TB1>     INFO: 17118800 events read in total (455290ms).
[12:54:54.989] <TB1>     INFO: 18187200 events read in total (483560ms).
[12:55:23.298] <TB1>     INFO: 19255600 events read in total (511869ms).
[12:55:51.730] <TB1>     INFO: 20327000 events read in total (540301ms).
[12:56:20.071] <TB1>     INFO: 21395600 events read in total (568642ms).
[12:56:49.323] <TB1>     INFO: 22463600 events read in total (597894ms).
[12:57:17.653] <TB1>     INFO: 23535200 events read in total (626224ms).
[12:57:45.979] <TB1>     INFO: 24604200 events read in total (654550ms).
[12:58:14.214] <TB1>     INFO: 25672400 events read in total (682785ms).
[12:58:42.514] <TB1>     INFO: 26743400 events read in total (711085ms).
[12:59:12.005] <TB1>     INFO: 27813000 events read in total (740576ms).
[12:59:40.243] <TB1>     INFO: 28881400 events read in total (768814ms).
[13:00:08.552] <TB1>     INFO: 29951800 events read in total (797123ms).
[13:00:36.866] <TB1>     INFO: 31021800 events read in total (825437ms).
[13:01:05.173] <TB1>     INFO: 32090000 events read in total (853744ms).
[13:01:33.941] <TB1>     INFO: 33159800 events read in total (882512ms).
[13:02:02.646] <TB1>     INFO: 34230200 events read in total (911217ms).
[13:02:30.985] <TB1>     INFO: 35298000 events read in total (939556ms).
[13:02:59.326] <TB1>     INFO: 36366200 events read in total (967897ms).
[13:03:27.663] <TB1>     INFO: 37438200 events read in total (996234ms).
[13:03:55.982] <TB1>     INFO: 38506600 events read in total (1024553ms).
[13:04:24.395] <TB1>     INFO: 39574200 events read in total (1052966ms).
[13:04:53.589] <TB1>     INFO: 40644000 events read in total (1082160ms).
[13:05:21.898] <TB1>     INFO: 41714000 events read in total (1110469ms).
[13:05:50.264] <TB1>     INFO: 42781800 events read in total (1138835ms).
[13:06:18.609] <TB1>     INFO: 43850000 events read in total (1167180ms).
[13:06:46.904] <TB1>     INFO: 44922200 events read in total (1195475ms).
[13:07:15.276] <TB1>     INFO: 45990000 events read in total (1223847ms).
[13:07:44.461] <TB1>     INFO: 47057800 events read in total (1253032ms).
[13:08:12.707] <TB1>     INFO: 48127000 events read in total (1281278ms).
[13:08:41.008] <TB1>     INFO: 49197200 events read in total (1309579ms).
[13:09:09.410] <TB1>     INFO: 50265000 events read in total (1337981ms).
[13:09:37.931] <TB1>     INFO: 51332600 events read in total (1366502ms).
[13:10:06.964] <TB1>     INFO: 52403400 events read in total (1395535ms).
[13:10:35.184] <TB1>     INFO: 53472200 events read in total (1423755ms).
[13:11:03.571] <TB1>     INFO: 54539800 events read in total (1452142ms).
[13:11:32.012] <TB1>     INFO: 55609200 events read in total (1480583ms).
[13:12:00.329] <TB1>     INFO: 56679800 events read in total (1508900ms).
[13:12:29.275] <TB1>     INFO: 57747600 events read in total (1537846ms).
[13:12:57.971] <TB1>     INFO: 58815600 events read in total (1566542ms).
[13:13:05.012] <TB1>     INFO: 59072000 events read in total (1573583ms).
[13:13:05.033] <TB1>     INFO: Test took 1574665ms.
[13:13:05.091] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:05.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:05.222] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:06.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:06.399] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:07.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:07.567] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:08.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:08.738] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:09.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:09.926] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:11.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:11.155] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:12.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:13:12.365] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:13.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:13:13.578] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:14.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:13:14.791] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:15.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:13:15.984] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:17.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:13:17.226] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:18.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:13:18.434] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:19.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:13:19.716] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:20.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:20.884] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:22.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:22.043] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:23.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:23.206] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:24.381] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496644096
[13:13:24.411] <TB1>     INFO: PixTestScurves::scurves() done 
[13:13:24.411] <TB1>     INFO: Vcal mean:  35.08  35.10  35.08  35.07  35.02  35.06  35.04  35.09  35.04  35.04  35.04  35.05  35.05  35.09  35.04  35.06 
[13:13:24.411] <TB1>     INFO: Vcal RMS:    0.61   0.68   0.65   0.63   0.60   0.64   0.64   0.69   0.63   0.65   0.67   0.68   0.69   0.71   0.62   0.68 
[13:13:24.411] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:13:24.487] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:13:24.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:13:24.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:13:24.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:13:24.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:13:24.487] <TB1>     INFO: ######################################################################
[13:13:24.487] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:13:24.487] <TB1>     INFO: ######################################################################
[13:13:24.491] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:13:24.839] <TB1>     INFO: Expecting 41600 events.
[13:13:28.927] <TB1>     INFO: 41600 events read in total (3366ms).
[13:13:28.927] <TB1>     INFO: Test took 4436ms.
[13:13:28.935] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:28.935] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:13:28.935] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:13:28.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[13:13:28.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:13:28.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:13:28.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:13:29.281] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:13:29.630] <TB1>     INFO: Expecting 41600 events.
[13:13:33.754] <TB1>     INFO: 41600 events read in total (3409ms).
[13:13:33.755] <TB1>     INFO: Test took 4474ms.
[13:13:33.763] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:33.763] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:13:33.763] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.848
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 191
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.983
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 199
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.432
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 190
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.972
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 166
[13:13:33.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.1
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.221
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 179
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.015
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.239
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.636
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 196
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.68
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[13:13:33.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.301
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 197
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.047
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.636
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.52
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [20 ,5] phvalue 178
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.66
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.661
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:13:33.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:13:33.771] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:13:33.858] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:13:34.201] <TB1>     INFO: Expecting 41600 events.
[13:13:38.351] <TB1>     INFO: 41600 events read in total (3435ms).
[13:13:38.352] <TB1>     INFO: Test took 4494ms.
[13:13:38.360] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:38.360] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:13:38.360] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:13:38.364] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:13:38.365] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 60minph_roc = 3
[13:13:38.365] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3532
[13:13:38.365] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 82
[13:13:38.365] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.2398
[13:13:38.365] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,10] phvalue 99
[13:13:38.365] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.8984
[13:13:38.365] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [22 ,67] phvalue 86
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9359
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 64
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7663
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 78
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8593
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 73
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7106
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 82
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9885
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 70
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.945
[13:13:38.366] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 102
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.205
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.4634
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 93
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1634
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 76
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1492
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,50] phvalue 86
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0345
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6381
[13:13:38.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,14] phvalue 89
[13:13:38.368] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3787
[13:13:38.368] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,18] phvalue 82
[13:13:38.369] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 0 0
[13:13:38.778] <TB1>     INFO: Expecting 2560 events.
[13:13:39.737] <TB1>     INFO: 2560 events read in total (244ms).
[13:13:39.737] <TB1>     INFO: Test took 1368ms.
[13:13:39.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:39.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 10, 1 1
[13:13:40.245] <TB1>     INFO: Expecting 2560 events.
[13:13:41.202] <TB1>     INFO: 2560 events read in total (242ms).
[13:13:41.203] <TB1>     INFO: Test took 1466ms.
[13:13:41.203] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:41.203] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 22, 67, 2 2
[13:13:41.710] <TB1>     INFO: Expecting 2560 events.
[13:13:42.669] <TB1>     INFO: 2560 events read in total (244ms).
[13:13:42.669] <TB1>     INFO: Test took 1464ms.
[13:13:42.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:42.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[13:13:43.177] <TB1>     INFO: Expecting 2560 events.
[13:13:44.135] <TB1>     INFO: 2560 events read in total (243ms).
[13:13:44.135] <TB1>     INFO: Test took 1465ms.
[13:13:44.135] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:44.136] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 4 4
[13:13:44.643] <TB1>     INFO: Expecting 2560 events.
[13:13:45.601] <TB1>     INFO: 2560 events read in total (243ms).
[13:13:45.601] <TB1>     INFO: Test took 1465ms.
[13:13:45.601] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:45.602] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 5 5
[13:13:46.109] <TB1>     INFO: Expecting 2560 events.
[13:13:47.065] <TB1>     INFO: 2560 events read in total (241ms).
[13:13:47.066] <TB1>     INFO: Test took 1464ms.
[13:13:47.066] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:47.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 6 6
[13:13:47.574] <TB1>     INFO: Expecting 2560 events.
[13:13:48.530] <TB1>     INFO: 2560 events read in total (242ms).
[13:13:48.531] <TB1>     INFO: Test took 1464ms.
[13:13:48.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:48.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 7 7
[13:13:49.038] <TB1>     INFO: Expecting 2560 events.
[13:13:49.998] <TB1>     INFO: 2560 events read in total (245ms).
[13:13:49.999] <TB1>     INFO: Test took 1468ms.
[13:13:49.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:49.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[13:13:50.508] <TB1>     INFO: Expecting 2560 events.
[13:13:51.469] <TB1>     INFO: 2560 events read in total (246ms).
[13:13:51.470] <TB1>     INFO: Test took 1471ms.
[13:13:51.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:51.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[13:13:51.977] <TB1>     INFO: Expecting 2560 events.
[13:13:52.937] <TB1>     INFO: 2560 events read in total (245ms).
[13:13:52.937] <TB1>     INFO: Test took 1467ms.
[13:13:52.938] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:52.938] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 10 10
[13:13:53.445] <TB1>     INFO: Expecting 2560 events.
[13:13:54.402] <TB1>     INFO: 2560 events read in total (242ms).
[13:13:54.403] <TB1>     INFO: Test took 1465ms.
[13:13:54.405] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:54.405] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 11 11
[13:13:54.910] <TB1>     INFO: Expecting 2560 events.
[13:13:55.868] <TB1>     INFO: 2560 events read in total (243ms).
[13:13:55.869] <TB1>     INFO: Test took 1464ms.
[13:13:55.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:55.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 50, 12 12
[13:13:56.382] <TB1>     INFO: Expecting 2560 events.
[13:13:57.338] <TB1>     INFO: 2560 events read in total (241ms).
[13:13:57.338] <TB1>     INFO: Test took 1469ms.
[13:13:57.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:57.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[13:13:57.846] <TB1>     INFO: Expecting 2560 events.
[13:13:58.803] <TB1>     INFO: 2560 events read in total (242ms).
[13:13:58.803] <TB1>     INFO: Test took 1462ms.
[13:13:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 14, 14 14
[13:13:59.311] <TB1>     INFO: Expecting 2560 events.
[13:14:00.267] <TB1>     INFO: 2560 events read in total (241ms).
[13:14:00.267] <TB1>     INFO: Test took 1464ms.
[13:14:00.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:00.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 18, 15 15
[13:14:00.776] <TB1>     INFO: Expecting 2560 events.
[13:14:01.732] <TB1>     INFO: 2560 events read in total (242ms).
[13:14:01.733] <TB1>     INFO: Test took 1465ms.
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[13:14:01.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:14:01.735] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:14:02.242] <TB1>     INFO: Expecting 655360 events.
[13:14:13.740] <TB1>     INFO: 655360 events read in total (10784ms).
[13:14:13.750] <TB1>     INFO: Expecting 655360 events.
[13:14:25.346] <TB1>     INFO: 655360 events read in total (11022ms).
[13:14:25.361] <TB1>     INFO: Expecting 655360 events.
[13:14:36.921] <TB1>     INFO: 655360 events read in total (10996ms).
[13:14:36.940] <TB1>     INFO: Expecting 655360 events.
[13:14:48.316] <TB1>     INFO: 655360 events read in total (10820ms).
[13:14:48.341] <TB1>     INFO: Expecting 655360 events.
[13:14:59.726] <TB1>     INFO: 655360 events read in total (10827ms).
[13:14:59.754] <TB1>     INFO: Expecting 655360 events.
[13:15:11.409] <TB1>     INFO: 655360 events read in total (11099ms).
[13:15:11.441] <TB1>     INFO: Expecting 655360 events.
[13:15:23.092] <TB1>     INFO: 655360 events read in total (11103ms).
[13:15:23.130] <TB1>     INFO: Expecting 655360 events.
[13:15:34.878] <TB1>     INFO: 655360 events read in total (11202ms).
[13:15:34.918] <TB1>     INFO: Expecting 655360 events.
[13:15:46.665] <TB1>     INFO: 655360 events read in total (11204ms).
[13:15:46.710] <TB1>     INFO: Expecting 655360 events.
[13:15:58.434] <TB1>     INFO: 655360 events read in total (11189ms).
[13:15:58.485] <TB1>     INFO: Expecting 655360 events.
[13:16:10.229] <TB1>     INFO: 655360 events read in total (11213ms).
[13:16:10.282] <TB1>     INFO: Expecting 655360 events.
[13:16:22.002] <TB1>     INFO: 655360 events read in total (11194ms).
[13:16:22.064] <TB1>     INFO: Expecting 655360 events.
[13:16:33.811] <TB1>     INFO: 655360 events read in total (11221ms).
[13:16:33.872] <TB1>     INFO: Expecting 655360 events.
[13:16:45.586] <TB1>     INFO: 655360 events read in total (11187ms).
[13:16:45.652] <TB1>     INFO: Expecting 655360 events.
[13:16:57.394] <TB1>     INFO: 655360 events read in total (11215ms).
[13:16:57.465] <TB1>     INFO: Expecting 655360 events.
[13:17:09.166] <TB1>     INFO: 655360 events read in total (11173ms).
[13:17:09.241] <TB1>     INFO: Test took 187506ms.
[13:17:09.334] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:17:09.643] <TB1>     INFO: Expecting 655360 events.
[13:17:21.495] <TB1>     INFO: 655360 events read in total (11137ms).
[13:17:21.507] <TB1>     INFO: Expecting 655360 events.
[13:17:33.153] <TB1>     INFO: 655360 events read in total (11078ms).
[13:17:33.169] <TB1>     INFO: Expecting 655360 events.
[13:17:44.969] <TB1>     INFO: 655360 events read in total (11240ms).
[13:17:44.989] <TB1>     INFO: Expecting 655360 events.
[13:17:56.851] <TB1>     INFO: 655360 events read in total (11297ms).
[13:17:56.875] <TB1>     INFO: Expecting 655360 events.
[13:18:08.752] <TB1>     INFO: 655360 events read in total (11320ms).
[13:18:08.782] <TB1>     INFO: Expecting 655360 events.
[13:18:20.455] <TB1>     INFO: 655360 events read in total (11121ms).
[13:18:20.487] <TB1>     INFO: Expecting 655360 events.
[13:18:32.285] <TB1>     INFO: 655360 events read in total (11247ms).
[13:18:32.324] <TB1>     INFO: Expecting 655360 events.
[13:18:44.229] <TB1>     INFO: 655360 events read in total (11363ms).
[13:18:44.275] <TB1>     INFO: Expecting 655360 events.
[13:18:56.056] <TB1>     INFO: 655360 events read in total (11245ms).
[13:18:56.101] <TB1>     INFO: Expecting 655360 events.
[13:19:07.871] <TB1>     INFO: 655360 events read in total (11232ms).
[13:19:07.919] <TB1>     INFO: Expecting 655360 events.
[13:19:20.038] <TB1>     INFO: 655360 events read in total (11586ms).
[13:19:20.092] <TB1>     INFO: Expecting 655360 events.
[13:19:31.837] <TB1>     INFO: 655360 events read in total (11218ms).
[13:19:31.896] <TB1>     INFO: Expecting 655360 events.
[13:19:43.628] <TB1>     INFO: 655360 events read in total (11206ms).
[13:19:43.690] <TB1>     INFO: Expecting 655360 events.
[13:19:55.411] <TB1>     INFO: 655360 events read in total (11195ms).
[13:19:55.477] <TB1>     INFO: Expecting 655360 events.
[13:20:07.195] <TB1>     INFO: 655360 events read in total (11191ms).
[13:20:07.264] <TB1>     INFO: Expecting 655360 events.
[13:20:18.984] <TB1>     INFO: 655360 events read in total (11193ms).
[13:20:19.059] <TB1>     INFO: Test took 189725ms.
[13:20:19.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:20:19.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:20:19.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:20:19.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:20:19.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:20:19.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:20:19.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:20:19.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:20:19.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:20:19.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:20:19.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:20:19.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:20:19.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:20:19.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:20:19.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:20:19.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:20:19.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:20:19.247] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.254] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.261] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.268] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.276] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.283] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.290] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.297] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.304] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.311] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.319] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.326] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.333] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.339] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.347] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.354] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:20:19.361] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:20:19.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C0.dat
[13:20:19.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C1.dat
[13:20:19.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C2.dat
[13:20:19.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C3.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C4.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C5.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C6.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C7.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C8.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C9.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C10.dat
[13:20:19.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C11.dat
[13:20:19.391] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C12.dat
[13:20:19.391] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C13.dat
[13:20:19.391] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C14.dat
[13:20:19.391] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C15.dat
[13:20:19.738] <TB1>     INFO: Expecting 41600 events.
[13:20:23.575] <TB1>     INFO: 41600 events read in total (3122ms).
[13:20:23.575] <TB1>     INFO: Test took 4181ms.
[13:20:24.230] <TB1>     INFO: Expecting 41600 events.
[13:20:28.092] <TB1>     INFO: 41600 events read in total (3147ms).
[13:20:28.093] <TB1>     INFO: Test took 4210ms.
[13:20:28.741] <TB1>     INFO: Expecting 41600 events.
[13:20:32.574] <TB1>     INFO: 41600 events read in total (3118ms).
[13:20:32.575] <TB1>     INFO: Test took 4178ms.
[13:20:32.880] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:33.012] <TB1>     INFO: Expecting 2560 events.
[13:20:33.970] <TB1>     INFO: 2560 events read in total (243ms).
[13:20:33.971] <TB1>     INFO: Test took 1091ms.
[13:20:33.973] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:34.479] <TB1>     INFO: Expecting 2560 events.
[13:20:35.439] <TB1>     INFO: 2560 events read in total (245ms).
[13:20:35.439] <TB1>     INFO: Test took 1466ms.
[13:20:35.441] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:35.947] <TB1>     INFO: Expecting 2560 events.
[13:20:36.906] <TB1>     INFO: 2560 events read in total (244ms).
[13:20:36.907] <TB1>     INFO: Test took 1466ms.
[13:20:36.909] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:37.415] <TB1>     INFO: Expecting 2560 events.
[13:20:38.375] <TB1>     INFO: 2560 events read in total (245ms).
[13:20:38.375] <TB1>     INFO: Test took 1466ms.
[13:20:38.377] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:38.884] <TB1>     INFO: Expecting 2560 events.
[13:20:39.844] <TB1>     INFO: 2560 events read in total (245ms).
[13:20:39.844] <TB1>     INFO: Test took 1467ms.
[13:20:39.846] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:40.353] <TB1>     INFO: Expecting 2560 events.
[13:20:41.311] <TB1>     INFO: 2560 events read in total (243ms).
[13:20:41.312] <TB1>     INFO: Test took 1466ms.
[13:20:41.314] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:41.820] <TB1>     INFO: Expecting 2560 events.
[13:20:42.782] <TB1>     INFO: 2560 events read in total (247ms).
[13:20:42.782] <TB1>     INFO: Test took 1468ms.
[13:20:42.784] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:43.291] <TB1>     INFO: Expecting 2560 events.
[13:20:44.250] <TB1>     INFO: 2560 events read in total (244ms).
[13:20:44.250] <TB1>     INFO: Test took 1466ms.
[13:20:44.253] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:44.759] <TB1>     INFO: Expecting 2560 events.
[13:20:45.717] <TB1>     INFO: 2560 events read in total (243ms).
[13:20:45.717] <TB1>     INFO: Test took 1464ms.
[13:20:45.720] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:46.226] <TB1>     INFO: Expecting 2560 events.
[13:20:47.185] <TB1>     INFO: 2560 events read in total (244ms).
[13:20:47.185] <TB1>     INFO: Test took 1465ms.
[13:20:47.188] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:47.694] <TB1>     INFO: Expecting 2560 events.
[13:20:48.653] <TB1>     INFO: 2560 events read in total (244ms).
[13:20:48.653] <TB1>     INFO: Test took 1466ms.
[13:20:48.655] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:49.161] <TB1>     INFO: Expecting 2560 events.
[13:20:50.122] <TB1>     INFO: 2560 events read in total (246ms).
[13:20:50.122] <TB1>     INFO: Test took 1467ms.
[13:20:50.124] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:50.630] <TB1>     INFO: Expecting 2560 events.
[13:20:51.589] <TB1>     INFO: 2560 events read in total (244ms).
[13:20:51.590] <TB1>     INFO: Test took 1466ms.
[13:20:51.592] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:52.099] <TB1>     INFO: Expecting 2560 events.
[13:20:53.056] <TB1>     INFO: 2560 events read in total (243ms).
[13:20:53.056] <TB1>     INFO: Test took 1464ms.
[13:20:53.058] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:53.565] <TB1>     INFO: Expecting 2560 events.
[13:20:54.526] <TB1>     INFO: 2560 events read in total (246ms).
[13:20:54.526] <TB1>     INFO: Test took 1468ms.
[13:20:54.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:55.035] <TB1>     INFO: Expecting 2560 events.
[13:20:55.992] <TB1>     INFO: 2560 events read in total (242ms).
[13:20:55.993] <TB1>     INFO: Test took 1464ms.
[13:20:55.995] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:56.501] <TB1>     INFO: Expecting 2560 events.
[13:20:57.461] <TB1>     INFO: 2560 events read in total (244ms).
[13:20:57.461] <TB1>     INFO: Test took 1466ms.
[13:20:57.463] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:57.970] <TB1>     INFO: Expecting 2560 events.
[13:20:58.929] <TB1>     INFO: 2560 events read in total (244ms).
[13:20:58.929] <TB1>     INFO: Test took 1466ms.
[13:20:58.932] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:59.438] <TB1>     INFO: Expecting 2560 events.
[13:21:00.397] <TB1>     INFO: 2560 events read in total (244ms).
[13:21:00.397] <TB1>     INFO: Test took 1465ms.
[13:21:00.399] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:00.907] <TB1>     INFO: Expecting 2560 events.
[13:21:01.868] <TB1>     INFO: 2560 events read in total (246ms).
[13:21:01.869] <TB1>     INFO: Test took 1470ms.
[13:21:01.871] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:02.377] <TB1>     INFO: Expecting 2560 events.
[13:21:03.336] <TB1>     INFO: 2560 events read in total (244ms).
[13:21:03.337] <TB1>     INFO: Test took 1466ms.
[13:21:03.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:03.845] <TB1>     INFO: Expecting 2560 events.
[13:21:04.806] <TB1>     INFO: 2560 events read in total (246ms).
[13:21:04.806] <TB1>     INFO: Test took 1467ms.
[13:21:04.808] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:05.314] <TB1>     INFO: Expecting 2560 events.
[13:21:06.273] <TB1>     INFO: 2560 events read in total (244ms).
[13:21:06.273] <TB1>     INFO: Test took 1465ms.
[13:21:06.275] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:06.782] <TB1>     INFO: Expecting 2560 events.
[13:21:07.741] <TB1>     INFO: 2560 events read in total (244ms).
[13:21:07.742] <TB1>     INFO: Test took 1467ms.
[13:21:07.744] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:08.250] <TB1>     INFO: Expecting 2560 events.
[13:21:09.208] <TB1>     INFO: 2560 events read in total (243ms).
[13:21:09.209] <TB1>     INFO: Test took 1465ms.
[13:21:09.211] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:09.718] <TB1>     INFO: Expecting 2560 events.
[13:21:10.676] <TB1>     INFO: 2560 events read in total (243ms).
[13:21:10.676] <TB1>     INFO: Test took 1465ms.
[13:21:10.680] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:11.186] <TB1>     INFO: Expecting 2560 events.
[13:21:12.146] <TB1>     INFO: 2560 events read in total (246ms).
[13:21:12.147] <TB1>     INFO: Test took 1467ms.
[13:21:12.149] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:12.655] <TB1>     INFO: Expecting 2560 events.
[13:21:13.615] <TB1>     INFO: 2560 events read in total (245ms).
[13:21:13.616] <TB1>     INFO: Test took 1467ms.
[13:21:13.618] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:14.124] <TB1>     INFO: Expecting 2560 events.
[13:21:15.083] <TB1>     INFO: 2560 events read in total (244ms).
[13:21:15.083] <TB1>     INFO: Test took 1465ms.
[13:21:15.085] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:15.593] <TB1>     INFO: Expecting 2560 events.
[13:21:16.551] <TB1>     INFO: 2560 events read in total (243ms).
[13:21:16.552] <TB1>     INFO: Test took 1467ms.
[13:21:16.555] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:17.060] <TB1>     INFO: Expecting 2560 events.
[13:21:18.019] <TB1>     INFO: 2560 events read in total (244ms).
[13:21:18.019] <TB1>     INFO: Test took 1464ms.
[13:21:18.021] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:18.528] <TB1>     INFO: Expecting 2560 events.
[13:21:19.488] <TB1>     INFO: 2560 events read in total (245ms).
[13:21:19.488] <TB1>     INFO: Test took 1467ms.
[13:21:20.509] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[13:21:20.509] <TB1>     INFO: PH scale (per ROC):    85  80  84  78  82  85  85  83  85  79  81  79  80  76  80  81
[13:21:20.509] <TB1>     INFO: PH offset (per ROC):  161 154 157 182 166 171 162 175 144 163 155 171 161 176 159 165
[13:21:20.687] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:21:20.690] <TB1>     INFO: ######################################################################
[13:21:20.690] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:21:20.690] <TB1>     INFO: ######################################################################
[13:21:20.690] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:21:20.701] <TB1>     INFO: scanning low vcal = 10
[13:21:21.045] <TB1>     INFO: Expecting 41600 events.
[13:21:24.768] <TB1>     INFO: 41600 events read in total (3008ms).
[13:21:24.768] <TB1>     INFO: Test took 4067ms.
[13:21:24.770] <TB1>     INFO: scanning low vcal = 20
[13:21:25.276] <TB1>     INFO: Expecting 41600 events.
[13:21:28.998] <TB1>     INFO: 41600 events read in total (3007ms).
[13:21:28.998] <TB1>     INFO: Test took 4228ms.
[13:21:28.000] <TB1>     INFO: scanning low vcal = 30
[13:21:29.506] <TB1>     INFO: Expecting 41600 events.
[13:21:33.234] <TB1>     INFO: 41600 events read in total (3013ms).
[13:21:33.235] <TB1>     INFO: Test took 4235ms.
[13:21:33.236] <TB1>     INFO: scanning low vcal = 40
[13:21:33.741] <TB1>     INFO: Expecting 41600 events.
[13:21:38.003] <TB1>     INFO: 41600 events read in total (3547ms).
[13:21:38.004] <TB1>     INFO: Test took 4768ms.
[13:21:38.007] <TB1>     INFO: scanning low vcal = 50
[13:21:38.431] <TB1>     INFO: Expecting 41600 events.
[13:21:42.703] <TB1>     INFO: 41600 events read in total (3557ms).
[13:21:42.704] <TB1>     INFO: Test took 4697ms.
[13:21:42.707] <TB1>     INFO: scanning low vcal = 60
[13:21:43.130] <TB1>     INFO: Expecting 41600 events.
[13:21:47.406] <TB1>     INFO: 41600 events read in total (3561ms).
[13:21:47.407] <TB1>     INFO: Test took 4700ms.
[13:21:47.413] <TB1>     INFO: scanning low vcal = 70
[13:21:47.831] <TB1>     INFO: Expecting 41600 events.
[13:21:52.093] <TB1>     INFO: 41600 events read in total (3547ms).
[13:21:52.093] <TB1>     INFO: Test took 4680ms.
[13:21:52.096] <TB1>     INFO: scanning low vcal = 80
[13:21:52.518] <TB1>     INFO: Expecting 41600 events.
[13:21:56.783] <TB1>     INFO: 41600 events read in total (3549ms).
[13:21:56.784] <TB1>     INFO: Test took 4688ms.
[13:21:56.787] <TB1>     INFO: scanning low vcal = 90
[13:21:57.208] <TB1>     INFO: Expecting 41600 events.
[13:22:01.477] <TB1>     INFO: 41600 events read in total (3554ms).
[13:22:01.478] <TB1>     INFO: Test took 4691ms.
[13:22:01.481] <TB1>     INFO: scanning low vcal = 100
[13:22:01.902] <TB1>     INFO: Expecting 41600 events.
[13:22:06.301] <TB1>     INFO: 41600 events read in total (3684ms).
[13:22:06.302] <TB1>     INFO: Test took 4821ms.
[13:22:06.305] <TB1>     INFO: scanning low vcal = 110
[13:22:06.724] <TB1>     INFO: Expecting 41600 events.
[13:22:10.996] <TB1>     INFO: 41600 events read in total (3557ms).
[13:22:10.997] <TB1>     INFO: Test took 4692ms.
[13:22:10.000] <TB1>     INFO: scanning low vcal = 120
[13:22:11.421] <TB1>     INFO: Expecting 41600 events.
[13:22:15.678] <TB1>     INFO: 41600 events read in total (3542ms).
[13:22:15.678] <TB1>     INFO: Test took 4678ms.
[13:22:15.681] <TB1>     INFO: scanning low vcal = 130
[13:22:16.103] <TB1>     INFO: Expecting 41600 events.
[13:22:20.384] <TB1>     INFO: 41600 events read in total (3567ms).
[13:22:20.385] <TB1>     INFO: Test took 4704ms.
[13:22:20.388] <TB1>     INFO: scanning low vcal = 140
[13:22:20.810] <TB1>     INFO: Expecting 41600 events.
[13:22:25.096] <TB1>     INFO: 41600 events read in total (3571ms).
[13:22:25.097] <TB1>     INFO: Test took 4709ms.
[13:22:25.100] <TB1>     INFO: scanning low vcal = 150
[13:22:25.521] <TB1>     INFO: Expecting 41600 events.
[13:22:29.807] <TB1>     INFO: 41600 events read in total (3571ms).
[13:22:29.807] <TB1>     INFO: Test took 4707ms.
[13:22:29.810] <TB1>     INFO: scanning low vcal = 160
[13:22:30.230] <TB1>     INFO: Expecting 41600 events.
[13:22:34.508] <TB1>     INFO: 41600 events read in total (3563ms).
[13:22:34.509] <TB1>     INFO: Test took 4699ms.
[13:22:34.512] <TB1>     INFO: scanning low vcal = 170
[13:22:34.933] <TB1>     INFO: Expecting 41600 events.
[13:22:39.205] <TB1>     INFO: 41600 events read in total (3557ms).
[13:22:39.206] <TB1>     INFO: Test took 4694ms.
[13:22:39.210] <TB1>     INFO: scanning low vcal = 180
[13:22:39.630] <TB1>     INFO: Expecting 41600 events.
[13:22:43.917] <TB1>     INFO: 41600 events read in total (3572ms).
[13:22:43.918] <TB1>     INFO: Test took 4708ms.
[13:22:43.921] <TB1>     INFO: scanning low vcal = 190
[13:22:44.343] <TB1>     INFO: Expecting 41600 events.
[13:22:48.626] <TB1>     INFO: 41600 events read in total (3568ms).
[13:22:48.627] <TB1>     INFO: Test took 4706ms.
[13:22:48.630] <TB1>     INFO: scanning low vcal = 200
[13:22:49.051] <TB1>     INFO: Expecting 41600 events.
[13:22:53.329] <TB1>     INFO: 41600 events read in total (3563ms).
[13:22:53.330] <TB1>     INFO: Test took 4700ms.
[13:22:53.332] <TB1>     INFO: scanning low vcal = 210
[13:22:53.755] <TB1>     INFO: Expecting 41600 events.
[13:22:58.036] <TB1>     INFO: 41600 events read in total (3566ms).
[13:22:58.037] <TB1>     INFO: Test took 4705ms.
[13:22:58.040] <TB1>     INFO: scanning low vcal = 220
[13:22:58.462] <TB1>     INFO: Expecting 41600 events.
[13:23:02.732] <TB1>     INFO: 41600 events read in total (3555ms).
[13:23:02.732] <TB1>     INFO: Test took 4692ms.
[13:23:02.735] <TB1>     INFO: scanning low vcal = 230
[13:23:03.157] <TB1>     INFO: Expecting 41600 events.
[13:23:07.421] <TB1>     INFO: 41600 events read in total (3549ms).
[13:23:07.422] <TB1>     INFO: Test took 4687ms.
[13:23:07.425] <TB1>     INFO: scanning low vcal = 240
[13:23:07.846] <TB1>     INFO: Expecting 41600 events.
[13:23:12.119] <TB1>     INFO: 41600 events read in total (3558ms).
[13:23:12.120] <TB1>     INFO: Test took 4695ms.
[13:23:12.123] <TB1>     INFO: scanning low vcal = 250
[13:23:12.544] <TB1>     INFO: Expecting 41600 events.
[13:23:16.813] <TB1>     INFO: 41600 events read in total (3554ms).
[13:23:16.814] <TB1>     INFO: Test took 4691ms.
[13:23:16.818] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:23:17.239] <TB1>     INFO: Expecting 41600 events.
[13:23:21.509] <TB1>     INFO: 41600 events read in total (3555ms).
[13:23:21.511] <TB1>     INFO: Test took 4693ms.
[13:23:21.514] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:23:21.934] <TB1>     INFO: Expecting 41600 events.
[13:23:26.211] <TB1>     INFO: 41600 events read in total (3562ms).
[13:23:26.212] <TB1>     INFO: Test took 4698ms.
[13:23:26.215] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:23:26.636] <TB1>     INFO: Expecting 41600 events.
[13:23:30.918] <TB1>     INFO: 41600 events read in total (3567ms).
[13:23:30.918] <TB1>     INFO: Test took 4703ms.
[13:23:30.921] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:23:31.341] <TB1>     INFO: Expecting 41600 events.
[13:23:35.613] <TB1>     INFO: 41600 events read in total (3557ms).
[13:23:35.613] <TB1>     INFO: Test took 4692ms.
[13:23:35.616] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:23:36.038] <TB1>     INFO: Expecting 41600 events.
[13:23:40.306] <TB1>     INFO: 41600 events read in total (3553ms).
[13:23:40.307] <TB1>     INFO: Test took 4691ms.
[13:23:40.846] <TB1>     INFO: PixTestGainPedestal::measure() done 
[13:23:40.850] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:23:40.850] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:23:40.850] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:23:40.850] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:23:40.850] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:23:40.851] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:23:40.851] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:23:40.851] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:23:40.851] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:23:40.851] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:23:40.852] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:23:40.852] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:23:40.852] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:23:40.852] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:23:40.852] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:23:40.852] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:24:20.311] <TB1>     INFO: PixTestGainPedestal::fit() done
[13:24:20.311] <TB1>     INFO: non-linearity mean:  0.954 0.952 0.959 0.954 0.960 0.959 0.965 0.955 0.954 0.954 0.956 0.956 0.962 0.953 0.954 0.956
[13:24:20.311] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.006 0.006 0.007 0.006 0.006 0.005 0.008 0.006 0.006
[13:24:20.311] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:24:20.335] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:24:20.358] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:24:20.381] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:24:20.404] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:24:20.428] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:24:20.451] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:24:20.474] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:24:20.497] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:24:20.520] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:24:20.543] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:24:20.566] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:24:20.589] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:24:20.613] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:24:20.636] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:24:20.659] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NP_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:24:20.682] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[13:24:20.682] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:24:20.690] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:24:20.690] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:24:20.693] <TB1>     INFO: ######################################################################
[13:24:20.693] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:24:20.693] <TB1>     INFO: ######################################################################
[13:24:20.696] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:24:20.705] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:24:20.705] <TB1>     INFO:     run 1 of 1
[13:24:20.706] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:21.048] <TB1>     INFO: Expecting 3120000 events.
[13:25:09.556] <TB1>     INFO: 1275380 events read in total (47793ms).
[13:25:57.867] <TB1>     INFO: 2546235 events read in total (96104ms).
[13:26:20.684] <TB1>     INFO: 3120000 events read in total (118922ms).
[13:26:20.727] <TB1>     INFO: Test took 120022ms.
[13:26:20.808] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:20.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:22.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:23.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:25.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:26.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:28.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:29.481] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:30.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:32.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:33.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:35.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:36.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:38.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:39.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:41.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:42.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:43.898] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355676160
[13:26:43.935] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:26:43.935] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.287, RMS = 1.22857
[13:26:43.935] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:26:43.935] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:26:43.935] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5764, RMS = 1.6049
[13:26:43.935] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:26:43.936] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:26:43.936] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.2069, RMS = 1.50104
[13:26:43.937] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[13:26:43.937] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:26:43.937] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5663, RMS = 1.68835
[13:26:43.937] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[13:26:43.938] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:26:43.938] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3343, RMS = 1.82122
[13:26:43.938] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:26:43.938] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:26:43.938] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.6799, RMS = 1.77852
[13:26:43.938] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[13:26:43.939] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:26:43.939] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8599, RMS = 0.85653
[13:26:43.939] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:26:43.939] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:26:43.939] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0678, RMS = 1.17666
[13:26:43.939] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:26:43.940] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:26:43.940] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2902, RMS = 1.22868
[13:26:43.940] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:26:43.940] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:26:43.940] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1009, RMS = 1.83721
[13:26:43.940] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:26:43.942] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:26:43.942] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9526, RMS = 1.38683
[13:26:43.942] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:26:43.942] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:26:43.942] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7589, RMS = 1.89034
[13:26:43.942] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[13:26:43.943] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:26:43.943] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6206, RMS = 1.44378
[13:26:43.943] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:26:43.943] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:26:43.943] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5136, RMS = 1.72443
[13:26:43.943] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:26:43.944] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:26:43.944] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.011, RMS = 1.33031
[13:26:43.944] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:26:43.944] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:26:43.944] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9092, RMS = 1.77023
[13:26:43.944] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:26:43.945] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:26:43.945] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.317, RMS = 1.40908
[13:26:43.946] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:26:43.946] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:26:43.946] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.235, RMS = 1.70394
[13:26:43.946] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:26:43.947] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:26:43.947] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3751, RMS = 1.80737
[13:26:43.947] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:26:43.947] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:26:43.947] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2799, RMS = 1.57452
[13:26:43.947] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:26:43.948] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:26:43.948] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.244, RMS = 1.76139
[13:26:43.948] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[13:26:43.948] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:26:43.948] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6734, RMS = 1.41703
[13:26:43.948] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:26:43.949] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:26:43.949] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4156, RMS = 1.17796
[13:26:43.949] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:26:43.949] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:26:43.949] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4424, RMS = 1.11784
[13:26:43.949] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:26:43.950] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:26:43.951] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5658, RMS = 1.08903
[13:26:43.951] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:26:43.951] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:26:43.951] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.508, RMS = 0.957713
[13:26:43.951] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:26:43.952] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:26:43.952] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9463, RMS = 1.49045
[13:26:43.952] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[13:26:43.952] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:26:43.952] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4969, RMS = 1.15255
[13:26:43.952] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:26:43.953] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:26:43.953] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.6926, RMS = 2.07122
[13:26:43.953] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:26:43.953] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:26:43.953] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.8146, RMS = 2.2167
[13:26:43.953] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[13:26:43.954] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:26:43.954] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3712, RMS = 1.61628
[13:26:43.954] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:26:43.954] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:26:43.954] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2871, RMS = 2.02575
[13:26:43.954] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:26:43.958] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[13:26:43.958] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[13:26:43.959] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:26:44.056] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:26:44.056] <TB1>     INFO: enter test to run
[13:26:44.056] <TB1>     INFO:   test:  no parameter change
[13:26:44.057] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[13:26:44.057] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[13:26:44.057] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[13:26:44.057] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:26:44.528] <TB1>    QUIET: Connection to board 26 closed.
[13:26:44.528] <TB1>     INFO: pXar: this is the end, my friend
[13:26:44.528] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
