{"Source Block": ["oh/elink/dv/dv_elink.v@441:451@HdlStmAssign", "   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait = 1'b0; //no wait on write\n   \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@440:450", "\t\t\t\t   (elink1_rxrd_access & ~(elink1_rxrd_packet[39:28]==elink1.ID));\n   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait = 1'b0; //no wait on write\n   \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n"], ["oh/elink/dv/dv_elink.v@744:754", "   \n   assign  emem2_packet[PW-1:0]   = txwr_access ? txwr_packet[PW-1:0]:\n                                                  txrd_packet[PW-1:0];\n\n   assign esaxi_rd_wait = emem2_wait | txwr_access;\n   assign esaxi_wr_wait = 1'b0; //no wait on write\n   \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"]], "Diff Content": {"Delete": [[446, "   assign elink1_rxwr_wait = 1'b0; //no wait on write\n"]], "Add": [[446, "   assign elink1_rxwr_wait = elink1_random_wait;\n"]]}}