

================================================================
== Vitis HLS Report for 'stencil3d'
================================================================
* Date:           Thu May 29 20:02:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        STENCIL3D
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.835 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8569|     8569|  68.552 us|  68.552 us|  8570|  8570|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_col   |      416|      416|        26|          -|          -|    16|        no|
        | + height_bound_row  |       24|       24|         3|          -|          -|     8|        no|
        |- col_bound_height   |      252|      252|        18|          -|          -|    14|        no|
        | + col_bound_row     |       16|       16|         2|          -|          -|     8|        no|
        |- row_bound_height   |      420|      420|        30|          -|          -|    14|        no|
        | + row_bound_col     |       28|       28|         2|          -|          -|    14|        no|
        |- loop_height        |     7476|     7476|       534|          -|          -|    14|        no|
        | + loop_col          |      532|      532|        38|          -|          -|    14|        no|
        |  ++ loop_row        |       36|       36|         6|          -|          -|     6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 9 
7 --> 8 6 
8 --> 7 
9 --> 12 10 
10 --> 11 9 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 15 13 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [data/benchmarks/stencil3d/stencil.c:10]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln11 = store i5 0, i5 %j" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 29 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 30 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_3 = load i5 %j"   --->   Operation 31 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln15 = icmp_eq  i5 %j_3, i5 16" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 32 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln15 = add i5 %j_3, i5 1" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 33 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %height_bound_row.split, void %col_bound_row.preheader" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 34 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [data/benchmarks/stencil3d/stencil.c:16]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/stencil3d/stencil.c:22]   --->   Operation 36 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i5 %j_3"   --->   Operation 37 'trunc' 'empty' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %tmp_1" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 39 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln17 = br void %for.inc" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 41 'alloca' 'i' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 42 'store' 'store_ln11' <Predicate = (icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br void %col_bound_row" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln17, void %for.inc.split, i4 0, void %height_bound_row.split" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 44 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%icmp_ln17 = icmp_eq  i4 %k, i4 8" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 45 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln17 = add i4 %k, i4 1" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 46 'add' 'add_ln17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.inc20" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 47 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i4 %k" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 48 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln19 = add i7 %zext_ln17_1, i7 %tmp_1" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 49 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %add_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 50 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 51 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.20ns)   --->   "%orig_load = load i11 %orig_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 52 'load' 'orig_load' <Predicate = (!icmp_ln17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 8, i4 %k" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 53 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln20 = add i8 %or_ln, i8 %zext_ln17" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 54 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln11 = store i5 %add_ln15, i5 %j" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 55 'store' 'store_ln11' <Predicate = (icmp_ln17)> <Delay = 0.38>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 56 'br' 'br_ln15' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 57 [1/2] (1.20ns)   --->   "%orig_load = load i11 %orig_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 57 'load' 'orig_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 58 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.20ns)   --->   "%store_ln19 = store i32 %orig_load, i11 %sol_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 59 'store' 'store_ln19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %add_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 60 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i11 %sext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 61 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 62 'getelementptr' 'orig_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.20ns)   --->   "%orig_load_1 = load i11 %orig_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 63 'load' 'orig_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/stencil3d/stencil.c:18]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/stencil3d/stencil.c:21]   --->   Operation 65 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (1.20ns)   --->   "%orig_load_1 = load i11 %orig_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 66 'load' 'orig_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sol_addr_1 = getelementptr i32 %sol, i64 0, i64 %zext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 67 'getelementptr' 'sol_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.20ns)   --->   "%store_ln20 = store i32 %orig_load_1, i11 %sol_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 68 'store' 'store_ln20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 69 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.09>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 70 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_3, i4 15" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 71 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %col_bound_row.split, void %row_bound_col.preheader" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 72 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:24]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/stencil3d/stencil.c:30]   --->   Operation 74 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %i_3, i7 0" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 75 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_14 = or i11 %tmp_2, i11 120" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 76 'or' 'empty_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln25 = br void %for.inc53" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 77 'br' 'br_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 78 'alloca' 'i_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i_1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 79 'store' 'store_ln11' <Predicate = (icmp_ln23)> <Delay = 0.38>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln31 = br void %row_bound_col" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 80 'br' 'br_ln31' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.93>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%k_1 = phi i4 %add_ln25, void %for.inc53.split, i4 0, void %col_bound_row.split" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 81 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.70ns)   --->   "%icmp_ln25 = icmp_eq  i4 %k_1, i4 8" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 82 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln25 = add i4 %k_1, i4 1" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 83 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc53.split, void %for.inc56" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 84 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %k_1" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 85 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4, i4 %i_3, i3 0, i4 %k_1" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 86 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %add_ln" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 87 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln27" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 88 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (1.20ns)   --->   "%orig_load_2 = load i11 %orig_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 89 'load' 'orig_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 90 [1/1] (0.73ns)   --->   "%add_ln28 = add i11 %zext_ln25, i11 %empty_14" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 90 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %add_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 91 'zext' 'zext_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 92 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (1.20ns)   --->   "%orig_load_3 = load i11 %orig_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 93 'load' 'orig_load_3' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln23 = add i4 %i_3, i4 1" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 94 'add' 'add_ln23' <Predicate = (icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %add_ln23, i4 %i" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 95 'store' 'store_ln11' <Predicate = (icmp_ln25)> <Delay = 0.38>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln23 = br void %col_bound_row" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 96 'br' 'br_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.40>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/stencil3d/stencil.c:26]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/stencil3d/stencil.c:29]   --->   Operation 98 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (1.20ns)   --->   "%orig_load_2 = load i11 %orig_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 99 'load' 'orig_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sol_addr_2 = getelementptr i32 %sol, i64 0, i64 %zext_ln27" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 100 'getelementptr' 'sol_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.20ns)   --->   "%store_ln27 = store i32 %orig_load_2, i11 %sol_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 101 'store' 'store_ln27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 102 [1/2] (1.20ns)   --->   "%orig_load_3 = load i11 %orig_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 102 'load' 'orig_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sol_addr_3 = getelementptr i32 %sol, i64 0, i64 %zext_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 103 'getelementptr' 'sol_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.20ns)   --->   "%store_ln28 = store i32 %orig_load_3, i11 %sol_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 104 'store' 'store_ln28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc53" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 105 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.09>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_1" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 106 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.70ns)   --->   "%icmp_ln31 = icmp_eq  i4 %i_4, i4 15" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 107 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %row_bound_col.split, void %loop_height" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 108 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:32]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/stencil3d/stencil.c:38]   --->   Operation 110 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln33 = br void %for.inc89" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 111 'br' 'br_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 112 'alloca' 'i_2' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 0"   --->   Operation 113 'getelementptr' 'C_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 114 'load' 'C_load' <Predicate = (icmp_ln31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 1"   --->   Operation 115 'getelementptr' 'C_addr_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 116 'load' 'C_load_1' <Predicate = (icmp_ln31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i_2" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 117 'store' 'store_ln11' <Predicate = (icmp_ln31)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%j_1 = phi i4 %add_ln33, void %for.inc89.split, i4 1, void %row_bound_col.split" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 118 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i4 %j_1, i4 15" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 119 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc89.split, void %for.inc92" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 120 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_4, i4 %j_1, i3 0" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %shl_ln" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 122 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln35" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 123 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 124 [2/2] (1.20ns)   --->   "%orig_load_4 = load i11 %orig_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 124 'load' 'orig_load_4' <Predicate = (!icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln36 = or i11 %shl_ln, i11 7" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 125 'or' 'or_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %or_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 126 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 127 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (1.20ns)   --->   "%orig_load_5 = load i11 %orig_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 128 'load' 'orig_load_5' <Predicate = (!icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln33 = add i4 %j_1, i4 1" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 129 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln31 = add i4 %i_4, i4 1" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 130 'add' 'add_ln31' <Predicate = (icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %add_ln31, i4 %i_1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 131 'store' 'store_ln11' <Predicate = (icmp_ln33)> <Delay = 0.38>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln31 = br void %row_bound_col" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 132 'br' 'br_ln31' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.40>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:34]   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/stencil3d/stencil.c:37]   --->   Operation 134 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/2] (1.20ns)   --->   "%orig_load_4 = load i11 %orig_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 135 'load' 'orig_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%sol_addr_4 = getelementptr i32 %sol, i64 0, i64 %zext_ln35" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 136 'getelementptr' 'sol_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.20ns)   --->   "%store_ln35 = store i32 %orig_load_4, i11 %sol_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 137 'store' 'store_ln35' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 138 [1/2] (1.20ns)   --->   "%orig_load_5 = load i11 %orig_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 138 'load' 'orig_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%sol_addr_5 = getelementptr i32 %sol, i64 0, i64 %zext_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 139 'getelementptr' 'sol_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.20ns)   --->   "%store_ln36 = store i32 %orig_load_5, i11 %sol_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 140 'store' 'store_ln36' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc89" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 141 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.69>
ST_12 : Operation 142 [1/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 142 'load' 'C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 143 [1/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 143 'load' 'C_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln42 = br void %loop_col" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 144 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.70>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_2"   --->   Operation 145 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_eq  i4 %i_5, i4 15" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 146 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %loop_col.split, void %for.end175" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 147 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:43]   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/stencil3d/stencil.c:60]   --->   Operation 149 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.70ns)   --->   "%indvars_iv_next33 = add i4 %i_5, i4 1"   --->   Operation 150 'add' 'indvars_iv_next33' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_5, i4 0"   --->   Operation 151 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln44 = br void %loop_row" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 152 'br' 'br_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [data/benchmarks/stencil3d/stencil.c:61]   --->   Operation 153 'ret' 'ret_ln61' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 1.09>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%j_2 = phi i4 %indvars_iv_next19, void %for.inc170, i4 1, void %loop_col.split"   --->   Operation 154 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln44 = icmp_eq  i4 %j_2, i4 15" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 155 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %loop_row.split, void %for.inc173" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 156 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:45]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/stencil3d/stencil.c:59]   --->   Operation 158 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp1_cast_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %j_2"   --->   Operation 159 'bitconcatenate' 'tmp1_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%tmp1_cast_cast_cast = zext i5 %tmp1_cast_cast"   --->   Operation 160 'zext' 'tmp1_cast_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.70ns)   --->   "%empty_15 = add i8 %tmp1_cast_cast_cast, i8 %tmp_3"   --->   Operation 161 'add' 'empty_15' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i5 %tmp1_cast_cast"   --->   Operation 162 'sext' 'tmp2_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.70ns)   --->   "%empty_16 = add i8 %tmp2_cast, i8 %tmp_3"   --->   Operation 163 'add' 'empty_16' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.70ns)   --->   "%indvars_iv_next19 = add i4 %j_2, i4 1"   --->   Operation 164 'add' 'indvars_iv_next19' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.70ns)   --->   "%tmp3 = add i4 %j_2, i4 15"   --->   Operation 165 'add' 'tmp3' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln46 = br void %for.inc167" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 166 'br' 'br_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.38>
ST_14 : Operation 167 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %indvars_iv_next33, i4 %i_2" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 167 'store' 'store_ln11' <Predicate = (icmp_ln44)> <Delay = 0.38>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln42 = br void %loop_col" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 168 'br' 'br_ln42' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 1.20>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%k_2 = phi i3 %add_ln53, void %for.inc167.split, i3 1, void %loop_row.split" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 169 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.57ns)   --->   "%icmp_ln46 = icmp_eq  i3 %k_2, i3 7" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 170 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc167.split, void %for.inc170" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 171 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 172 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i11 %add_ln2" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 173 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln48" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 174 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 175 [2/2] (1.20ns)   --->   "%sum0 = load i11 %orig_addr_6" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 175 'load' 'sum0' <Predicate = (!icmp_ln46)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln44 = br void %loop_row" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 176 'br' 'br_ln44' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 4.37>
ST_16 : Operation 177 [1/2] (1.20ns)   --->   "%sum0 = load i11 %orig_addr_6" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 177 'load' 'sum0' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%add_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_15, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 178 'bitconcatenate' 'add_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %add_ln3" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 179 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln49" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 180 'getelementptr' 'orig_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [2/2] (1.20ns)   --->   "%orig_load_7 = load i11 %orig_addr_7" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 181 'load' 'orig_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%add_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_16, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 182 'bitconcatenate' 'add_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %add_ln4" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 183 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln50" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 184 'getelementptr' 'orig_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [2/2] (1.20ns)   --->   "%orig_load_8 = load i11 %orig_addr_8" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 185 'load' 'orig_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 186 [1/1] (3.17ns)   --->   "%mul_ln57 = mul i32 %sum0, i32 %C_load" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 186 'mul' 'mul_ln57' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 1.20>
ST_17 : Operation 187 [1/2] (1.20ns)   --->   "%orig_load_7 = load i11 %orig_addr_7" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 187 'load' 'orig_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 188 [1/2] (1.20ns)   --->   "%orig_load_8 = load i11 %orig_addr_8" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 188 'load' 'orig_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%add_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %indvars_iv_next19, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 189 'bitconcatenate' 'add_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %add_ln5" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 190 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%orig_addr_9 = getelementptr i32 %orig, i64 0, i64 %zext_ln51" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 191 'getelementptr' 'orig_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [2/2] (1.20ns)   --->   "%orig_load_9 = load i11 %orig_addr_9" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 192 'load' 'orig_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%add_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %tmp3, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 193 'bitconcatenate' 'add_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %add_ln6" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 194 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%orig_addr_10 = getelementptr i32 %orig, i64 0, i64 %zext_ln52" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 195 'getelementptr' 'orig_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [2/2] (1.20ns)   --->   "%orig_load_10 = load i11 %orig_addr_10" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 196 'load' 'orig_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 18 <SV = 10> <Delay = 2.08>
ST_18 : Operation 197 [1/2] (1.20ns)   --->   "%orig_load_9 = load i11 %orig_addr_9" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 197 'load' 'orig_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 198 [1/2] (1.20ns)   --->   "%orig_load_10 = load i11 %orig_addr_10" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 198 'load' 'orig_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 199 [1/1] (0.57ns)   --->   "%add_ln53 = add i3 %k_2, i3 1" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 199 'add' 'add_ln53' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%add_ln53_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %add_ln53" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 200 'bitconcatenate' 'add_ln53_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %add_ln53_1" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 201 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%orig_addr_11 = getelementptr i32 %orig, i64 0, i64 %zext_ln53" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 202 'getelementptr' 'orig_addr_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [2/2] (1.20ns)   --->   "%orig_load_11 = load i11 %orig_addr_11" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 203 'load' 'orig_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 204 [1/1] (0.57ns)   --->   "%add_ln54 = add i3 %k_2, i3 7" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 204 'add' 'add_ln54' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%add_ln54_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %add_ln54" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 205 'bitconcatenate' 'add_ln54_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i11 %add_ln54_1" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 206 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%orig_addr_12 = getelementptr i32 %orig, i64 0, i64 %zext_ln54" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 207 'getelementptr' 'orig_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [2/2] (1.20ns)   --->   "%orig_load_12 = load i11 %orig_addr_12" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 208 'load' 'orig_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 209 [1/1] (0.88ns)   --->   "%add_ln57 = add i32 %orig_load_7, i32 %orig_load_9" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 209 'add' 'add_ln57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 5.83>
ST_19 : Operation 210 [1/2] (1.20ns)   --->   "%orig_load_11 = load i11 %orig_addr_11" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 210 'load' 'orig_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 211 [1/2] (1.20ns)   --->   "%orig_load_12 = load i11 %orig_addr_12" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 211 'load' 'orig_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i32 %add_ln57, i32 %orig_load_8" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 212 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_2 = add i32 %orig_load_11, i32 %orig_load_12" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 213 'add' 'add_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 214 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_3 = add i32 %add_ln57_2, i32 %orig_load_10" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 214 'add' 'add_ln57_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_4 = add i32 %add_ln57_3, i32 %add_ln57_1" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 215 'add' 'add_ln57_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 216 [1/1] (3.17ns)   --->   "%mul_ln57_1 = mul i32 %C_load_1, i32 %add_ln57_4" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 216 'mul' 'mul_ln57_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 2.08>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/stencil3d/stencil.c:47]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/stencil3d/stencil.c:58]   --->   Operation 218 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.88ns)   --->   "%add_ln57_5 = add i32 %mul_ln57_1, i32 %mul_ln57" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 219 'add' 'add_ln57_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%sol_addr_6 = getelementptr i32 %sol, i64 0, i64 %zext_ln48" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 220 'getelementptr' 'sol_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (1.20ns)   --->   "%store_ln57 = store i32 %add_ln57_5, i11 %sol_addr_6" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 221 'store' 'store_ln57' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc167" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 222 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 5 bit ('j', data/benchmarks/stencil3d/stencil.c:11) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln11', data/benchmarks/stencil3d/stencil.c:11) of constant 0 on local variable 'j', data/benchmarks/stencil3d/stencil.c:11 [12]  (0.387 ns)

 <State 2>: 1.094ns
The critical path consists of the following:
	'load' operation 5 bit ('j') on local variable 'j', data/benchmarks/stencil3d/stencil.c:11 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln15', data/benchmarks/stencil3d/stencil.c:15) [16]  (0.707 ns)
	'store' operation 0 bit ('store_ln11', data/benchmarks/stencil3d/stencil.c:11) of constant 1 on local variable 'i', data/benchmarks/stencil3d/stencil.c:11 [55]  (0.387 ns)

 <State 3>: 1.909ns
The critical path consists of the following:
	'phi' operation 4 bit ('k', data/benchmarks/stencil3d/stencil.c:17) with incoming values : ('add_ln17', data/benchmarks/stencil3d/stencil.c:17) [27]  (0.000 ns)
	'add' operation 7 bit ('add_ln19', data/benchmarks/stencil3d/stencil.c:19) [35]  (0.706 ns)
	'getelementptr' operation 11 bit ('orig_addr', data/benchmarks/stencil3d/stencil.c:19) [37]  (0.000 ns)
	'load' operation 32 bit ('orig_load', data/benchmarks/stencil3d/stencil.c:19) on array 'orig' [38]  (1.203 ns)

 <State 4>: 2.406ns
The critical path consists of the following:
	'load' operation 32 bit ('orig_load', data/benchmarks/stencil3d/stencil.c:19) on array 'orig' [38]  (1.203 ns)
	'store' operation 0 bit ('store_ln19', data/benchmarks/stencil3d/stencil.c:19) of variable 'orig_load', data/benchmarks/stencil3d/stencil.c:19 on array 'sol' [40]  (1.203 ns)

 <State 5>: 2.406ns
The critical path consists of the following:
	'load' operation 32 bit ('orig_load_1', data/benchmarks/stencil3d/stencil.c:20) on array 'orig' [46]  (1.203 ns)
	'store' operation 0 bit ('store_ln20', data/benchmarks/stencil3d/stencil.c:20) of variable 'orig_load_1', data/benchmarks/stencil3d/stencil.c:20 on array 'sol' [48]  (1.203 ns)

 <State 6>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/stencil3d/stencil.c:23) on local variable 'i', data/benchmarks/stencil3d/stencil.c:11 [58]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln23', data/benchmarks/stencil3d/stencil.c:23) [59]  (0.708 ns)
	'store' operation 0 bit ('store_ln11', data/benchmarks/stencil3d/stencil.c:11) of constant 1 on local variable 'i', data/benchmarks/stencil3d/stencil.c:11 [95]  (0.387 ns)

 <State 7>: 1.938ns
The critical path consists of the following:
	'phi' operation 4 bit ('k', data/benchmarks/stencil3d/stencil.c:25) with incoming values : ('add_ln25', data/benchmarks/stencil3d/stencil.c:25) [68]  (0.000 ns)
	'add' operation 11 bit ('add_ln28', data/benchmarks/stencil3d/stencil.c:28) [82]  (0.735 ns)
	'getelementptr' operation 11 bit ('orig_addr_3', data/benchmarks/stencil3d/stencil.c:28) [84]  (0.000 ns)
	'load' operation 32 bit ('orig_load_3', data/benchmarks/stencil3d/stencil.c:28) on array 'orig' [85]  (1.203 ns)

 <State 8>: 2.406ns
The critical path consists of the following:
	'load' operation 32 bit ('orig_load_2', data/benchmarks/stencil3d/stencil.c:27) on array 'orig' [79]  (1.203 ns)
	'store' operation 0 bit ('store_ln27', data/benchmarks/stencil3d/stencil.c:27) of variable 'orig_load_2', data/benchmarks/stencil3d/stencil.c:27 on array 'sol' [81]  (1.203 ns)

 <State 9>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/stencil3d/stencil.c:31) on local variable 'i', data/benchmarks/stencil3d/stencil.c:11 [98]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', data/benchmarks/stencil3d/stencil.c:31) [99]  (0.708 ns)
	'store' operation 0 bit ('store_ln11', data/benchmarks/stencil3d/stencil.c:11) of constant 1 on local variable 'i', data/benchmarks/stencil3d/stencil.c:11 [136]  (0.387 ns)

 <State 10>: 1.203ns
The critical path consists of the following:
	'phi' operation 4 bit ('j', data/benchmarks/stencil3d/stencil.c:33) with incoming values : ('add_ln33', data/benchmarks/stencil3d/stencil.c:33) [106]  (0.000 ns)
	'getelementptr' operation 11 bit ('orig_addr_4', data/benchmarks/stencil3d/stencil.c:35) [114]  (0.000 ns)
	'load' operation 32 bit ('orig_load_4', data/benchmarks/stencil3d/stencil.c:35) on array 'orig' [115]  (1.203 ns)

 <State 11>: 2.406ns
The critical path consists of the following:
	'load' operation 32 bit ('orig_load_4', data/benchmarks/stencil3d/stencil.c:35) on array 'orig' [115]  (1.203 ns)
	'store' operation 0 bit ('store_ln35', data/benchmarks/stencil3d/stencil.c:35) of variable 'orig_load_4', data/benchmarks/stencil3d/stencil.c:35 on array 'sol' [117]  (1.203 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('C_load') on array 'C' [133]  (0.699 ns)

 <State 13>: 0.708ns
The critical path consists of the following:
	'load' operation 4 bit ('i') on local variable 'i', data/benchmarks/stencil3d/stencil.c:11 [139]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln42', data/benchmarks/stencil3d/stencil.c:42) [140]  (0.708 ns)

 <State 14>: 1.095ns
The critical path consists of the following:
	'phi' operation 4 bit ('j') with incoming values : ('indvars_iv_next19') [149]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', data/benchmarks/stencil3d/stencil.c:44) [150]  (0.708 ns)
	blocking operation 0.387 ns on control path)

 <State 15>: 1.203ns
The critical path consists of the following:
	'phi' operation 3 bit ('k', data/benchmarks/stencil3d/stencil.c:53) with incoming values : ('add_ln53', data/benchmarks/stencil3d/stencil.c:53) [164]  (0.000 ns)
	'getelementptr' operation 11 bit ('orig_addr_6', data/benchmarks/stencil3d/stencil.c:48) [172]  (0.000 ns)
	'load' operation 32 bit ('sum0', data/benchmarks/stencil3d/stencil.c:48) on array 'orig' [173]  (1.203 ns)

 <State 16>: 4.373ns
The critical path consists of the following:
	'load' operation 32 bit ('sum0', data/benchmarks/stencil3d/stencil.c:48) on array 'orig' [173]  (1.203 ns)
	'mul' operation 32 bit ('mul_ln57', data/benchmarks/stencil3d/stencil.c:57) [205]  (3.170 ns)

 <State 17>: 1.203ns
The critical path consists of the following:
	'load' operation 32 bit ('orig_load_7', data/benchmarks/stencil3d/stencil.c:49) on array 'orig' [177]  (1.203 ns)

 <State 18>: 2.083ns
The critical path consists of the following:
	'load' operation 32 bit ('orig_load_9', data/benchmarks/stencil3d/stencil.c:51) on array 'orig' [185]  (1.203 ns)
	'add' operation 32 bit ('add_ln57', data/benchmarks/stencil3d/stencil.c:57) [200]  (0.880 ns)

 <State 19>: 5.835ns
The critical path consists of the following:
	'load' operation 32 bit ('orig_load_11', data/benchmarks/stencil3d/stencil.c:53) on array 'orig' [194]  (1.203 ns)
	'add' operation 32 bit ('add_ln57_2', data/benchmarks/stencil3d/stencil.c:57) [202]  (0.000 ns)
	'add' operation 32 bit ('add_ln57_3', data/benchmarks/stencil3d/stencil.c:57) [203]  (0.731 ns)
	'add' operation 32 bit ('add_ln57_4', data/benchmarks/stencil3d/stencil.c:57) [204]  (0.731 ns)
	'mul' operation 32 bit ('mul_ln57_1', data/benchmarks/stencil3d/stencil.c:57) [206]  (3.170 ns)

 <State 20>: 2.083ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57_5', data/benchmarks/stencil3d/stencil.c:57) [207]  (0.880 ns)
	'store' operation 0 bit ('store_ln57', data/benchmarks/stencil3d/stencil.c:57) of variable 'add_ln57_5', data/benchmarks/stencil3d/stencil.c:57 on array 'sol' [209]  (1.203 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
