<stg><name>Lower_inv</name>


<trans_list>

<trans id="209" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="2" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="29" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32">
<![CDATA[
:0  %L_inv27_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv27_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:1  %L_inv26_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv26_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:2  %L_inv_1_0_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv_1_0_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:3  %L_inv28_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv28_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:4  %L_inv_1_2_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv_1_2_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:5  %L_inv_0_2_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv_0_2_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:6  %L_inv_0_1_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv_0_1_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:7  %L_inv_0_0_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv_0_0_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:8  %L_inv_1_1_1 = alloca float

]]></Node>
<StgValue><ssdm name="L_inv_1_1_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln147, %linv_label1_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i2 [ 0, %0 ], [ %select_ln147_1, %linv_label1_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %k = phi i2 [ 0, %0 ], [ %j, %linv_label1_end ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln147 = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln147 = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln147, label %6, label %linv_label1_begin

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
linv_label1_begin:0  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
linv_label1_begin:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @linv_label0_linv_lab)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
linv_label1_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
linv_label1_begin:3  %icmp_ln149 = icmp eq i2 %k, -1

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
linv_label1_begin:4  %select_ln147 = select i1 %icmp_ln149, i2 0, i2 %k

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
linv_label1_begin:5  %select_ln147_1 = select i1 %icmp_ln149, i2 %i, i2 %i_0

]]></Node>
<StgValue><ssdm name="select_ln147_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="2">
<![CDATA[
linv_label1_begin:6  %zext_ln147 = zext i2 %select_ln147_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="2">
<![CDATA[
linv_label1_begin:7  %zext_ln155_1 = zext i2 %select_ln147_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
linv_label1_begin:8  %tmp_50 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln147_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
linv_label1_begin:9  %zext_ln155 = zext i4 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
linv_label1_begin:10  %zext_ln155_2 = zext i4 %tmp_50 to i5

]]></Node>
<StgValue><ssdm name="zext_ln155_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
linv_label1_begin:11  %sub_ln155 = sub i5 %zext_ln155_2, %zext_ln155_1

]]></Node>
<StgValue><ssdm name="sub_ln155"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
linv_label1_begin:12  %L_addr = getelementptr [9 x float]* %L, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="L_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
linv_label1_begin:13  %icmp_ln153 = icmp eq i2 %i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
linv_label1_begin:14  %icmp_ln153_2 = icmp eq i2 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln153_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
linv_label1_begin:15  %select_ln147_2 = select i1 %icmp_ln149, i1 %icmp_ln153, i1 %icmp_ln153_2

]]></Node>
<StgValue><ssdm name="select_ln147_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="2">
<![CDATA[
linv_label1_begin:16  %zext_ln159 = zext i2 %select_ln147 to i32

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
linv_label1_begin:17  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
linv_label1_begin:18  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
linv_label1_begin:19  %icmp_ln152 = icmp ult i2 %select_ln147_1, %select_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
linv_label1_begin:20  br i1 %icmp_ln152, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln154 = icmp eq i2 %select_ln147_1, %select_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln154, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
:0  %L_load = load float* %L_addr, align 4

]]></Node>
<StgValue><ssdm name="L_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln153_1 = icmp eq i2 %select_ln147, 1

]]></Node>
<StgValue><ssdm name="icmp_ln153_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %select_ln147_2, label %branch9, label %branch10

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
branch10:0  %L_inv_1_2_1_load_1 = load float* %L_inv_1_2_1

]]></Node>
<StgValue><ssdm name="L_inv_1_2_1_load_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
branch10:1  %L_inv_1_1_1_load_1 = load float* %L_inv_1_1_1

]]></Node>
<StgValue><ssdm name="L_inv_1_1_1_load_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:2  %select_ln153_2 = select i1 %icmp_ln153_1, float 0.000000e+00, float %L_inv_1_1_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln153_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:3  %select_ln153_3 = select i1 %icmp_ln153_1, float %L_inv_1_2_1_load_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln153_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:4  store float %select_ln153_2, float* %L_inv_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch10:5  store float %select_ln153_3, float* %L_inv_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch10:6  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
branch9:0  %L_inv_0_2_1_load_1 = load float* %L_inv_0_2_1

]]></Node>
<StgValue><ssdm name="L_inv_0_2_1_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
branch9:1  %L_inv_0_1_1_load_1 = load float* %L_inv_0_1_1

]]></Node>
<StgValue><ssdm name="L_inv_0_1_1_load_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:2  %select_ln153 = select i1 %icmp_ln153_1, float 0.000000e+00, float %L_inv_0_1_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln153"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:3  %select_ln153_1 = select i1 %icmp_ln153_1, float %L_inv_0_2_1_load_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln153_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:4  store float %select_ln153, float* %L_inv_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:5  store float %select_ln153_1, float* %L_inv_0_2_1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln152" val="1"/>
<literal name="select_ln147_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch9:6  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:0  %L_inv27_1_load = load float* %L_inv27_1

]]></Node>
<StgValue><ssdm name="L_inv27_1_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
:1  %L_inv26_1_load = load float* %L_inv26_1

]]></Node>
<StgValue><ssdm name="L_inv26_1_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:2  %L_inv_1_0_1_load = load float* %L_inv_1_0_1

]]></Node>
<StgValue><ssdm name="L_inv_1_0_1_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
:3  %L_inv28_1_load = load float* %L_inv28_1

]]></Node>
<StgValue><ssdm name="L_inv28_1_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:4  %L_inv_1_2_1_load = load float* %L_inv_1_2_1

]]></Node>
<StgValue><ssdm name="L_inv_1_2_1_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:5  %L_inv_0_2_1_load = load float* %L_inv_0_2_1

]]></Node>
<StgValue><ssdm name="L_inv_0_2_1_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
:6  %L_inv_0_1_1_load = load float* %L_inv_0_1_1

]]></Node>
<StgValue><ssdm name="L_inv_0_1_1_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:7  %L_inv_0_0_1_load = load float* %L_inv_0_0_1

]]></Node>
<StgValue><ssdm name="L_inv_0_0_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:8  %L_inv_1_1_1_load = load float* %L_inv_1_1_1

]]></Node>
<StgValue><ssdm name="L_inv_1_1_1_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:9  %mrv = insertvalue { float, float, float, float, float, float, float, float, float } undef, float %L_inv26_1_load, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:10  %mrv_s = insertvalue { float, float, float, float, float, float, float, float, float } %mrv, float %L_inv27_1_load, 1

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:11  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_s, float %L_inv28_1_load, 2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:12  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_1, float %L_inv_0_0_1_load, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:13  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_3, float %L_inv_0_1_1_load, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:14  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_4, float %L_inv_0_2_1_load, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:15  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_5, float %L_inv_1_0_1_load, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:16  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_6, float %L_inv_1_1_1_load, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:17  %mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_7, float %L_inv_1_2_1_load, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="288">
<![CDATA[
:18  ret { float, float, float, float, float, float, float, float, float } %mrv_8

]]></Node>
<StgValue><ssdm name="ret_ln172"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %sum_0 = phi float [ %sum, %linv_label2 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %k_0 = phi i32 [ %k_3, %linv_label2 ], [ %zext_ln159, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln159 = icmp slt i32 %k_0, %zext_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln159, label %linv_label2, label %5

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32">
<![CDATA[
linv_label2:10  %trunc_ln166 = trunc i32 %k_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
linv_label2:11  %add_ln166 = add i5 %trunc_ln166, %sub_ln155

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
linv_label2:12  %sext_ln166 = sext i5 %add_ln166 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
linv_label2:13  %L_addr_2 = getelementptr [9 x float]* %L, i64 0, i64 %sext_ln166

]]></Node>
<StgValue><ssdm name="L_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
linv_label2:14  %L_load_1 = load float* %L_addr_2, align 4

]]></Node>
<StgValue><ssdm name="L_load_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="32">
<![CDATA[
linv_label2:15  %trunc_ln166_1 = trunc i32 %k_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
linv_label2:16  %icmp_ln166 = icmp eq i2 %trunc_ln166_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
linv_label2:0  %L_inv_1_0_1_load_1 = load float* %L_inv_1_0_1

]]></Node>
<StgValue><ssdm name="L_inv_1_0_1_load_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
linv_label2:1  %L_inv_1_2_1_load_2 = load float* %L_inv_1_2_1

]]></Node>
<StgValue><ssdm name="L_inv_1_2_1_load_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
linv_label2:2  %L_inv_0_2_1_load_2 = load float* %L_inv_0_2_1

]]></Node>
<StgValue><ssdm name="L_inv_0_2_1_load_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
linv_label2:3  %L_inv_0_1_1_load_2 = load float* %L_inv_0_1_1

]]></Node>
<StgValue><ssdm name="L_inv_0_1_1_load_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
linv_label2:4  %L_inv_0_0_1_load_1 = load float* %L_inv_0_0_1

]]></Node>
<StgValue><ssdm name="L_inv_0_0_1_load_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
linv_label2:5  %L_inv_1_1_1_load_2 = load float* %L_inv_1_1_1

]]></Node>
<StgValue><ssdm name="L_inv_1_1_1_load_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
linv_label2:14  %L_load_1 = load float* %L_addr_2, align 4

]]></Node>
<StgValue><ssdm name="L_load_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
linv_label2:17  %tmp_48 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %L_inv_0_0_1_load_1, float %L_inv_0_1_1_load_2, float %L_inv_0_2_1_load_2, i2 %select_ln147)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
linv_label2:18  %tmp_49 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %L_inv_1_0_1_load_1, float %L_inv_1_1_1_load_2, float %L_inv_1_2_1_load_2, i2 %select_ln147)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
linv_label2:19  %select_ln166 = select i1 %icmp_ln166, float %tmp_48, float %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln166"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:20  %tmp_s = fmul float %L_load_1, %select_ln166

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:20  %tmp_s = fmul float %L_load_1, %select_ln166

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:20  %tmp_s = fmul float %L_load_1, %select_ln166

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:20  %tmp_s = fmul float %L_load_1, %select_ln166

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:23  %k_3 = add nsw i32 1, %k_0

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:21  %sum = fadd float %sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:21  %sum = fadd float %sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:21  %sum = fadd float %sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:21  %sum = fadd float %sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
linv_label2:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
linv_label2:7  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
linv_label2:8  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln163"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
linv_label2:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln165"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
linv_label2:21  %sum = fadd float %sum_0, %tmp_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
linv_label2:22  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
linv_label2:24  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln168 = bitcast float %sum_0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln168"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %xor_ln168 = xor i32 %bitcast_ln168, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln168_1 = bitcast i32 %xor_ln168 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln168_1"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3  switch i2 %select_ln147_1, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln168"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
branch1:0  %L_inv_1_0_1_load_2 = load float* %L_inv_1_0_1

]]></Node>
<StgValue><ssdm name="L_inv_1_0_1_load_2"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
branch1:1  %L_inv_1_2_1_load_3 = load float* %L_inv_1_2_1

]]></Node>
<StgValue><ssdm name="L_inv_1_2_1_load_3"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
branch1:2  %L_inv_1_1_1_load_3 = load float* %L_inv_1_1_1

]]></Node>
<StgValue><ssdm name="L_inv_1_1_1_load_3"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch1:3  %icmp_ln168_2 = icmp eq i2 %select_ln147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln168_2"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:4  %select_ln168_2 = select i1 %icmp_ln168_2, float %L_inv_1_2_1_load_3, float %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="select_ln168_2"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch1:5  %icmp_ln168_3 = icmp eq i2 %select_ln147, 1

]]></Node>
<StgValue><ssdm name="icmp_ln168_3"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:6  %L_inv_1_2_4 = select i1 %icmp_ln168_3, float %L_inv_1_2_1_load_3, float %select_ln168_2

]]></Node>
<StgValue><ssdm name="L_inv_1_2_4"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:7  %L_inv_1_1_4 = select i1 %icmp_ln168_3, float %bitcast_ln168_1, float %L_inv_1_1_1_load_3

]]></Node>
<StgValue><ssdm name="L_inv_1_1_4"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:8  %select_ln168_3 = select i1 %icmp_ln168_2, float %bitcast_ln168_1, float %L_inv_1_0_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln168_3"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:9  %L_inv_1_0_3 = select i1 %icmp_ln168_3, float %L_inv_1_0_1_load_2, float %select_ln168_3

]]></Node>
<StgValue><ssdm name="L_inv_1_0_3"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:10  store float %L_inv_1_1_4, float* %L_inv_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:11  store float %L_inv_1_2_4, float* %L_inv_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:12  store float %L_inv_1_0_3, float* %L_inv_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch1:13  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
branch0:0  %L_inv_0_2_1_load_3 = load float* %L_inv_0_2_1

]]></Node>
<StgValue><ssdm name="L_inv_0_2_1_load_3"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
branch0:1  %L_inv_0_1_1_load_3 = load float* %L_inv_0_1_1

]]></Node>
<StgValue><ssdm name="L_inv_0_1_1_load_3"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
branch0:2  %L_inv_0_0_1_load_2 = load float* %L_inv_0_0_1

]]></Node>
<StgValue><ssdm name="L_inv_0_0_1_load_2"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:3  %icmp_ln168 = icmp eq i2 %select_ln147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:4  %select_ln168 = select i1 %icmp_ln168, float %L_inv_0_2_1_load_3, float %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:5  %icmp_ln168_1 = icmp eq i2 %select_ln147, 1

]]></Node>
<StgValue><ssdm name="icmp_ln168_1"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:6  %L_inv_0_2_4 = select i1 %icmp_ln168_1, float %L_inv_0_2_1_load_3, float %select_ln168

]]></Node>
<StgValue><ssdm name="L_inv_0_2_4"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:7  %L_inv_0_1_4 = select i1 %icmp_ln168_1, float %bitcast_ln168_1, float %L_inv_0_1_1_load_3

]]></Node>
<StgValue><ssdm name="L_inv_0_1_4"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:8  %select_ln168_1 = select i1 %icmp_ln168, float %bitcast_ln168_1, float %L_inv_0_0_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln168_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:9  %L_inv_0_0_3 = select i1 %icmp_ln168_1, float %L_inv_0_0_1_load_2, float %select_ln168_1

]]></Node>
<StgValue><ssdm name="L_inv_0_0_3"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:10  store float %L_inv_0_0_3, float* %L_inv_0_0_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:11  store float %L_inv_0_1_4, float* %L_inv_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:12  store float %L_inv_0_2_4, float* %L_inv_0_2_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch0:13  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="!0"/>
<literal name="select_ln147_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2:0  switch i2 %select_ln147, label %branch14 [
    i2 0, label %branch2.linv_label1_end_crit_edge
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln168"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="!0"/>
<literal name="select_ln147_1" val="!1"/>
<literal name="select_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0  store float %bitcast_ln168_1, float* %L_inv27_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="!0"/>
<literal name="select_ln147_1" val="!1"/>
<literal name="select_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="!0"/>
<literal name="select_ln147_1" val="!1"/>
<literal name="select_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.linv_label1_end_crit_edge:0  store float %bitcast_ln168_1, float* %L_inv26_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="!0"/>
<literal name="select_ln147_1" val="!1"/>
<literal name="select_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch2.linv_label1_end_crit_edge:1  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="!0"/>
<literal name="select_ln147_1" val="!1"/>
<literal name="select_ln147" val="!0"/>
<literal name="select_ln147" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0  store float %bitcast_ln168_1, float* %L_inv28_1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln147_1" val="!0"/>
<literal name="select_ln147_1" val="!1"/>
<literal name="select_ln147" val="!0"/>
<literal name="select_ln147" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="182" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
:0  %L_load = load float* %L_addr, align 4

]]></Node>
<StgValue><ssdm name="L_load"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="184" st_id="15" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="185" st_id="16" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="186" st_id="17" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="187" st_id="18" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="189" st_id="20" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="190" st_id="21" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="191" st_id="22" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="192" st_id="23" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="193" st_id="24" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="194" st_id="25" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="195" st_id="26" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="196" st_id="27" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="197" st_id="28" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="198" st_id="29" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %L_inv_0_0_assign = fdiv float 1.000000e+00, %L_load

]]></Node>
<StgValue><ssdm name="L_inv_0_0_assign"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:2  switch i2 %select_ln147, label %.linv_label1_end_crit_edge [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln155"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
<literal name="select_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store float %L_inv_0_0_assign, float* %L_inv_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
<literal name="select_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
<literal name="select_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store float %L_inv_0_0_assign, float* %L_inv_0_0_1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
<literal name="select_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
<literal name="select_ln147" val="!0"/>
<literal name="select_ln147" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.linv_label1_end_crit_edge:0  store float %L_inv_0_0_assign, float* %L_inv28_1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln154" val="1"/>
<literal name="select_ln147" val="!0"/>
<literal name="select_ln147" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.linv_label1_end_crit_edge:1  br label %linv_label1_end

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
linv_label1_end:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
linv_label1_end:1  %j = add i2 %select_ln147, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
linv_label1_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
