*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/jcurylo/code/uec1-lab06
INFO: Auto-config - VLOG: /home/student/jcurylo/code/uec1-lab06
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/jcurylo/code/uec1-lab06/.dvt/default.build
    -f /home/student/jcurylo/code/uec1-lab06/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/jcurylo/code/uec1-lab06/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [197 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/jcurylo/code/uec1-lab06/rtl/debounce.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/debounce.sv [202 ms, 103 lines, SystemVerilog_2012] ...
Loading (2) /home/student/jcurylo/code/uec1-lab06/rtl/top.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/top.sv [13 ms, 46 lines, SystemVerilog_2012] ...
Loading (3) /home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv [5 ms, 47 lines, SystemVerilog_2012] ...
Loading (4) /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_rx.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_rx.sv [17 ms, 112 lines, SystemVerilog_2012] ...
Loading (5) /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_tx.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_tx.sv [10 ms, 123 lines, SystemVerilog_2012] ...
Loading (6) /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv ...
Done /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv [10 ms, 70 lines, SystemVerilog_2012] ...
Loading (7) /home/student/jcurylo/code/uec1-lab06/sim/tx/top_test.sv ...
Done /home/student/jcurylo/code/uec1-lab06/sim/tx/top_test.sv [4 ms, 32 lines, SystemVerilog_2012] ...
*** Done invocation #1 [114 ms] ***
*** Total number of lines [533] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [2 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Error: SYSTEM_VERILOG_2012: Unexpected token 'reste'
    at line 27 in /home/student/jcurylo/code/uec1-lab06/sim/tx/top_test.sv [compile index 7][invocation 1]
*** Done SystemVerilog build [288 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.debounce_test, work.top_test
Performing mixed post full build step (MIXED - ELAB) [286 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.uart_rx' is not elaborated
    at line 1 in /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_rx.sv [compile index 4]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [50 ms] ...
Performing mixed post full build step (VLOG - ELPC) [2 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Warning: SIGNAL_NEVER_READ: Signal 'db_level' is never read (connected to sub-instance output port)
    at line 8 in /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'db_tick' is never read (connected to sub-instance output port)
    at line 8 in /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx' is never read (connected to sub-instance output port)
    at line 3 in /home/student/jcurylo/code/uec1-lab06/sim/tx/top_test.sv [compile index 7]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx_done' is never read (connected to sub-instance output port)
    at line 3 in /home/student/jcurylo/code/uec1-lab06/sim/tx/top_test.sv [compile index 7]
*** Done mixed mode extension build [499 ms] ***
*** Total build time [1s.025ms] ***
