--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.092ns.
--------------------------------------------------------------------------------
Slack:     -0.092ns SYSCLK
Report:    0.092ns skew fails   0.000ns timing constraint by -0.092ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y34.CLKA                1.243  0.060
BUFGMUX_X3Y16.O              RAMB16_X2Y32.CLKA                1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X18Y63.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X18Y64.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X21Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X21Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X23Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X25Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X31Y60.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X31Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X31Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X34Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y63.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X35Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X36Y61.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X37Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X41Y71.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X48Y61.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X49Y62.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X22Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X24Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X25Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X25Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X30Y63.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X30Y64.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X40Y68.CLK                 1.247  0.064
BUFGMUX_X3Y16.O              SLICE_X40Y69.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X40Y70.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X26Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y66.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X21Y64.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X22Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y62.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X25Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X25Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X31Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X27Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X28Y65.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y61.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X23Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X27Y53.CLK                 1.265  0.082
BUFGMUX_X3Y16.O              SLICE_X27Y54.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X28Y52.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X28Y53.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X28Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X29Y52.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X29Y53.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X30Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X30Y55.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X30Y58.CLK                 1.245  0.062
BUFGMUX_X3Y16.O              SLICE_X31Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X33Y60.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X37Y68.CLK                 1.246  0.063
BUFGMUX_X3Y16.O              SLICE_X34Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X34Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X34Y60.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X35Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X36Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X36Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X37Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X39Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X41Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X48Y54.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X49Y54.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X24Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X24Y68.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y65.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X30Y59.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X30Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X40Y64.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X40Y66.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X41Y66.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X24Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X24Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X24Y60.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X24Y62.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y55.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X27Y56.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X28Y54.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X28Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X30Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y58.CLK                 1.245  0.062
BUFGMUX_X3Y16.O              SLICE_X32Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X32Y56.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X32Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X33Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X37Y56.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X26Y56.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X26Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X20Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X20Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X25Y60.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X27Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X27Y60.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X27Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X28Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X29Y61.CLK                 1.272  0.089

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.257ns.
--------------------------------------------------------------------------------
Slack:     -0.257ns hit
Report:    0.257ns skew fails   0.000ns timing constraint by -0.257ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X41Y71.AX                  1.439  0.257
BUFGMUX_X3Y6.O               SLICE_X46Y61.CLK                 1.248  0.066
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.238  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.240  0.058
BUFGMUX_X3Y6.O               SLICE_X47Y62.CLK                 1.249  0.067

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.260ns.
--------------------------------------------------------------------------------
Slack:     -0.260ns hit
Report:    0.260ns skew fails   0.000ns timing constraint by -0.260ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X37Y68.AX                  1.446  0.260
BUFGMUX_X3Y8.O               SLICE_X46Y53.CLK                 1.242  0.056
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.064
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.063

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.080ns.
--------------------------------------------------------------------------------

Paths for end point clocks/rst (SLICE_X38Y64.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/clkdiv/d17 (FF)
  Destination:          clocks/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 1)
  Clock Path Skew:      -5.840ns (0.287 - 6.127)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/clkdiv/d17 to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.BQ      Tcko                  0.408   clocks/d17
                                                       clocks/clkdiv/d17
    SLICE_X42Y39.A5      net (fanout=2)        1.203   clocks/d17
    SLICE_X42Y39.A       Tilo                  0.205   clocks/d17_d17_d_AND_3_o
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y64.CE      net (fanout=2)        2.058   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y64.CLK     Tceck                 0.331   clocks/rst
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (0.944ns logic, 3.261ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/d17_d (FF)
  Destination:          clocks/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 1)
  Clock Path Skew:      -2.209ns (0.287 - 2.496)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/d17_d to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.BQ      Tcko                  0.391   clocks/d17_d
                                                       clocks/d17_d
    SLICE_X42Y39.A3      net (fanout=1)        0.513   clocks/d17_d
    SLICE_X42Y39.A       Tilo                  0.205   clocks/d17_d17_d_AND_3_o
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X38Y64.CE      net (fanout=2)        2.058   clocks/d17_d17_d_AND_3_o
    SLICE_X38Y64.CLK     Tceck                 0.331   clocks/rst
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (0.927ns logic, 2.571ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7 (SLICE_X33Y37.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Clock Path Skew:      -6.767ns (0.876 - 7.643)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.DQ      Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
                                                       myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9
    SLICE_X35Y28.D6      net (fanout=15)       1.137   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
    SLICE_X35Y28.D       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1
    SLICE_X33Y37.CE      net (fanout=2)        0.941   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
    SLICE_X33Y37.CLK     Tceck                 0.360   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.066ns logic, 2.078ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 2)
  Clock Path Skew:      -2.383ns (0.876 - 3.259)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.C3      net (fanout=30)       0.529   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.C       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In21
    SLICE_X35Y28.D5      net (fanout=4)        0.219   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In2
    SLICE_X35Y28.D       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1
    SLICE_X33Y37.CE      net (fanout=2)        0.941   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
    SLICE_X33Y37.CLK     Tceck                 0.360   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.325ns logic, 1.689ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      -2.383ns (0.876 - 3.259)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.D1      net (fanout=30)       0.868   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.D       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1
    SLICE_X33Y37.CE      net (fanout=2)        0.941   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
    SLICE_X33Y37.CLK     Tceck                 0.360   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.066ns logic, 1.809ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2 (SLICE_X33Y37.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.124ns (Levels of Logic = 1)
  Clock Path Skew:      -6.767ns (0.876 - 7.643)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.DQ      Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
                                                       myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9
    SLICE_X35Y28.D6      net (fanout=15)       1.137   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
    SLICE_X35Y28.D       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1
    SLICE_X33Y37.CE      net (fanout=2)        0.941   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
    SLICE_X33Y37.CLK     Tceck                 0.340   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (1.046ns logic, 2.078ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 2)
  Clock Path Skew:      -2.383ns (0.876 - 3.259)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.C3      net (fanout=30)       0.529   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.C       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In21
    SLICE_X35Y28.D5      net (fanout=4)        0.219   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In2
    SLICE_X35Y28.D       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1
    SLICE_X33Y37.CE      net (fanout=2)        0.941   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
    SLICE_X33Y37.CLK     Tceck                 0.340   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.305ns logic, 1.689ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Clock Path Skew:      -2.383ns (0.876 - 3.259)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.CQ      Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.D1      net (fanout=30)       0.868   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X35Y28.D       Tilo                  0.259   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1
    SLICE_X33Y37.CE      net (fanout=2)        0.941   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv
    SLICE_X33Y37.CLK     Tceck                 0.340   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (1.046ns logic, 1.809ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg2_1 (SLICE_X25Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.939ns (1.585 - 0.646)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1 to myprogrammer/UCOMM/u_registerInterface/myReg2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.BQ      Tcko                  0.200   myprogrammer/UCOMM/dataToRegIF<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1
    SLICE_X25Y37.BX      net (fanout=13)       0.887   myprogrammer/UCOMM/dataToRegIF<1>
    SLICE_X25Y37.CLK     Tckdi       (-Th)    -0.059   myprogrammer/myReg2<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg2_1
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.259ns logic, 0.887ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3 (SLICE_X33Y34.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_3 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      0.540ns (1.186 - 0.646)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_3 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.CQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_3
    SLICE_X33Y34.B4      net (fanout=4)        0.353   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<3>
    SLICE_X33Y34.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/Mmux_next_regAddr4
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.413ns logic, 0.353ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg4_1 (SLICE_X28Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.787ns (1.433 - 0.646)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1 to myprogrammer/UCOMM/u_registerInterface/myReg4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.BQ      Tcko                  0.200   myprogrammer/UCOMM/dataToRegIF<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1
    SLICE_X28Y38.BX      net (fanout=13)       0.766   myprogrammer/UCOMM/dataToRegIF<1>
    SLICE_X28Y38.CLK     Tckdi       (-Th)    -0.048   myprogrammer/myReg4<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg4_1
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.248ns logic, 0.766ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X1Y84.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.655ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave4/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (2.115 - 2.285)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave4/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y50.AMUX    Tshcko                0.488   slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave4/ack
    SLICE_X25Y50.C2      net (fanout=2)        1.023   slaves/ipbr[4]_ipb_ack
    SLICE_X25Y50.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X35Y57.C3      net (fanout=8)        1.757   ipb_master_in_ipb_ack
    SLICE_X35Y57.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X35Y57.D3      net (fanout=1)        0.483   ipbus/trans/sm/tx_we1
    SLICE_X35Y57.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X45Y58.C1      net (fanout=4)        1.274   ipbus/trans/tx_we
    SLICE_X45Y58.C       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y84.AX       net (fanout=65)       5.050   ipbus/trans_out_we
    SLICE_X1Y84.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.174ns (1.587ns logic, 9.587ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.604ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.122ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (2.115 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.408   slaves/ipbr[5]_ipb_ack
                                                       slaves/RAM1/ack
    SLICE_X25Y50.C3      net (fanout=2)        1.051   slaves/ipbr[5]_ipb_ack
    SLICE_X25Y50.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X35Y57.C3      net (fanout=8)        1.757   ipb_master_in_ipb_ack
    SLICE_X35Y57.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X35Y57.D3      net (fanout=1)        0.483   ipbus/trans/sm/tx_we1
    SLICE_X35Y57.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X45Y58.C1      net (fanout=4)        1.274   ipbus/trans/tx_we
    SLICE_X45Y58.C       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y84.AX       net (fanout=65)       5.050   ipbus/trans_out_we
    SLICE_X1Y84.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.122ns (1.507ns logic, 9.615ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.568ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (2.115 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.391   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X25Y50.C4      net (fanout=2)        1.032   slaves/ipbr[6]_ipb_ack
    SLICE_X25Y50.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X35Y57.C3      net (fanout=8)        1.757   ipb_master_in_ipb_ack
    SLICE_X35Y57.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X35Y57.D3      net (fanout=1)        0.483   ipbus/trans/sm/tx_we1
    SLICE_X35Y57.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X45Y58.C1      net (fanout=4)        1.274   ipbus/trans/tx_we
    SLICE_X45Y58.C       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y84.AX       net (fanout=65)       5.050   ipbus/trans_out_we
    SLICE_X1Y84.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.086ns (1.490ns logic, 9.596ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X51Y52.AX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.551ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.079ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.117 - 2.278)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y53.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X45Y51.B2      net (fanout=1)        0.759   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X45Y51.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X45Y58.B5      net (fanout=72)       1.286   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X45Y58.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X51Y52.AX      net (fanout=1)        1.062   ipbus/pkt_rx
    SLICE_X51Y52.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (0.972ns logic, 3.107ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.402ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      3.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (2.117 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.DMUX    Tshcko                0.455   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X45Y51.B4      net (fanout=1)        0.541   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X45Y51.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X45Y58.B5      net (fanout=72)       1.286   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X45Y58.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X51Y52.AX      net (fanout=1)        1.062   ipbus/pkt_rx
    SLICE_X51Y52.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.036ns logic, 2.889ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.299ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      3.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (2.117 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.CQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X45Y51.B3      net (fanout=1)        0.485   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X45Y51.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X45Y58.B5      net (fanout=72)       1.286   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X45Y58.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X51Y52.AX      net (fanout=1)        1.062   ipbus/pkt_rx
    SLICE_X51Y52.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (0.989ns logic, 2.833ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X48Y39.AX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.285ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (2.085 - 2.285)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.AQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd1_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X42Y51.C4      net (fanout=1)        1.137   ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X42Y51.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X42Y51.D5      net (fanout=71)       0.225   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X42Y51.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X48Y39.AX      net (fanout=10)       1.508   ipbus/pkt_tx
    SLICE_X48Y39.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (0.904ns logic, 2.870ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.163ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.193ns (2.085 - 2.278)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y53.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X45Y51.B2      net (fanout=1)        0.759   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X45Y51.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y51.D4      net (fanout=72)       0.451   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y51.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X48Y39.AX      net (fanout=10)       1.508   ipbus/pkt_tx
    SLICE_X48Y39.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (0.941ns logic, 2.718ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.014ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.505ns (Levels of Logic = 2)
  Clock Path Skew:      -0.198ns (2.085 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.DMUX    Tshcko                0.455   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X45Y51.B4      net (fanout=1)        0.541   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X45Y51.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y51.D4      net (fanout=72)       0.451   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y51.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X48Y39.AX      net (fanout=10)       1.508   ipbus/pkt_tx
    SLICE_X48Y39.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (1.005ns logic, 2.500ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X12Y68.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.118ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.164 - 1.103)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.CQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X12Y68.AX      net (fanout=1)        0.208   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X12Y68.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.282ns logic, 0.208ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X44Y64.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.160ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.149 - 1.087)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y63.AQ      Tcko                  0.234   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X44Y64.AX      net (fanout=3)        0.258   ipbus/cfg<81>
    SLICE_X44Y64.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.275ns logic, 0.258ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X1Y64.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.591ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.965ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.171 - 1.108)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y64.CQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X1Y64.AX       net (fanout=1)        0.672   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X1Y64.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.293ns logic, 0.672ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X1Y38.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.295ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_4 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      7.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (2.142 - 2.275)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_4 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.AQ      Tcko                  0.408   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_4
    SLICE_X35Y70.A2      net (fanout=3)        1.343   ipbus/my_ip_addr_udp<4>
    SLICE_X35Y70.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<20>
                                                       ipbus/trans/cfg/dout<4><4>1
    SLICE_X37Y60.A1      net (fanout=1)        1.330   ipbus/trans/cfg_dout<4>
    SLICE_X37Y60.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_12_BRB5
                                                       ipbus/trans/sm/mux101161
    SLICE_X31Y53.B1      net (fanout=1)        1.274   ipbus/trans/tx_data<4>
    SLICE_X31Y53.B       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB16_X1Y38.DIA0    net (fanout=1)        2.365   ipbus/trans_out_wdata<4>
    RAMB16_X1Y38.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (1.539ns logic, 6.312ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y50.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.157ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_11 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Data Path Delay:      7.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.182ns (2.093 - 2.275)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_11 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.DQ      Tcko                  0.447   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_11
    SLICE_X44Y63.D3      net (fanout=4)        0.938   ipbus/my_ip_addr_udp<11>
    SLICE_X44Y63.D       Tilo                  0.203   ipbus/cfg<81>
                                                       ipbus/trans/cfg/dout<11><11>1
    SLICE_X43Y58.A2      net (fanout=1)        1.034   ipbus/trans/cfg_dout<11>
    SLICE_X43Y58.A       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1011
    SLICE_X43Y56.D3      net (fanout=1)        0.506   ipbus/trans/tx_data<11>
    SLICE_X43Y56.D       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata31
    RAMB16_X2Y50.DIA1    net (fanout=1)        3.718   ipbus/trans_out_wdata<11>
    RAMB16_X2Y50.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (1.468ns logic, 6.196ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X1Y38.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.989ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      7.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (2.142 - 2.275)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.BQ      Tcko                  0.408   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_5
    SLICE_X34Y70.A5      net (fanout=3)        1.023   ipbus/my_ip_addr_udp<5>
    SLICE_X34Y70.AMUX    Tilo                  0.261   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<5><5>1
    SLICE_X31Y63.A1      net (fanout=1)        1.287   ipbus/trans/cfg_dout<5>
    SLICE_X31Y63.A       Tilo                  0.259   ipbus/trans/tx_data<5>
                                                       ipbus/trans/sm/mux101171
    SLICE_X31Y53.D3      net (fanout=1)        0.946   ipbus/trans/tx_data<5>
    SLICE_X31Y53.D       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB16_X1Y38.DIA1    net (fanout=1)        2.802   ipbus/trans_out_wdata<5>
    RAMB16_X1Y38.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (1.487ns logic, 6.058ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X29Y47.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.507ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.145 - 1.083)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.DQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X29Y47.DX      net (fanout=7)        0.623   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X29Y47.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.257ns logic, 0.623ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X29Y47.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.660ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (FF)
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.145 - 1.083)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_1 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_1
    SLICE_X29Y47.BX      net (fanout=11)       0.776   ipbus/udp_if/rx_read_buffer_125<1>
    SLICE_X29Y47.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.257ns logic, 0.776ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (SLICE_X29Y47.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.671ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Data Path Delay:      1.044ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.145 - 1.083)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_2 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.DMUX    Tshcko                0.244   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_2
    SLICE_X29Y47.CX      net (fanout=8)        0.741   ipbus/udp_if/rx_read_buffer_125<2>
    SLICE_X29Y47.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.303ns logic, 0.741ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.822ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9 (SLICE_X4Y124.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y117.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X7Y121.B3      net (fanout=17)       4.981   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9
    -------------------------------------------------  ---------------------------
    Total                                      6.787ns (1.105ns logic, 5.682ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.240 - 0.254)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y115.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y121.B4      net (fanout=59)       4.918   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (1.105ns logic, 5.619ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.AQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X7Y121.B1      net (fanout=22)       3.884   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (1.122ns logic, 4.585ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8 (SLICE_X4Y124.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y117.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X7Y121.B3      net (fanout=17)       4.981   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.094ns logic, 5.682ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.240 - 0.254)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y115.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y121.B4      net (fanout=59)       4.918   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (1.094ns logic, 5.619ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.AQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X7Y121.B1      net (fanout=22)       3.884   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (1.111ns logic, 4.585ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10 (SLICE_X4Y124.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y117.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X7Y121.B3      net (fanout=17)       4.981   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.421   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10
    -------------------------------------------------  ---------------------------
    Total                                      6.753ns (1.071ns logic, 5.682ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.240 - 0.254)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y115.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y121.B4      net (fanout=59)       4.918   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.421   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (1.071ns logic, 5.619ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.AQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X7Y121.B1      net (fanout=22)       3.884   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X7Y121.B       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH<1>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X4Y124.SR      net (fanout=4)        0.701   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X4Y124.CLK     Tsrck                 0.421   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<11>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.088ns logic, 4.585ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD (SLICE_X29Y114.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y115.BQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X29Y114.SR     net (fanout=59)       0.193   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X29Y114.CLK    Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.071ns logic, 0.193ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X22Y109.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y109.CMUX   Tshcko                0.238   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X22Y109.D4     net (fanout=5)        0.224   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X22Y109.CLK    Tah         (-Th)     0.128   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.110ns logic, 0.224ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (SLICE_X22Y109.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y109.CMUX   Tshcko                0.238   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X22Y109.D4     net (fanout=5)        0.224   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X22Y109.CLK    Tah         (-Th)     0.128   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.110ns logic, 0.224ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  Location pin: SLICE_X22Y108.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  Location pin: SLICE_X22Y108.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.156ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y53.CX      net (fanout=3)        0.559   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y53.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.597ns logic, 0.559ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X46Y53.B5      net (fanout=1)        0.519   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X46Y53.CLK     Tas                   0.213   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.621ns logic, 0.519ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X46Y53.C5      net (fanout=1)        0.349   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X46Y53.CLK     Tas                   0.213   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.621ns logic, 0.349ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y53.BX      net (fanout=3)        0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y53.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.246ns logic, 0.200ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y53.AX      net (fanout=4)        0.216   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y53.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.246ns logic, 0.216ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y53.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X46Y53.A5      net (fanout=1)        0.143   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X46Y53.CLK     Tah         (-Th)    -0.121   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.321ns logic, 0.143ns route)
                                                       (69.2% logic, 30.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.930ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y61.AX      net (fanout=1)        0.386   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.544ns logic, 0.386ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y61.BX      net (fanout=1)        0.379   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.544ns logic, 0.379ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y61.CX      net (fanout=1)        0.375   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.544ns logic, 0.375ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y61.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y61.BX      net (fanout=1)        0.194   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y61.AX      net (fanout=1)        0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.441ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2
    SLICE_X48Y54.CX      net (fanout=1)        0.964   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<2>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.477ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y54.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y54.AX      net (fanout=1)        0.845   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.477ns logic, 0.845ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y54.B5      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.331ns logic, 0.192ns route)
                                                       (63.3% logic, 36.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X48Y54.C5      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.331ns logic, 0.192ns route)
                                                       (63.3% logic, 36.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AMUX    Tshcko                0.238   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y54.AX      net (fanout=1)        0.299   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.297ns logic, 0.299ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.491ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X37Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X37Y62.AX      net (fanout=1)        1.037   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X37Y62.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.454ns logic, 1.037ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0
    SLICE_X48Y61.AX      net (fanout=1)        0.923   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<0>
    SLICE_X48Y61.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.477ns logic, 0.923ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X48Y61.DX      net (fanout=1)        0.852   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X48Y61.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.477ns logic, 0.852ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X48Y61.B5      net (fanout=1)        0.164   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X48Y61.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.331ns logic, 0.164ns route)
                                                       (66.9% logic, 33.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y61.C5      net (fanout=1)        0.164   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y61.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.331ns logic, 0.164ns route)
                                                       (66.9% logic, 33.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    SLICE_X49Y62.AX      net (fanout=1)        0.268   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<0>
    SLICE_X49Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.257ns logic, 0.268ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.995ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_30 (SLICE_X19Y58.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_30 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_30 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_30 to slaves/slave2/ipbus_out_ipb_rdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y65.CQ      Tcko                  0.408   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_30
    SLICE_X19Y58.B4      net (fanout=4)        1.360   slaves/hitcount1<30>
    SLICE_X19Y58.CLK     Tas                   0.227   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2311
                                                       slaves/slave2/ipbus_out_ipb_rdata_30
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.635ns logic, 1.360ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_17 (SLICE_X29Y67.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_17 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_17 to slaves/slave4/ipbus_out_ipb_rdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.BQ      Tcko                  0.447   slaves/hitcount2<19>
                                                       slaves/TDCchannels/dc2/hitCount_17
    SLICE_X29Y67.B2      net (fanout=4)        1.184   slaves/hitcount2<17>
    SLICE_X29Y67.CLK     Tas                   0.322   slaves/ipbr[4]_ipb_rdata<22>
                                                       slaves/slave4/mux811
                                                       slaves/slave4/ipbus_out_ipb_rdata_17
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.769ns logic, 1.184ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_25 (SLICE_X19Y64.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_25 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_25 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_25 to slaves/slave2/ipbus_out_ipb_rdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y64.BQ      Tcko                  0.408   slaves/hitcount1<27>
                                                       slaves/TDCchannels/dc1/hitCount_25
    SLICE_X19Y64.A2      net (fanout=4)        1.307   slaves/hitcount1<25>
    SLICE_X19Y64.CLK     Tas                   0.227   slaves/ipbr[2]_ipb_rdata<26>
                                                       slaves/slave2/mux1711
                                                       slaves/slave2/ipbus_out_ipb_rdata_25
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.635ns logic, 1.307ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_1 (SLICE_X23Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_1 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_1 to slaves/slave2/ipbus_out_ipb_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.BQ      Tcko                  0.200   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_1
    SLICE_X23Y57.A5      net (fanout=4)        0.229   slaves/hitcount1<1>
    SLICE_X23Y57.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<10>
                                                       slaves/slave2/mux11111
                                                       slaves/slave2/ipbus_out_ipb_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.355ns logic, 0.229ns route)
                                                       (60.8% logic, 39.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_5 (SLICE_X29Y59.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_5 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_5 to slaves/slave4/ipbus_out_ipb_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.BQ      Tcko                  0.234   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_5
    SLICE_X29Y59.C4      net (fanout=4)        0.237   slaves/hitcount2<5>
    SLICE_X29Y59.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<6>
                                                       slaves/slave4/mux2711
                                                       slaves/slave4/ipbus_out_ipb_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.389ns logic, 0.237ns route)
                                                       (62.1% logic, 37.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_6 (SLICE_X29Y59.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_6 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_6 to slaves/slave4/ipbus_out_ipb_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.CQ      Tcko                  0.234   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_6
    SLICE_X29Y59.D5      net (fanout=4)        0.207   slaves/hitcount2<6>
    SLICE_X29Y59.CLK     Tah         (-Th)    -0.215   slaves/ipbr[4]_ipb_rdata<6>
                                                       slaves/slave4/mux2811
                                                       slaves/slave4/ipbus_out_ipb_rdata_6
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.449ns logic, 0.207ns route)
                                                       (68.4% logic, 31.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.551ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X29Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y57.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X29Y63.A6      net (fanout=2)        0.821   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X29Y63.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.730ns logic, 0.821ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X24Y57.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y56.DQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X24Y57.A1      net (fanout=2)        0.620   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X24Y57.CLK     Tas                   0.341   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.749ns logic, 0.620ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X24Y57.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y56.DQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X24Y57.A1      net (fanout=2)        0.354   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X24Y57.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.390ns logic, 0.354ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X29Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y57.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X29Y63.A6      net (fanout=2)        0.433   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X29Y63.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.415ns logic, 0.433ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47475 paths analyzed, 15297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.907ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status/write_data.shift_buf_57 (SLICE_X9Y95.A3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status/write_data.shift_buf_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.736ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.482 - 0.502)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status/write_data.shift_buf_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X41Y74.C3      net (fanout=1)        0.451   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X41Y74.C       Tilo                  0.259   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X23Y98.B4      net (fanout=298)      3.340   mac_rx_valid
    SLICE_X23Y98.BMUX    Tilo                  0.313   ipbus/udp_if/status_we
                                                       ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11
    SLICE_X9Y95.A3       net (fanout=14)       2.660   ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv
    SLICE_X9Y95.CLK      Tas                   0.322   ipbus/udp_if/status/write_data.shift_buf<58>
                                                       ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT81
                                                       ipbus/udp_if/status/write_data.shift_buf_57
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (1.285ns logic, 6.451ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_packet_parser/status_request.pkt_drop (FF)
  Destination:          ipbus/udp_if/status/write_data.shift_buf_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.482 - 0.522)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_packet_parser/status_request.pkt_drop to ipbus/udp_if/status/write_data.shift_buf_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y73.DQ      Tcko                  0.391   ipbus/udp_if/pkt_drop_status
                                                       ipbus/udp_if/rx_packet_parser/status_request.pkt_drop
    SLICE_X23Y98.B5      net (fanout=140)      2.781   ipbus/udp_if/pkt_drop_status
    SLICE_X23Y98.BMUX    Tilo                  0.313   ipbus/udp_if/status_we
                                                       ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11
    SLICE_X9Y95.A3       net (fanout=14)       2.660   ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv
    SLICE_X9Y95.CLK      Tas                   0.322   ipbus/udp_if/status/write_data.shift_buf<58>
                                                       ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT81
                                                       ipbus/udp_if/status/write_data.shift_buf_57
    -------------------------------------------------  ---------------------------
    Total                                      6.467ns (1.026ns logic, 5.441ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_130 (SLICE_X5Y125.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_130 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.493 - 0.531)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.AQ      Tcko                  0.391   rst_125
                                                       clocks/rst_125
    SLICE_X5Y125.D2      net (fanout=607)      6.983   rst_125
    SLICE_X5Y125.CLK     Tas                   0.322   ipbus/udp_if/RARP_block/data_block.data_buffer<130>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<122>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_130
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (0.713ns logic, 6.983ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status/write_data.shift_buf_56 (SLICE_X6Y98.D2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status/write_data.shift_buf_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.465 - 0.502)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status/write_data.shift_buf_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X41Y74.C3      net (fanout=1)        0.451   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X41Y74.C       Tilo                  0.259   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X23Y98.B4      net (fanout=298)      3.340   mac_rx_valid
    SLICE_X23Y98.BMUX    Tilo                  0.313   ipbus/udp_if/status_we
                                                       ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11
    SLICE_X6Y98.D2       net (fanout=14)       2.569   ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv
    SLICE_X6Y98.CLK      Tas                   0.289   ipbus/udp_if/status/write_data.shift_buf<56>
                                                       ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT80
                                                       ipbus/udp_if/status/write_data.shift_buf_56
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (1.252ns logic, 6.360ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_packet_parser/status_request.pkt_drop (FF)
  Destination:          ipbus/udp_if/status/write_data.shift_buf_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.465 - 0.522)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_packet_parser/status_request.pkt_drop to ipbus/udp_if/status/write_data.shift_buf_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y73.DQ      Tcko                  0.391   ipbus/udp_if/pkt_drop_status
                                                       ipbus/udp_if/rx_packet_parser/status_request.pkt_drop
    SLICE_X23Y98.B5      net (fanout=140)      2.781   ipbus/udp_if/pkt_drop_status
    SLICE_X23Y98.BMUX    Tilo                  0.313   ipbus/udp_if/status_we
                                                       ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11
    SLICE_X6Y98.D2       net (fanout=14)       2.569   ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv
    SLICE_X6Y98.CLK      Tas                   0.289   ipbus/udp_if/status/write_data.shift_buf<56>
                                                       ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT80
                                                       ipbus/udp_if/status/write_data.shift_buf_56
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (0.993ns logic, 5.350ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG (SLICE_X53Y112.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.BQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X53Y112.SR     net (fanout=90)       0.175   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X53Y112.CLK    Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.242ns (0.067ns logic, 0.175ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1 (SLICE_X53Y112.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.BQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X53Y112.SR     net (fanout=90)       0.175   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X53Y112.CLK    Tcksr       (-Th)     0.128   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.070ns logic, 0.175ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx (SLICE_X53Y112.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.BQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X53Y112.SR     net (fanout=90)       0.175   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X53Y112.CLK    Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.071ns logic, 0.175ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y44.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30921 paths analyzed, 3549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.230ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y46.DIA1), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.143ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.458 - 0.510)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X9Y63.A2       net (fanout=101)      3.427   ipb_master_out_ipb_addr<9>
    SLICE_X9Y63.A        Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata26
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X32Y66.CX      net (fanout=1)        1.914   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X32Y66.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<3>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X45Y48.A3      net (fanout=2)        2.559   ipb_master_in_ipb_rdata<3>
    SLICE_X45Y48.A       Tilo                  0.259   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X47Y52.D6      net (fanout=1)        0.526   ipbus/trans/tx_data<3>
    SLICE_X47Y52.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y46.DIA1    net (fanout=1)        3.030   ipbus/trans_out_wdata<3>
    RAMB16_X2Y46.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (1.687ns logic, 11.456ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.458 - 0.510)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X9Y63.A1       net (fanout=101)      3.109   ipb_master_out_ipb_addr<8>
    SLICE_X9Y63.A        Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata26
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X32Y66.CX      net (fanout=1)        1.914   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X32Y66.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<3>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X45Y48.A3      net (fanout=2)        2.559   ipb_master_in_ipb_rdata<3>
    SLICE_X45Y48.A       Tilo                  0.259   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X47Y52.D6      net (fanout=1)        0.526   ipbus/trans/tx_data<3>
    SLICE_X47Y52.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y46.DIA1    net (fanout=1)        3.030   ipbus/trans_out_wdata<3>
    RAMB16_X2Y46.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.825ns (1.687ns logic, 11.138ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ipbus_out_ipb_rdata_3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.550 - 0.630)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ipbus_out_ipb_rdata_3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y61.DMUX    Tshcko                0.461   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/ipbus_out_ipb_rdata_3
    SLICE_X9Y63.A5       net (fanout=1)        1.006   slaves/ipbr[2]_ipb_rdata<3>
    SLICE_X9Y63.A        Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata26
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X32Y66.CX      net (fanout=1)        1.914   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X32Y66.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<3>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X45Y48.A3      net (fanout=2)        2.559   ipb_master_in_ipb_rdata<3>
    SLICE_X45Y48.A       Tilo                  0.259   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X47Y52.D6      net (fanout=1)        0.526   ipbus/trans/tx_data<3>
    SLICE_X47Y52.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y46.DIA1    net (fanout=1)        3.030   ipbus/trans_out_wdata<3>
    RAMB16_X2Y46.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     10.736ns (1.701ns logic, 9.035ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y50.DIA0), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.455 - 0.510)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X22Y54.A2      net (fanout=101)      3.884   ipb_master_out_ipb_addr<8>
    SLICE_X22Y54.A       Tilo                  0.203   slaves/fabric/Mmux_ipb_out_ipb_rdata2
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X36Y63.CX      net (fanout=1)        1.578   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X36Y63.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<10>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X44Y60.A4      net (fanout=2)        1.501   ipb_master_in_ipb_rdata<10>
    SLICE_X44Y60.A       Tilo                  0.203   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/mux1101
    SLICE_X43Y56.B3      net (fanout=1)        0.707   ipbus/trans/tx_data<10>
    SLICE_X43Y56.B       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y50.DIA0    net (fanout=1)        3.222   ipbus/trans_out_wdata<10>
    RAMB16_X2Y50.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     12.467ns (1.575ns logic, 10.892ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.455 - 0.510)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X22Y54.A4      net (fanout=101)      3.373   ipb_master_out_ipb_addr<9>
    SLICE_X22Y54.A       Tilo                  0.203   slaves/fabric/Mmux_ipb_out_ipb_rdata2
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X36Y63.CX      net (fanout=1)        1.578   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X36Y63.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<10>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X44Y60.A4      net (fanout=2)        1.501   ipb_master_in_ipb_rdata<10>
    SLICE_X44Y60.A       Tilo                  0.203   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/mux1101
    SLICE_X43Y56.B3      net (fanout=1)        0.707   ipbus/trans/tx_data<10>
    SLICE_X43Y56.B       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y50.DIA0    net (fanout=1)        3.222   ipbus/trans_out_wdata<10>
    RAMB16_X2Y50.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     11.956ns (1.575ns logic, 10.381ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/hdr_5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.353ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/hdr_5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.BQ      Tcko                  0.391   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/hdr_5
    SLICE_X45Y48.C3      net (fanout=43)       3.204   ipbus/trans/sm/hdr<5>
    SLICE_X45Y48.C       Tilo                  0.259   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux10119131
    SLICE_X44Y60.A5      net (fanout=31)       1.808   ipbus/trans/sm/GND_367_o_ack_OR_203_o1
    SLICE_X44Y60.A       Tilo                  0.203   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/mux1101
    SLICE_X43Y56.B3      net (fanout=1)        0.707   ipbus/trans/tx_data<10>
    SLICE_X43Y56.B       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y50.DIA0    net (fanout=1)        3.222   ipbus/trans_out_wdata<10>
    RAMB16_X2Y50.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.353ns (1.412ns logic, 8.941ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X3Y42.DIA1), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.451 - 0.510)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X23Y56.A1      net (fanout=101)      3.716   ipb_master_out_ipb_addr<9>
    SLICE_X23Y56.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata12
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata121
    SLICE_X30Y61.CX      net (fanout=1)        1.292   slaves/fabric/Mmux_ipb_out_ipb_rdata12
    SLICE_X30Y61.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<1>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata123
    SLICE_X43Y57.B2      net (fanout=2)        1.858   ipb_master_in_ipb_rdata<1>
    SLICE_X43Y57.B       Tilo                  0.259   ipbus/trans/tx_data<1>
                                                       ipbus/trans/sm/mux10111
    SLICE_X47Y53.C1      net (fanout=1)        1.216   ipbus/trans/tx_data<1>
    SLICE_X47Y53.C       Tilo                  0.259   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata121
    RAMB16_X3Y42.DIA1    net (fanout=1)        2.544   ipbus/trans_out_wdata<1>
    RAMB16_X3Y42.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     12.314ns (1.688ns logic, 10.626ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.451 - 0.510)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X23Y56.A6      net (fanout=101)      3.406   ipb_master_out_ipb_addr<8>
    SLICE_X23Y56.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata12
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata121
    SLICE_X30Y61.CX      net (fanout=1)        1.292   slaves/fabric/Mmux_ipb_out_ipb_rdata12
    SLICE_X30Y61.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<1>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata123
    SLICE_X43Y57.B2      net (fanout=2)        1.858   ipb_master_in_ipb_rdata<1>
    SLICE_X43Y57.B       Tilo                  0.259   ipbus/trans/tx_data<1>
                                                       ipbus/trans/sm/mux10111
    SLICE_X47Y53.C1      net (fanout=1)        1.216   ipbus/trans/tx_data<1>
    SLICE_X47Y53.C       Tilo                  0.259   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata121
    RAMB16_X3Y42.DIA1    net (fanout=1)        2.544   ipbus/trans_out_wdata<1>
    RAMB16_X3Y42.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     12.004ns (1.688ns logic, 10.316ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/Mram_ram (RAM)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.451 - 0.503)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/Mram_ram to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y34.DOB1    Trcko_DOB             1.850   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    SLICE_X30Y61.C1      net (fanout=2)        1.529   slaves/ipbr[6]_ipb_rdata<1>
    SLICE_X30Y61.CMUX    Tilo                  0.361   ipb_master_in_ipb_rdata<1>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata123_G
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata123
    SLICE_X43Y57.B2      net (fanout=2)        1.858   ipb_master_in_ipb_rdata<1>
    SLICE_X43Y57.B       Tilo                  0.259   ipbus/trans/tx_data<1>
                                                       ipbus/trans/sm/mux10111
    SLICE_X47Y53.C1      net (fanout=1)        1.216   ipbus/trans/tx_data<1>
    SLICE_X47Y53.C       Tilo                  0.259   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata121
    RAMB16_X3Y42.DIA1    net (fanout=1)        2.544   ipbus/trans_out_wdata<1>
    RAMB16_X3Y42.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     10.176ns (3.029ns logic, 7.147ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (SLICE_X29Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 to ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    SLICE_X29Y47.C5      net (fanout=1)        0.051   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>
    SLICE_X29Y47.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (SLICE_X37Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 to ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y85.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    SLICE_X37Y85.C5      net (fanout=1)        0.051   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>
    SLICE_X37Y85.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0 (SLICE_X16Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0 to ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0
    SLICE_X16Y48.A6      net (fanout=2)        0.023   ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf<0>
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.190   ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/Mmux_busy_ipb_clk.busy_buf[3]_GND_364_o_MUX_1652_o1
                                                       ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKB
  Logical resource: slaves/RAM2/Mram_ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKB
  Logical resource: slaves/RAM1/Mram_ram/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.812ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X46Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y54.BX      net (fanout=3)        0.775   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.527ns logic, 0.775ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.651   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (0.597ns logic, 0.651ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y61.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y61.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y61.A6      net (fanout=4)        0.028   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y61.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13192 paths analyzed, 1661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.953ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_16 (SLICE_X20Y60.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_6 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_16 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.836ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_6 to slaves/TDCchannels/hitCount1_tm1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.CQ      Tcko                  0.447   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_6
    SLICE_X28Y60.C4      net (fanout=4)        1.777   slaves/hitcount2<6>
    SLICE_X28Y60.COUT    Topcyc                0.295   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<2>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X20Y60.CE      net (fanout=10)       0.634   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X20Y60.CLK     Tceck                 0.335   slaves/TDCchannels/hitCount1_tm1<19>
                                                       slaves/TDCchannels/hitCount1_tm1_16
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (1.691ns logic, 3.145ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_16 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_0 to slaves/TDCchannels/hitCount1_tm1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.AQ      Tcko                  0.447   slaves/hitcount2<3>
                                                       slaves/TDCchannels/dc2/hitCount_0
    SLICE_X28Y60.A4      net (fanout=4)        1.539   slaves/hitcount2<0>
    SLICE_X28Y60.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X20Y60.CE      net (fanout=10)       0.634   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X20Y60.CLK     Tceck                 0.335   slaves/TDCchannels/hitCount1_tm1<19>
                                                       slaves/TDCchannels/hitCount1_tm1_16
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.791ns logic, 2.907ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_16 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_0 to slaves/TDCchannels/hitCount1_tm1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y60.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_0
    SLICE_X28Y60.A2      net (fanout=1)        1.494   slaves/TDCchannels/hitCount2_tm1<0>
    SLICE_X28Y60.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X20Y60.CE      net (fanout=10)       0.634   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X20Y60.CLK     Tceck                 0.335   slaves/TDCchannels/hitCount1_tm1<19>
                                                       slaves/TDCchannels/hitCount1_tm1_16
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.735ns logic, 2.862ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_31 (SLICE_X23Y61.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_6 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_31 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_6 to slaves/TDCchannels/hitCount1_tm1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.CQ      Tcko                  0.447   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_6
    SLICE_X28Y60.C4      net (fanout=4)        1.777   slaves/hitcount2<6>
    SLICE_X28Y60.COUT    Topcyc                0.295   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<2>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X23Y61.CE      net (fanout=10)       0.601   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X23Y61.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.719ns logic, 3.112ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_31 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.693ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_0 to slaves/TDCchannels/hitCount1_tm1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.AQ      Tcko                  0.447   slaves/hitcount2<3>
                                                       slaves/TDCchannels/dc2/hitCount_0
    SLICE_X28Y60.A4      net (fanout=4)        1.539   slaves/hitcount2<0>
    SLICE_X28Y60.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X23Y61.CE      net (fanout=10)       0.601   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X23Y61.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.819ns logic, 2.874ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_31 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.592ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_0 to slaves/TDCchannels/hitCount1_tm1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y60.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_0
    SLICE_X28Y60.A2      net (fanout=1)        1.494   slaves/TDCchannels/hitCount2_tm1<0>
    SLICE_X28Y60.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X23Y61.CE      net (fanout=10)       0.601   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X23Y61.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.763ns logic, 2.829ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_29 (SLICE_X23Y61.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_6 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_29 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_6 to slaves/TDCchannels/hitCount1_tm1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.CQ      Tcko                  0.447   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_6
    SLICE_X28Y60.C4      net (fanout=4)        1.777   slaves/hitcount2<6>
    SLICE_X28Y60.COUT    Topcyc                0.295   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<2>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X23Y61.CE      net (fanout=10)       0.601   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X23Y61.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_29
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.718ns logic, 3.112ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_29 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_0 to slaves/TDCchannels/hitCount1_tm1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.AQ      Tcko                  0.447   slaves/hitcount2<3>
                                                       slaves/TDCchannels/dc2/hitCount_0
    SLICE_X28Y60.A4      net (fanout=4)        1.539   slaves/hitcount2<0>
    SLICE_X28Y60.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X23Y61.CE      net (fanout=10)       0.601   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X23Y61.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_29
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.818ns logic, 2.874ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_29 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.591ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_0 to slaves/TDCchannels/hitCount1_tm1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y60.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_0
    SLICE_X28Y60.A2      net (fanout=1)        1.494   slaves/TDCchannels/hitCount2_tm1<0>
    SLICE_X28Y60.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y59.C5      net (fanout=2)        0.728   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y59.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X23Y61.CE      net (fanout=10)       0.601   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X23Y61.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_29
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.762ns logic, 2.829ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X30Y54.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X30Y54.D5      net (fanout=6)        0.094   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X30Y54.CLK     Tah         (-Th)     0.057   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.141ns logic, 0.094ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB (SLICE_X30Y54.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X30Y54.D5      net (fanout=6)        0.094   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X30Y54.CLK     Tah         (-Th)     0.057   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.141ns logic, 0.094ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC (SLICE_X30Y54.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X30Y54.D5      net (fanout=6)        0.094   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X30Y54.CLK     Tah         (-Th)     0.057   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.141ns logic, 0.094ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  16.238ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.238ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.414ns (Levels of Logic = 1)
  Clock Path Delay:     10.533ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      6.625   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y87.CLK     net (fanout=983)      1.213   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (1.869ns logic, 8.664ns route)
                                                       (17.7% logic, 82.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.BQ      Tcko                  0.391   gmii_txd_7_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.642   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (2.772ns logic, 2.642ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.179ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.355ns (Levels of Logic = 1)
  Clock Path Delay:     10.533ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      6.625   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y87.CLK     net (fanout=983)      1.213   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (1.869ns logic, 8.664ns route)
                                                       (17.7% logic, 82.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.BMUX    Tshcko                0.461   gmii_txd_7_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.513   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.355ns (2.842ns logic, 2.513ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.941ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 1)
  Clock Path Delay:     10.568ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      6.625   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y76.CLK     net (fanout=983)      1.248   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.568ns (1.869ns logic, 8.699ns route)
                                                       (17.7% logic, 82.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y76.AMUX    Tshcko                0.461   gmii_txd_0_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        2.240   gmii_txd_2_OBUF
    K14.PAD              Tioop                 2.381   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (2.842ns logic, 2.240ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.552ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Delay:     6.315ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      4.167   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y85.CLK     net (fanout=983)      0.671   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (1.152ns logic, 5.163ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.AQ      Tcko                  0.198   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        0.934   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.594ns logic, 0.934ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.561ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 1)
  Clock Path Delay:     6.310ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      4.167   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y88.CLK     net (fanout=983)      0.666   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.152ns logic, 5.158ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.DQ      Tcko                  0.198   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        0.948   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (1.594ns logic, 0.948ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<7> (K12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.647ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_7 (FF)
  Destination:          gmii_txd<7> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 1)
  Clock Path Delay:     6.310ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=113)      4.167   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y87.CLK     net (fanout=983)      0.666   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.152ns logic, 5.158ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_7 to gmii_txd<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.DQ      Tcko                  0.198   gmii_txd_7_OBUF
                                                       eth/gmii_txd_7
    K12.O                net (fanout=1)        1.034   gmii_txd_7_OBUF
    K12.PAD              Tioop                 1.396   gmii_txd<7>
                                                       gmii_txd_7_OBUF
                                                       gmii_txd<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (1.594ns logic, 1.034ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp680.IMUX.5
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp687.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp680.IMUX.2
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp687.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp680.IMUX.3
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp687.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp680.IMUX.4
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp687.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp680.IMUX.7
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp687.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp680.IMUX.16
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp687.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|     10.080ns|      9.884ns|            1|            0|         6019|        91606|
| TS_clocks_clk_125_i           |      8.000ns|      7.907ns|          N/A|            0|            0|        47475|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     13.230ns|          N/A|            0|            0|        30921|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.812ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      4.953ns|          N/A|            0|            0|        13192|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      6.822ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        16.179(R)|      SLOW  |         9.223(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        16.238(R)|      SLOW  |         9.284(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        15.497(R)|      SLOW  |         8.828(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        15.657(R)|      SLOW  |         8.951(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        15.941(R)|      SLOW  |         9.171(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        15.038(R)|      SLOW  |         8.552(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        15.921(R)|      SLOW  |         9.071(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        15.213(R)|      SLOW  |         8.648(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        15.038(R)|      SLOW  |         8.561(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        15.221(R)|      SLOW  |         8.647(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.822|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   13.230|         |    1.406|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 1.200 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       16.179|      SLOW  |        9.223|      FAST  |         1.141|
gmii_tx_er                                     |       16.238|      SLOW  |        9.284|      FAST  |         1.200|
gmii_txd<0>                                    |       15.497|      SLOW  |        8.828|      FAST  |         0.459|
gmii_txd<1>                                    |       15.657|      SLOW  |        8.951|      FAST  |         0.619|
gmii_txd<2>                                    |       15.941|      SLOW  |        9.171|      FAST  |         0.903|
gmii_txd<3>                                    |       15.038|      SLOW  |        8.552|      FAST  |         0.000|
gmii_txd<4>                                    |       15.921|      SLOW  |        9.071|      FAST  |         0.883|
gmii_txd<5>                                    |       15.213|      SLOW  |        8.648|      FAST  |         0.175|
gmii_txd<6>                                    |       15.038|      SLOW  |        8.561|      FAST  |         0.000|
gmii_txd<7>                                    |       15.221|      SLOW  |        8.647|      FAST  |         0.183|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 6  Score: 985  (Setup/Max: 985, Hold: 0)

Constraints cover 99646 paths, 3 nets, and 25028 connections

Design statistics:
   Minimum period:  13.230ns{1}   (Maximum frequency:  75.586MHz)
   Maximum path delay from/to any node:   1.995ns
   Maximum net skew:   0.260ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  16.238ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 14 14:21:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 558 MB



