
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035888                       # Number of seconds simulated
sim_ticks                                 35888214705                       # Number of ticks simulated
final_tick                               565452594642                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261303                       # Simulator instruction rate (inst/s)
host_op_rate                                   336247                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2164354                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918436                       # Number of bytes of host memory used
host_seconds                                 16581.49                       # Real time elapsed on the host
sim_insts                                  4332796961                       # Number of instructions simulated
sim_ops                                    5575480651                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3400576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2796160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1322752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2313728                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9840256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3051392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3051392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        26567                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21845                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10334                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18076                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 76877                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23839                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23839                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     94754672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     77913043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        60633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36857559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64470412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               274191850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        60633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             196165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85024904                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85024904                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85024904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     94754672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     77913043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        60633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36857559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64470412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              359216754                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86062866                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987974                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25419188                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013573                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13112588                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12094767                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3161970                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87368                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32002264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170054435                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987974                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15256737                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36563804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10791152                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7031887                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15658981                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84343359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.478191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.330344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47779555     56.65%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649536      4.33%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199124      3.79%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3436925      4.07%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3018544      3.58%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579420      1.87%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027219      1.22%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698497      3.20%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954539     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84343359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360062                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975933                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33669233                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6610851                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34778622                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545705                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8738939                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075821                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6609                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201723307                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51161                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8738939                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35331409                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3029813                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       882946                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33632361                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2727883                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194911921                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11559                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1709085                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747522                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          146                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270657114                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908863774                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908863774                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102397850                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33938                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17916                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7234896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19242557                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242502                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3147824                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183828365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33925                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147741669                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283445                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60930995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186199793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1881                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84343359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751669                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909066                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30152900     35.75%     35.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17859672     21.17%     56.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11941240     14.16%     71.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7617371      9.03%     80.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7558613      8.96%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428352      5.25%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381453      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747590      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656168      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84343359                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083202     70.11%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201664     13.05%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260050     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121538577     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012984      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15734189     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8439897      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147741669                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716671                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544956                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010457                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381655094                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244794343                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143589266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149286625                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262875                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7030428                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          469                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284796                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8738939                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2260200                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165529                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183862290                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       311455                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19242557                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026469                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17903                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7864                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358742                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145157634                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14792062                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584031                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989240                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579576                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197178                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.686647                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143734625                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143589266                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93677031                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261640717                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.668423                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358037                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61443677                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038541                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75604420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170011                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30296976     40.07%     40.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451559     27.05%     67.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8372928     11.07%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4296327      5.68%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683681      4.87%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812356      2.40%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1988958      2.63%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007808      1.33%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3693827      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75604420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3693827                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255776190                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376478413                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1719507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860629                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860629                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161941                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161941                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655382603                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196944474                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189173584                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86062866                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31107210                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27202328                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1965173                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15628562                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14971330                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233446                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62122                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36680199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173106603                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31107210                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17204776                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35636420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9656505                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4443290                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18082220                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779043                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84440063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.359353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48803643     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764297      2.09%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3237868      3.83%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3024552      3.58%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5002024      5.92%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5192864      6.15%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227385      1.45%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925978      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15261452     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84440063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361448                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011397                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37848882                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4291702                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34488465                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136539                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7674474                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3378001                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5661                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193621474                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7674474                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39441606                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1590752                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       472568                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33022152                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2238510                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188533328                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           71                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752335                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       925779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250208535                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    858124322                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    858124322                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163064232                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87144298                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22210                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10861                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5942859                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29067516                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6302418                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104443                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2139064                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178495452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150725391                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199017                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53374267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146686571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84440063                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839135                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29262695     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15760374     18.66%     53.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13764621     16.30%     69.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8386818      9.93%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8788974     10.41%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5180795      6.14%     96.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2272350      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606138      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417298      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84440063                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589232     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189919     21.36%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110113     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118188358     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186160      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10842      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25988976     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5351055      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150725391                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.751341                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             889264                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005900                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386979126                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231891890                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145835592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151614655                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368635                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8285065                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          930                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1541403                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7674474                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         892658                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        70710                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178517157                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208642                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29067516                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6302418                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10861                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          260                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204276                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147928626                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24986155                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2796765                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30207317                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22366291                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5221162                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718844                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145997238                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145835592                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89579620                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218473363                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694524                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410025                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109588478                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124462156                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54055775                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970390                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76765588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35378822     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16239431     21.15%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9087460     11.84%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3075683      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2951350      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1231569      1.60%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3298273      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956127      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4546873      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76765588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109588478                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124462156                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25543466                       # Number of memory references committed
system.switch_cpus1.commit.loads             20782451                       # Number of loads committed
system.switch_cpus1.commit.membars              10840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19493397                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108639729                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679921                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4546873                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250736646                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364716763                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1622803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109588478                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124462156                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109588478                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.785328                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.785328                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.273354                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.273354                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684411320                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191085751                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199694483                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86062866                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32207582                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26278856                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2150785                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13649679                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12690049                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3329863                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94601                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33380570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174988865                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32207582                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16019912                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37930588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11218756                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5286071                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16253486                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       832283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85647447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.526554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47716859     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3113528      3.64%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4648696      5.43%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3234716      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2256426      2.63%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2206597      2.58%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1343323      1.57%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2859186      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18268116     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85647447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374233                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033268                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34326847                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5522375                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36219797                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       528497                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9049925                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5423402                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209587257                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9049925                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36247906                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         527378                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2221740                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34788001                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2812492                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203357856                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1172916                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       956739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    285272594                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    946635080                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    946635080                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175613453                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109659112                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36717                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17508                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8356294                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18644891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9543491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113553                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2894529                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189513651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151412642                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300897                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63170946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193273537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85647447                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767859                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916512                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30832098     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17049044     19.91%     55.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12369127     14.44%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8186556      9.56%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8252760      9.64%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3963077      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3527172      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664685      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       802928      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85647447                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         824800     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163441     14.09%     85.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172035     14.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126648569     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1911495      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17445      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14882959      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7952174      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151412642                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759326                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1160276                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389933904                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252719946                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147219769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152572918                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472730                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7233748                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2287112                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9049925                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         283636                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51108                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189548605                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       656529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18644891                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9543491                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17506                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1311622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2480335                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148624178                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13904319                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2788464                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21662223                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21120081                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7757904                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.726926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147283231                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147219769                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95383099                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271020988                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710607                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351940                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102106385                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125860469                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63688329                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2168009                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76597522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643140                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173150                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29489522     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21849727     28.53%     67.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8259132     10.78%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4620591      6.03%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3913150      5.11%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1750954      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1673731      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1144771      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3895944      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76597522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102106385                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125860469                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18667519                       # Number of memory references committed
system.switch_cpus2.commit.loads             11411140                       # Number of loads committed
system.switch_cpus2.commit.membars              17446                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18260992                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113306816                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2603135                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3895944                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262250376                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388153289                       # The number of ROB writes
system.switch_cpus2.timesIdled                  19410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 415419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102106385                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125860469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102106385                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842874                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842874                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186416                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186416                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       667504938                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204803767                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192636767                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34892                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86062866                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31090609                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25302550                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2077403                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13258619                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12254226                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3201854                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91841                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34362462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169809292                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31090609                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15456080                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35684176                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10656158                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5754832                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16798301                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84345014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.479658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48660838     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1927038      2.28%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2512939      2.98%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3780565      4.48%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3673778      4.36%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2790148      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1654007      1.96%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2483359      2.94%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16862342     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84345014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361255                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973084                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35496326                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5637086                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34399510                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268819                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8543272                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5265122                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203168627                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8543272                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37378570                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1062042                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1832926                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32742603                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2785595                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197253779                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1148                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1207920                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       872250                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          498                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    274865825                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    918654031                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    918654031                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    170938290                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103927465                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41827                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23633                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7863154                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18279270                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9690853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188800                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3140326                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183318961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147688907                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       272972                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59570167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181164028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84345014                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751009                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896739                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29495208     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18475702     21.90%     56.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11924760     14.14%     71.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8142328      9.65%     80.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7616336      9.03%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4059505      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2989704      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896160      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       745311      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84345014                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         725140     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149223     14.23%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173974     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122892241     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2087324      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16687      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14576509      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8116146      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147688907                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716058                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1048342                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007098                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381044136                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    242929732                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143549924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148737249                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       501108                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6999304                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          860                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2460849                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8543272                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         629596                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99629                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183358748                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1258972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18279270                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9690853                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23096                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75071                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          860                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2441258                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144866760                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13723841                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2822141                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21659689                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20291819                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7935848                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.683267                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143587716                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143549924                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92231023                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        258981130                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.667966                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356130                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100109501                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123038941                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60319985                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2111684                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75801742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623168                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151184                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29396927     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21699316     28.63%     67.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7994209     10.55%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4577495      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3818146      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1878085      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1872139      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800521      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3764904      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75801742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100109501                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123038941                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18509967                       # Number of memory references committed
system.switch_cpus3.commit.loads             11279963                       # Number of loads committed
system.switch_cpus3.commit.membars              16686                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17646692                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110902899                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2510524                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3764904                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255395764                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375265517                       # The number of ROB writes
system.switch_cpus3.timesIdled                  37084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1717852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100109501                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123038941                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100109501                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859687                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859687                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.163214                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.163214                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       651917361                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198272328                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187641100                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33372                       # number of misc regfile writes
system.l2.replacements                          76896                       # number of replacements
system.l2.tagsinuse                       8191.994819                       # Cycle average of tags in use
system.l2.total_refs                           595994                       # Total number of references to valid blocks.
system.l2.sampled_refs                          85088                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.004442                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            50.124794                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.766815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2261.535023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.152042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1808.210742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.097779                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    950.585908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.888374                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1635.895154                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            542.241670                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            292.352342                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            274.230126                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            372.914052                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.276066                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.220729                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.116038                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000108                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.199694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.066192                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035688                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.033475                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.045522                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        69144                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32214                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23368                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        34250                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  158976                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45709                       # number of Writeback hits
system.l2.Writeback_hits::total                 45709                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        69144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32214                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        23368                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        34250                       # number of demand (read+write) hits
system.l2.demand_hits::total                   158976                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        69144                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32214                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        23368                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        34250                       # number of overall hits
system.l2.overall_hits::total                  158976                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        26567                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        21845                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10334                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        18075                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 76876                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        26567                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21845                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10334                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        18076                       # number of demand (read+write) misses
system.l2.demand_misses::total                  76877                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        26567                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21845                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10334                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        18076                       # number of overall misses
system.l2.overall_misses::total                 76877                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       447854                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1495410306                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       759203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1176018530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       853659                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    569903138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       550957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    971343834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4215287481                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        26895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         26895                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       447854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1495410306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       759203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1176018530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       853659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    569903138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       550957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    971370729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4215314376                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       447854                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1495410306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       759203                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1176018530                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       853659                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    569903138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       550957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    971370729                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4215314376                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95711                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52325                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235852                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45709                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45709                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33702                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               235853                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33702                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              235853                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.277575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.404096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.306629                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.345437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.325950                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.277575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.404096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.306629                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.345450                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.325953                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.277575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.404096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.306629                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.345450                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.325953                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56288.263861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50613.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53834.677501                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50215.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55148.358622                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42381.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53739.631203                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54832.294617                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        26895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        26895                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56288.263861                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50613.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53834.677501                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50215.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55148.358622                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42381.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53738.146105                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54831.931215                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56288.263861                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50613.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53834.677501                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50215.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55148.358622                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42381.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53738.146105                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54831.931215                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                23839                       # number of writebacks
system.l2.writebacks::total                     23839                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        26567                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        21845                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10334                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        18075                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            76876                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        26567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        21845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        18076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             76877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        26567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        21845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        18076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            76877                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       389914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1343437663                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       673584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1049561082                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       758253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    510212269                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       475508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    866374608                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3771882881                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        20815                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        20815                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       389914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1343437663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       673584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1049561082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       758253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    510212269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       475508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    866395423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3771903696                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       389914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1343437663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       673584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1049561082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       758253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    510212269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       475508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    866395423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3771903696                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.277575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.404096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.306629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.345437                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.325950                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.277575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.404096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.306629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.345450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.325953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.277575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.404096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.306629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.345450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.325953                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50567.909926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44905.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48045.826596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44603.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49372.195568                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36577.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47932.205145                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49064.504930                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        20815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        20815                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50567.909926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44905.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48045.826596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44603.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49372.195568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36577.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47930.704968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49064.137466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50567.909926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44905.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48045.826596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44603.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49372.195568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36577.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47930.704968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49064.137466                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997568                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015666631                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846666.601818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997568                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15658970                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15658970                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15658970                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15658970                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15658970                       # number of overall hits
system.cpu0.icache.overall_hits::total       15658970                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       546293                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       546293                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       546293                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       546293                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15658981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15658981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15658981                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15658981                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15658981                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15658981                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        49663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        49663                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95711                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191888926                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95967                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1999.530318                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.484988                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.515012                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915957                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084043                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11624515                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11624515                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17092                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17092                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19333990                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19333990                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19333990                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19333990                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360331                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360331                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360381                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360381                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360381                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360381                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12108745667                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12108745667                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1878535                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1878535                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12110624202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12110624202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12110624202                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12110624202                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11984846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11984846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694371                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694371                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694371                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694371                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030066                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030066                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018299                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018299                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018299                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018299                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33604.507153                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33604.507153                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37570.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37570.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33605.057431                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33605.057431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33605.057431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33605.057431                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11801                       # number of writebacks
system.cpu0.dcache.writebacks::total            11801                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264620                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264620                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264670                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264670                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264670                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264670                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95711                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95711                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95711                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95711                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95711                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95711                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2136745610                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2136745610                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2136745610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2136745610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2136745610                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2136745610                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004860                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004860                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004860                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004860                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22324.974245                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22324.974245                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22324.974245                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22324.974245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22324.974245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22324.974245                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993970                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929548194                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715033.568266                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993970                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18082204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18082204                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18082204                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18082204                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18082204                       # number of overall hits
system.cpu1.icache.overall_hits::total       18082204                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       866939                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       866939                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       866939                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       866939                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       866939                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       866939                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18082220                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18082220                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18082220                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18082220                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18082220                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18082220                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54183.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54183.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54183.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54183.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54183.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54183.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       783897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       783897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       783897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       783897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       783897                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       783897                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52259.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52259.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54059                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232405444                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54315                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4278.844592                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.990998                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.009002                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828090                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171910                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22675224                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22675224                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4739315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4739315                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10861                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10861                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27414539                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27414539                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27414539                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27414539                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189200                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189200                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189200                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8758171617                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8758171617                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8758171617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8758171617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8758171617                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8758171617                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22864424                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22864424                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4739315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4739315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27603739                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27603739                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27603739                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27603739                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008275                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008275                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006854                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006854                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006854                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006854                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46290.547659                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46290.547659                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46290.547659                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46290.547659                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46290.547659                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46290.547659                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7762                       # number of writebacks
system.cpu1.dcache.writebacks::total             7762                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       135141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       135141                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       135141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       135141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       135141                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       135141                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54059                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54059                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54059                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54059                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1487620943                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1487620943                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1487620943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1487620943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1487620943                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1487620943                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27518.469506                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27518.469506                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27518.469506                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27518.469506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27518.469506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27518.469506                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.015952                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022604032                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208648.017279                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.015952                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025667                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740410                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16253467                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16253467                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16253467                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16253467                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16253467                       # number of overall hits
system.cpu2.icache.overall_hits::total       16253467                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1050493                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1050493                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1050493                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1050493                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1050493                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1050493                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16253486                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16253486                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16253486                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16253486                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16253486                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16253486                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55289.105263                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55289.105263                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55289.105263                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55289.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55289.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55289.105263                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       896340                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       896340                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       896340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       896340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       896340                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       896340                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52725.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52725.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52725.882353                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52725.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52725.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52725.882353                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33702                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164980735                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33958                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4858.376082                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.024437                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.975563                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902439                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097561                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10583623                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10583623                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7221488                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7221488                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17476                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17476                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17446                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17446                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17805111                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17805111                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17805111                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17805111                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69877                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69877                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69877                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69877                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69877                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69877                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2371075060                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2371075060                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2371075060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2371075060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2371075060                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2371075060                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10653500                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10653500                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7221488                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7221488                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17874988                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17874988                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17874988                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17874988                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006559                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006559                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003909                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003909                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003909                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003909                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33932.124447                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33932.124447                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33932.124447                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33932.124447                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33932.124447                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33932.124447                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7433                       # number of writebacks
system.cpu2.dcache.writebacks::total             7433                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        36175                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        36175                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        36175                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        36175                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        36175                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        36175                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33702                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33702                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33702                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33702                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33702                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33702                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    791382343                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    791382343                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    791382343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    791382343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    791382343                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    791382343                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23481.762002                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23481.762002                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 23481.762002                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23481.762002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 23481.762002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23481.762002                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997090                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020021706                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056495.375000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997090                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16798285                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16798285                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16798285                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16798285                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16798285                       # number of overall hits
system.cpu3.icache.overall_hits::total       16798285                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       728290                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       728290                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       728290                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       728290                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       728290                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       728290                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16798301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16798301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16798301                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16798301                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16798301                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16798301                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45518.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45518.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45518.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45518.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45518.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45518.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       576443                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       576443                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       576443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       576443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       576443                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       576443                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44341.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44341.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52326                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174135703                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52582                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3311.697976                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232843                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767157                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911066                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088934                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10439515                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10439515                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7192732                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7192732                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17609                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17609                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16686                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16686                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17632247                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17632247                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17632247                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17632247                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133758                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133758                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2893                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2893                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136651                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136651                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136651                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136651                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5645560176                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5645560176                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    165800757                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    165800757                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5811360933                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5811360933                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5811360933                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5811360933                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10573273                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10573273                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7195625                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7195625                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16686                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16686                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17768898                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17768898                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17768898                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17768898                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012651                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012651                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000402                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007690                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007690                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007690                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007690                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42207.271161                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42207.271161                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57311.011753                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57311.011753                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 42527.028218                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42527.028218                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 42527.028218                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42527.028218                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       469453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 33532.357143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18713                       # number of writebacks
system.cpu3.dcache.writebacks::total            18713                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81433                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81433                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2892                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2892                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84325                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84325                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84325                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84325                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52325                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52325                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52326                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52326                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52326                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52326                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1323167657                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1323167657                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        27895                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        27895                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1323195552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1323195552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1323195552                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1323195552                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25287.485084                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25287.485084                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        27895                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        27895                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25287.534916                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25287.534916                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25287.534916                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25287.534916                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
