/CH4_VMR_TqJ_D_min
/CH4_VMR_TqJ_D_max
/CH4_VMR_TqJ_D
/CH4_VMR_TqJ_D_ct
/CH4_VMR_A_max
/CH4_VMR_A
/CH4_VMR_TqJ_D_sdev
/CH4_VMR_TqJ_A_ct
/CH4_VMR_TqJ_A
/CH4_VMR_D_ct
/CH4_VMR_A_err
/CH4_VMR_D
/CH4_VMR_TqJ_A_max
/CH4_VMR_TqJ_A_min
/CH4_VMR_TqJ_A_err
/CH4_VMR_A_min
/CH4_VMR_D_min
/CH4_VMR_D_max
/CH4_VMR_A_sdev
/CH4_VMR_D_sdev
/CH4_VMR_TqJ_D_err
/CH4_VMR_TqJ_A_sdev
/CH4_VMR_D_err
/CH4_VMR_A_ct

