Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 21 22:50:00 2020
| Host         : DESKTOP-D7RM7IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (17)
7. checking multiple_clock (2234)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2234)
---------------------------------
 There are 2234 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.311        0.000                      0                 6307        0.045        0.000                      0                 6307        3.000        0.000                       0                  2240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.311        0.000                      0                 6233        0.177        0.000                      0                 6233        6.643        0.000                       0                  2236  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.313        0.000                      0                 6233        0.177        0.000                      0                 6233        6.643        0.000                       0                  2236  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.311        0.000                      0                 6233        0.045        0.000                      0                 6233  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.311        0.000                      0                 6233        0.045        0.000                      0                 6233  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk         11.881        0.000                      0                   74        0.477        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk         11.881        0.000                      0                   74        0.346        0.000                      0                   74  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1       11.881        0.000                      0                   74        0.346        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1       11.882        0.000                      0                   74        0.477        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.132    13.686    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.536    sigma/csr_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.132    13.686    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.536    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.132    13.688    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.132    13.688    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.092    -0.501    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.528%)  route 0.132ns (41.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.332    sigma/udm/uart_tx/tx_data[3]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/udm/uart_tx/databuf[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121    -0.469    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.211%)  route 0.104ns (35.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.566    -0.598    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X40Y61         FDSE                                         r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.354    sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg_n_0_[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.838    -0.835    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/C
                         clock pessimism              0.250    -0.585    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.327    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[5]
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.121    -0.472    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.321    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[0]
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.514    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.177%)  route 0.148ns (43.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.049    -0.259 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.131    -0.453    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.406%)  route 0.117ns (38.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.564    -0.600    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X41Y63         FDSE                                         r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.117    -0.342    sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg_n_0_[0]
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5/O
                         net (fo=1, routed)           0.000    -0.297    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5_n_0
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.835    -0.838    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.587    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.092    -0.495    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.568    -0.596    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X37Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/Q
                         net (fo=1, routed)           0.117    -0.338    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[24]
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.839    -0.834    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.047    -0.536    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.653%)  route 0.148ns (44.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[2]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.463    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.456%)  route 0.120ns (36.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X30Y64         FDSE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.313    sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg_n_0_[1]
    SLICE_X29Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2/O
                         net (fo=1, routed)           0.000    -0.268    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2_n_0
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.837    -0.836    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.470    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y82     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y87     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[18][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y87     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[18][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y87     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[18][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y85     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.143       6.643      SLICE_X30Y67     sigma/testmem/sigma/testmem/ram_reg_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y69     sigma/testmem_xif_wdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y69     sigma/testmem_xif_wdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X58Y82     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y85     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y58     sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y60     sigma/Sobel_my/Filter2D_U0/icmp_ln887_reg_1243_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y82     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X60Y77     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y75     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X58Y74     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X58Y77     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y74     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y72     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y72     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.130    13.688    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/csr_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.130    13.688    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.130    13.691    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.385    sigma/testmem_xif_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.130    13.691    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.385    sigma/testmem_xif_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.130    13.691    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.385    sigma/testmem_xif_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.130    13.691    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.385    sigma/testmem_xif_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.130    13.691    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.385    sigma/testmem_xif_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.130    13.691    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.385    sigma/testmem_xif_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.130    13.690    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.540    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.130    13.690    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.540    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.092    -0.501    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.528%)  route 0.132ns (41.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.332    sigma/udm/uart_tx/tx_data[3]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/udm/uart_tx/databuf[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121    -0.469    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.211%)  route 0.104ns (35.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.566    -0.598    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X40Y61         FDSE                                         r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.354    sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg_n_0_[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.838    -0.835    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/C
                         clock pessimism              0.250    -0.585    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.327    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[5]
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.121    -0.472    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.321    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[0]
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.514    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.177%)  route 0.148ns (43.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.049    -0.259 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.131    -0.453    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.406%)  route 0.117ns (38.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.564    -0.600    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X41Y63         FDSE                                         r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.117    -0.342    sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg_n_0_[0]
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5/O
                         net (fo=1, routed)           0.000    -0.297    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5_n_0
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.835    -0.838    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.587    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.092    -0.495    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.568    -0.596    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X37Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/Q
                         net (fo=1, routed)           0.117    -0.338    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[24]
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.839    -0.834    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.047    -0.536    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.653%)  route 0.148ns (44.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[2]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.463    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.456%)  route 0.120ns (36.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X30Y64         FDSE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.313    sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg_n_0_[1]
    SLICE_X29Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2/O
                         net (fo=1, routed)           0.000    -0.268    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2_n_0
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.837    -0.836    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.470    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y82     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y87     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[18][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y87     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[18][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y87     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[18][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y85     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.143       6.643      SLICE_X30Y67     sigma/testmem/sigma/testmem/ram_reg_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y69     sigma/testmem_xif_wdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y69     sigma/testmem_xif_wdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X58Y82     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y85     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y58     sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y60     sigma/Sobel_my/Filter2D_U0/icmp_ln887_reg_1243_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y82     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X60Y77     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y75     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X58Y74     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X58Y77     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y74     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y72     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X59Y72     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.132    13.686    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.536    sigma/csr_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.132    13.686    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.536    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.132    13.688    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.132    13.688    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.132    -0.462    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.092    -0.370    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.528%)  route 0.132ns (41.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.332    sigma/udm/uart_tx/tx_data[3]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/udm/uart_tx/databuf[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.132    -0.459    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121    -0.338    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.211%)  route 0.104ns (35.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.566    -0.598    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X40Y61         FDSE                                         r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.354    sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg_n_0_[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.838    -0.835    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.132    -0.454    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092    -0.362    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.327    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[5]
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.132    -0.462    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.121    -0.341    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.321    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[0]
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.383    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.177%)  route 0.148ns (43.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.049    -0.259 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.131    -0.322    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.406%)  route 0.117ns (38.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.564    -0.600    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X41Y63         FDSE                                         r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.117    -0.342    sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg_n_0_[0]
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5/O
                         net (fo=1, routed)           0.000    -0.297    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5_n_0
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.835    -0.838    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.132    -0.456    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.092    -0.364    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.568    -0.596    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X37Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/Q
                         net (fo=1, routed)           0.117    -0.338    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[24]
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.839    -0.834    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.132    -0.452    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.047    -0.405    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.653%)  route 0.148ns (44.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[2]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.332    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.456%)  route 0.120ns (36.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X30Y64         FDSE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.313    sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg_n_0_[1]
    SLICE_X29Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2/O
                         net (fo=1, routed)           0.000    -0.268    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2_n_0
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.837    -0.836    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.430    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.339    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[16]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.132    13.686    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.536    sigma/csr_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.606ns  (logic 2.776ns (20.403%)  route 10.830ns (79.597%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 13.525 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.482    12.503    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.600 r  sigma/sigma_tile/arb_cpu/csr_rdata[23]_i_1/O
                         net (fo=32, routed)          0.625    13.225    sigma/sigma_tile_n_151
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.143    13.525    sigma/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.293    13.818    
                         clock uncertainty           -0.132    13.686    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.150    13.536    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_addr_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[0]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[10]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[12]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[22]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/testmem_xif_wdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 2.621ns (19.507%)  route 10.815ns (80.493%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 13.528 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.024     5.598    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.101     5.699 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96/O
                         net (fo=1, routed)           0.600     6.299    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_96_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.239     6.538 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52/O
                         net (fo=3, routed)           0.588     7.126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_52_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.097     7.223 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31/O
                         net (fo=2, routed)           0.556     7.779    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_31_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.097     7.876 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.553     8.428    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_12_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.097     8.525 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=78, routed)          0.781     9.307    sigma/sigma_tile/arb_cpu/csr_rdata_reg[0]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.097     9.404 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=72, routed)          0.825    10.229    sigma/sigma_tile/riscv/testmem_xif_addr_reg[9]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.111    10.340 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_10/O
                         net (fo=1, routed)           0.490    10.830    sigma/sigma_tile/riscv/xif\\.addr[22]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.239    11.069 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5/O
                         net (fo=2, routed)           0.566    11.635    sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_5_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.097    11.732 f  sigma/sigma_tile/riscv/testmem_xif_wdata[31]_i_3/O
                         net (fo=3, routed)           0.686    12.418    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.116    12.534 r  sigma/sigma_tile/arb_cpu/testmem_xif_wdata[31]_i_1/O
                         net (fo=43, routed)          0.522    13.056    sigma/testmem_xif_addr
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.146    13.528    sigma/clk_out1
    SLICE_X31Y66         FDRE                                         r  sigma/testmem_xif_wdata_reg[8]/C
                         clock pessimism              0.293    13.821    
                         clock uncertainty           -0.132    13.689    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.306    13.383    sigma/testmem_xif_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.132    13.688    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 2.776ns (20.454%)  route 10.796ns (79.546%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 13.527 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.393     0.013 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl_reg[0]/Q
                         net (fo=75, routed)          0.825     0.838    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_active_glbl
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.097     0.935 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2/O
                         net (fo=108, routed)         0.529     1.463    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.254     1.717 r  sigma/sigma_tile/riscv/ram_reg_0_i_87/O
                         net (fo=64, routed)          0.790     2.507    sigma/sigma_tile/riscv/ram_reg_0_i_87_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.250     2.757 f  sigma/sigma_tile/riscv/ram_reg_1_i_24/O
                         net (fo=1, routed)           0.709     3.466    sigma/sigma_tile/riscv/ram_reg_1_i_24_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.239     3.705 f  sigma/sigma_tile/riscv/ram_reg_1_i_12/O
                         net (fo=2, routed)           0.772     4.477    sigma/sigma_tile/riscv/ram_reg_1_i_12_n_0
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.097     4.574 r  sigma/sigma_tile/riscv/ram_reg_0_i_107/O
                         net (fo=148, routed)         1.004     5.579    sigma/sigma_tile/riscv/ram_reg_0_i_107_n_0
    SLICE_X70Y79         LUT4 (Prop_lut4_I1_O)        0.100     5.679 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108/O
                         net (fo=2, routed)           0.607     6.285    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_108_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.250     6.535 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62/O
                         net (fo=3, routed)           0.825     7.360    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_62_n_0
    SLICE_X70Y82         LUT3 (Prop_lut3_I0_O)        0.100     7.460 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16/O
                         net (fo=2, routed)           0.412     7.873    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_16_n_0
    SLICE_X69Y83         LUT6 (Prop_lut6_I2_O)        0.250     8.123 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7/O
                         net (fo=1, routed)           0.424     8.547    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.097     8.644 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4/O
                         net (fo=3, routed)           1.068     9.712    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_4_n_0
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.111     9.823 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2/O
                         net (fo=4, routed)           0.506    10.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.247    10.577 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28/O
                         net (fo=1, routed)           0.611    11.187    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_28_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.097    11.284 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9/O
                         net (fo=2, routed)           0.640    11.924    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_9_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.097    12.021 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_4/O
                         net (fo=4, routed)           0.471    12.492    sigma/sigma_tile/riscv/bus_addr_bo_reg[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.097    12.589 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.603    13.192    sigma/gpio_bo_reg_0
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.145    13.527    sigma/clk_out1
    SLICE_X37Y66         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.293    13.820    
                         clock uncertainty           -0.132    13.688    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.150    13.538    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.132    -0.462    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.092    -0.370    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.528%)  route 0.132ns (41.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.332    sigma/udm/uart_tx/tx_data[3]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/udm/uart_tx/databuf[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X38Y80         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.132    -0.459    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121    -0.338    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.211%)  route 0.104ns (35.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.566    -0.598    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X40Y61         FDSE                                         r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.354    sigma/Sobel_my/src_rows_V_c8_U/mOutPtr_reg_n_0_[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.838    -0.835    sigma/Sobel_my/src_rows_V_c8_U/clk_out1
    SLICE_X41Y61         FDRE                                         r  sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.132    -0.454    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092    -0.362    sigma/Sobel_my/src_rows_V_c8_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y78         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.327    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[5]
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.132    -0.462    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.121    -0.341    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.321    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[0]
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.383    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.177%)  route 0.148ns (43.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.049    -0.259 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.131    -0.322    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.406%)  route 0.117ns (38.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.564    -0.600    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X41Y63         FDSE                                         r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.117    -0.342    sigma/Sobel_my/src_cols_V_c_U/mOutPtr_reg_n_0_[0]
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5/O
                         net (fo=1, routed)           0.000    -0.297    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_i_1__5_n_0
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.835    -0.838    sigma/Sobel_my/src_cols_V_c_U/clk_out1
    SLICE_X40Y63         FDRE                                         r  sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.132    -0.456    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.092    -0.364    sigma/Sobel_my/src_cols_V_c_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.568    -0.596    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X37Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[24]/Q
                         net (fo=1, routed)           0.117    -0.338    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[24]
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.839    -0.834    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X36Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.132    -0.452    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.047    -0.405    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[24]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.653%)  route 0.148ns (44.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.308    sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[2]
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/Sobel_my/Mat2Array_U0/col_V_fu_169_p2[2]
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.836    -0.837    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y65         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.132    -0.453    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.332    sigma/Sobel_my/Mat2Array_U0/col_V_reg_385_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.456%)  route 0.120ns (36.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.567    -0.597    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X30Y64         FDSE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.313    sigma/Sobel_my/dst_data_stream_0_V_U/mOutPtr_reg_n_0_[1]
    SLICE_X29Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2/O
                         net (fo=1, routed)           0.000    -0.268    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_i_1__2_n_0
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.837    -0.836    sigma/Sobel_my/dst_data_stream_0_V_U/clk_out1
    SLICE_X29Y64         FDRE                                         r  sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.430    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.091    -0.339    sigma/Sobel_my/dst_data_stream_0_V_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.341ns (17.581%)  route 1.599ns (82.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.599     1.559    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[4]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_addr_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                 11.881    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[21]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[12]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.803%)  route 0.276ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y75         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y75         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.784%)  route 0.276ns (66.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y75         FDCE                                         f  sigma/udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y75         FDCE                                         r  sigma/udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X39Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.279    -0.186    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y75         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y75         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.066%)  route 0.344ns (70.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.344    -0.121    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y76         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y76         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X41Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.344%)  route 0.415ns (74.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.415    -0.050    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y77         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y77         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.341ns (17.581%)  route 1.599ns (82.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.599     1.559    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[4]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_addr_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                 11.881    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[21]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[12]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.803%)  route 0.276ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y75         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y75         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.784%)  route 0.276ns (66.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y75         FDCE                                         f  sigma/udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y75         FDCE                                         r  sigma/udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X39Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.279    -0.186    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y75         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y75         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.066%)  route 0.344ns (70.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.344    -0.121    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y76         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y76         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.132    -0.442    
    SLICE_X41Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.344%)  route 0.415ns (74.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.415    -0.050    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y77         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y77         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       11.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.341ns (17.581%)  route 1.599ns (82.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.599     1.559    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[4]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_addr_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                 11.881    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[21]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.132    13.733    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.440    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[12]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.132    13.735    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.803%)  route 0.276ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y75         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y75         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.784%)  route 0.276ns (66.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y75         FDCE                                         f  sigma/udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y75         FDCE                                         r  sigma/udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X39Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.279    -0.186    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y75         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y75         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.066%)  route 0.344ns (70.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.344    -0.121    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y76         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y76         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.132    -0.442    
    SLICE_X41Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.443    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.344%)  route 0.415ns (74.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.415    -0.050    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y77         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y77         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.440    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.532    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       11.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.341ns (17.581%)  route 1.599ns (82.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.599     1.559    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[4]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.130    13.735    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_addr_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                 11.882    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.130    13.735    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[21]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.130    13.735    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[21]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.130    13.735    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.610%)  route 1.595ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 13.517 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.595     1.556    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y70         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.135    13.517    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y70         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348    13.864    
                         clock uncertainty           -0.130    13.735    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.293    13.442    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[12]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.130    13.737    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.444    sigma/udm/udm_controller/bus_wdata_bo_reg[12]
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.130    13.737    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.444    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[14]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.130    13.737    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.444    sigma/udm/udm_controller/bus_wdata_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.130    13.737    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.444    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.341ns (17.595%)  route 1.597ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 13.519 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.237    -0.380    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.341    -0.039 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.597     1.558    sigma/udm/udm_controller/Q[0]
    SLICE_X49Y68         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        1.137    13.519    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y68         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.348    13.866    
                         clock uncertainty           -0.130    13.737    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.293    13.444    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 11.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.803%)  route 0.276ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y75         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y75         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.784%)  route 0.276ns (66.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.276    -0.189    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y75         FDCE                                         f  sigma/udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y75         FDCE                                         r  sigma/udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X39Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.362%)  route 0.282ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.282    -0.184    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y77         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y77         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.279    -0.186    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y75         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y75         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.066%)  route 0.344ns (70.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.344    -0.121    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y76         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y76         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X41Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.355    -0.110    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y74         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.824    -0.849    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y74         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.344%)  route 0.415ns (74.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.558    -0.606    sigma/reset_sync/clk_out1
    SLICE_X36Y76         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.415    -0.050    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y77         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2234, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y77         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.613    





