Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.10-p001_1, built Fri Dec 11 11:29:55 PST 2020
Options: -files basic.tcl 
Date:    Tue Jul 15 00:07:30 2025
Host:    gama03 (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (4cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz 8192KB) (32720976KB)
PID:     25200
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...

Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus 1> source basic.tcl
#@ Begin verbose source ./basic.tcl
@file(basic.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
cpu MHz		: 3898.046
cpu MHz		: 3830.603
cpu MHz		: 3898.876
cpu MHz		: 3851.147
cpu MHz		: 3895.764
cpu MHz		: 1880.749
cpu MHz		: 3044.311
cpu MHz		: 3895.764
@file(basic.tcl) 8: puts "Hostname : [info hostname]"
Hostname : gama03
@file(basic.tcl) 15: set DESIGN Top
@file(basic.tcl) 16: set GEN_EFF medium
@file(basic.tcl) 17: set MAP_OPT_EFF high
@file(basic.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"]
@file(basic.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(basic.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(basic.tcl) 21: set _LOG_PATH logs_${DATE}
@file(basic.tcl) 23: set_db / .init_lib_search_path {. ./lib}
  Setting attribute of root '/': 'init_lib_search_path' = . ./lib
@file(basic.tcl) 24: set_db / .script_search_path {. <path>}
  Setting attribute of root '/': 'script_search_path' = . <path>
@file(basic.tcl) 25: set_db / .init_hdl_search_path {. ./rtl}
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(basic.tcl) 34: set_db / .information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(basic.tcl) 39: read_libs /gpdk045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v2_basicCells.lib

Threads Configured:3
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /gpdk045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v2_basicCells.lib, Line 67517)

  Message Summary for Library slow_vdd1v2_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
            Reading file '/gpdk045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v2_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'slow_vdd1v2_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@file(basic.tcl) 40: read_physical -lef /gpdk045/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(basic.tcl) 49: set_db / .lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(basic.tcl) 57: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/Top.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/Top.v'
@file(basic.tcl) 58: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/ID_EX.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/ID_EX.v'
@file(basic.tcl) 59: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/IF_ID.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/IF_ID.v'
@file(basic.tcl) 60: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/EX_MEM.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/EX_MEM.v'
@file(basic.tcl) 61: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/MEM_WB.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/MEM_WB.v'
@file(basic.tcl) 62: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/Alu.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/Alu.v'
@file(basic.tcl) 63: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/ControlUnit.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v'
@file(basic.tcl) 64: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/ImmDecode.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v'
@file(basic.tcl) 65: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/MemInst.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v'
@file(basic.tcl) 66: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/MemDat.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v'
@file(basic.tcl) 67: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/Regs.v
Warning : Cannot open file. [VLOGPT-650]
        : File '/home/OtavioFarias/riscvFinal/projeto/Regs.v'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
@file(basic.tcl) 68: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/Forwarding.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/Forwarding.v'
@file(basic.tcl) 69: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/Memories.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/Memories.v'
@file(basic.tcl) 70: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v'
@file(basic.tcl) 71: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/RegisterBank.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/RegisterBank.v'
@file(basic.tcl) 72: read_hdl -language sv /home/OtavioFarias/riscvFinal/projeto/tb_top_fake.v
            Reading Verilog file '/home/OtavioFarias/riscvFinal/projeto/tb_top_fake.v'
@file(basic.tcl) 73: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Top' from file '/home/OtavioFarias/riscvFinal/projeto/Top.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'IF_ID' from file '/home/OtavioFarias/riscvFinal/projeto/IF_ID.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ID_EX' from file '/home/OtavioFarias/riscvFinal/projeto/ID_EX.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'EX_MEM' from file '/home/OtavioFarias/riscvFinal/projeto/EX_MEM.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MEM_WB' from file '/home/OtavioFarias/riscvFinal/projeto/MEM_WB.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Alu' from file '/home/OtavioFarias/riscvFinal/projeto/Alu.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '>>'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '>>'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ControlUnit' from file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'EscReg' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 9.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'EscMem' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 10.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ulaImm' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 11.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'jump' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 12.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'blt' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 13.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bge' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 14.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lui' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 15.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'aluControl' [3] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 16.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'auiPc' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 17.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'jalr' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lw' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 19.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'EscReg' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 25.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'EscMem' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 26.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ulaImm' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 27.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'jump' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'blt' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 29.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bge' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lui' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 31.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'auiPc' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 33.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'jalr' [1] doesn't match the width of right hand side [32] in assignment in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 32.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 160.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 32.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ControlUnit' in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 21.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ControlUnit' in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 113.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ControlUnit' in file '/home/OtavioFarias/riscvFinal/projeto/ControlUnit.v' on line 21.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ImmDecode' from file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 57.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 51.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%'.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 27.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 14.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 38.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 44.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 57.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 51.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 27.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 14.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 57.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 51.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/OtavioFarias/riscvFinal/projeto/ImmDecode.v' on line 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Memories' from file '/home/OtavioFarias/riscvFinal/projeto/Memories.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MemInst' from file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data' in module 'MemInst' in file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v' on line 30.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'valid' in module 'MemInst' in file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v' on line 31.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'tagArray' in module 'MemInst' in file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v' on line 32.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N17259' in Module 'MemInst' in file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v' on line 87.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N19068' in Module 'MemInst' in file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v' on line 88.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N20877' in Module 'MemInst' in file '/home/OtavioFarias/riscvFinal/projeto/MemInst.v' on line 89.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MemDat' from file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data' in module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 37.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'valid' in module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 38.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dirty' in module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 39.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'tagArray' in module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 40.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N59420' in Module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 106.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N61229' in Module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 107.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N63038' in Module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 108.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N93899' in Module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 154.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N95708' in Module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 155.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Multidim Array Write for variable 'N97517' in Module 'MemDat' in file '/home/OtavioFarias/riscvFinal/projeto/MemDat.v' on line 156.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'CacheToRAM' from file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'RAM' from file '/home/OtavioFarias/riscvFinal/projeto/tb_top_fake.v'.
Warning : Empty port expression. [CDFG-436]
        : In module 'RAM' in file '/home/OtavioFarias/riscvFinal/projeto/tb_top_fake.v' on line 12.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clock' is not used in module 'CacheToRAM' in file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v' on line 3.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'reset' is not used in module 'CacheToRAM' in file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v' on line 3.
Info    : Unused module input port. [CDFG-500]
        : Input port 'readDat' is not used in module 'CacheToRAM' in file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v' on line 4.
Info    : Unused module input port. [CDFG-500]
        : Input port 'write' is not used in module 'CacheToRAM' in file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v' on line 4.
Info    : Unused module input port. [CDFG-500]
        : Input port 'value' is not used in module 'CacheToRAM' in file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v' on line 5.
Info    : Unused module input port. [CDFG-500]
        : Input port 'addressDat' is not used in module 'CacheToRAM' in file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v' on line 6.
Info    : Unused module input port. [CDFG-500]
        : Input port 'addressInst' is not used in module 'CacheToRAM' in file '/home/OtavioFarias/riscvFinal/projeto/CacheToRAM.v' on line 6.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'RegisterBank' from file '/home/OtavioFarias/riscvFinal/projeto/RegisterBank.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Forwarding' from file '/home/OtavioFarias/riscvFinal/projeto/Forwarding.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'lw' is not used in module 'Forwarding' in file '/home/OtavioFarias/riscvFinal/projeto/Forwarding.v' on line 5.
Info    : Unused module input port. [CDFG-500]
        : Input port 'imm' is not used in module 'Forwarding' in file '/home/OtavioFarias/riscvFinal/projeto/Forwarding.v' on line 5.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'clock' in file '/home/OtavioFarias/riscvFinal/projeto/Top.v' on line 254, column 12.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Top'.
Checking for analog nets...
Check completed for analog nets.
Starting remove undriven muxes [v2.0] (stage: post_elab, startdef: Top, recur: true)
Completed remove undriven muxes (accepts: 112, rejects: 0, runtime: 0.051s)
Starting remove undriven datapath [v1.0] (stage: post_elab, startdef: Top, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: Top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.006s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: Top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant mux bdd optimization [v1.0] (stage: post_elab, startdef: Top, recur: true)
Completed constant mux bdd optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(basic.tcl) 74: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(basic.tcl) 75: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:35 (Jul15) |  119.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:14) |  00:00:14(00:00:14) | 100.0(100.0) |    0:07:49 (Jul15) |  397.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(basic.tcl) 79: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'Top'

No empty modules in design 'Top'

  Done Checking the design.
@file(basic.tcl) 85: read_sdc processador.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command on line '7' in the SDC file 'processador.sdc' is not supported on ports which have a clock already defined 'port:Top/realClock'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
            Reading file '/home/OtavioFarias/riscvFinal/processador.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(basic.tcl) 86: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(basic.tcl) 91: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Jul15-00:07:38
@file(basic.tcl) 96: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Jul15-00:07:38
@file(basic.tcl) 101: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Jul15-00:07:38
@file(basic.tcl) 105: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 15 2025  12:07:50 am
  Module:                 Top
  Technology library:     slow_vdd1v2 1.0
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential data pins driven by a clock signal

The following sequential data pins are driven by a clock signal:                

pin:Top/clock_reg/d
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

pin:Top/Regs/reg10_a0_reg[0]/clk
pin:Top/Regs/reg10_a0_reg[10]/clk
pin:Top/Regs/reg10_a0_reg[11]/clk
  ... 1581 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:Top/reset
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:Top/pc[0]
port:Top/pc[10]
port:Top/pc[11]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    1
 Sequential clock pins without clock waveform                  1584
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        1
 Outputs without external load                                   32
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:       1618

@file(basic.tcl) 115: if {[llength [all_registers]] > 0} {
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(basic.tcl) 124: define_cost_group -name I2O -design $DESIGN
@file(basic.tcl) 125: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(basic.tcl) 126: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
@file(basic.tcl) 143: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(basic.tcl) 144: syn_generic
      Running additional step before syn_gen...

##Generic Timing Info for library domain: _default_ typical gate delay: 91.4 ps std_slew: 11.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Top, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
  Accepted mux data reorder optimization in module MemInst for instance(s): mux_data[add_42_95]_42_84
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemInst for instance(s): mux_data[add_42_78]_42_67
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemInst for instance(s): mux_data[add_42_61]_42_50
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_93_91]_93_80
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_93_74]_93_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_93_57]_93_46
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_119_91]_119_80
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_119_74]_119_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_119_57]_119_46
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_53_77]_53_66
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_53_60]_53_49
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
  Accepted mux data reorder optimization in module MemDat for instance(s): mux_data[add_53_43]_53_32
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 29 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'Mem/MemDat/ctl_read_79_12', 'Mem/MemDat/mux_45_24', 
'Mem/MemDat/mux_data[add_93_57]_93_46', 
'Mem/MemDat/mux_data[add_93_74]_93_63', 
'Mem/MemDat/mux_data[add_93_91]_93_80', 
'Mem/MemDat/mux_data[add_119_57]_119_46', 
'Mem/MemDat/mux_data[add_119_74]_119_63', 
'Mem/MemDat/mux_data[add_119_91]_119_80', 
'Mem/MemDat/mux_data[index]_93_33', 'Mem/MemDat/mux_data[index]_119_33', 
'Mem/MemDat/mux_readRAM_73_8', 'Mem/MemDat/mux_readRAM_79_12', 
'Mem/MemDat/mux_readRAM_80_16', 'Mem/MemDat/mux_readRAM_88_20', 
'Mem/MemDat/mux_tagArray[index]_45_37', 'Mem/MemDat/mux_valueRAM_79_12', 
'Mem/MemDat/mux_writeRAM_73_8', 'Mem/MemDat/to_be_deleted', 
'Mem/MemDat/to_be_deleted11295', 'Mem/MemDat/to_be_deleted11296', 
'Mem/MemDat/to_be_deleted11297', 'Mem/MemDat/to_be_deleted11298', 
'Mem/MemDat/to_be_deleted11299', 'Mem/MemDat/to_be_deleted11300', 
'Mem/MemDat/to_be_deleted11301', 'Mem/MemDat/to_be_deleted11302', 
'Mem/MemInst/to_be_deleted', 'Mem/MemInst/to_be_deleted7406', 
'Mem/MemInst/to_be_deleted7407'.
Completed mux data reorder optimization (accepts: 12, rejects: 0, runtime: 3.092s)
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/stage_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[127]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[126]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[125]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[124]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[123]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[122]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[121]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[120]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[119]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[118]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[117]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[116]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[115]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[114]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[113]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[112]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[111]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[110]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[109]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Mem/MemInst/valid_reg[108]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem/MemInst/data_reg[0][7]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 7840
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 265 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'Mem/MemDat/valid_reg[0]', 'Mem/MemDat/valid_reg[1]', 
'Mem/MemDat/valid_reg[2]', 'Mem/MemDat/valid_reg[3]', 
'Mem/MemDat/valid_reg[4]', 'Mem/MemDat/valid_reg[5]', 
'Mem/MemDat/valid_reg[6]', 'Mem/MemDat/valid_reg[7]', 
'Mem/MemDat/valid_reg[8]', 'Mem/MemDat/valid_reg[9]', 
'Mem/MemDat/valid_reg[10]', 'Mem/MemDat/valid_reg[11]', 
'Mem/MemDat/valid_reg[12]', 'Mem/MemDat/valid_reg[13]', 
'Mem/MemDat/valid_reg[14]', 'Mem/MemDat/valid_reg[15]', 
'Mem/MemDat/valid_reg[16]', 'Mem/MemDat/valid_reg[17]', 
'Mem/MemDat/valid_reg[18]', 'Mem/MemDat/valid_reg[19]', 
'Mem/MemDat/valid_reg[20]', 'Mem/MemDat/valid_reg[21]', 
'Mem/MemDat/valid_reg[22]', 'Mem/MemDat/valid_reg[23]', 
'Mem/MemDat/valid_reg[24]', 'Mem/MemDat/valid_reg[25]', 
'Mem/MemDat/valid_reg[26]', 'Mem/MemDat/valid_reg[27]', 
'Mem/MemDat/valid_reg[28]', 'Mem/MemDat/valid_reg[29]', 
'Mem/MemDat/valid_reg[30]', 'Mem/MemDat/valid_reg[31]', 
'Mem/MemDat/valid_reg[32]', 'Mem/MemDat/valid_reg[33]', 
'Mem/MemDat/valid_reg[34]', 'Mem/MemDat/valid_reg[35]', 
'Mem/MemDat/valid_reg[36]', 'Mem/MemDat/valid_reg[37]', 
'Mem/MemDat/valid_reg[38]', 'Mem/MemDat/valid_reg[39]', 
'Mem/MemDat/valid_reg[40]', 'Mem/MemDat/valid_reg[41]', 
'Mem/MemDat/valid_reg[42]', 'Mem/MemDat/valid_reg[43]', 
'Mem/MemDat/valid_reg[44]', 'Mem/MemDat/valid_reg[45]', 
'Mem/MemDat/valid_reg[46]', 'Mem/MemDat/valid_reg[47]', 
'Mem/MemDat/valid_reg[48]', 'Mem/MemDat/valid_reg[49]', 
'Mem/MemDat/valid_reg[50]', 'Mem/MemDat/valid_reg[51]', 
'Mem/MemDat/valid_reg[52]', 'Mem/MemDat/valid_reg[53]', 
'Mem/MemDat/valid_reg[54]', 'Mem/MemDat/valid_reg[55]', 
'Mem/MemDat/valid_reg[56]', 'Mem/MemDat/valid_reg[57]', 
'Mem/MemDat/valid_reg[58]', 'Mem/MemDat/valid_reg[59]', 
'Mem/MemDat/valid_reg[60]', 'Mem/MemDat/valid_reg[61]', 
'Mem/MemDat/valid_reg[62]', 'Mem/MemDat/valid_reg[63]', 
'Mem/MemDat/valid_reg[64]', 'Mem/MemDat/valid_reg[65]', 
'Mem/MemDat/valid_reg[66]', 'Mem/MemDat/valid_reg[67]', 
'Mem/MemDat/valid_reg[68]', 'Mem/MemDat/valid_reg[69]', 
'Mem/MemDat/valid_reg[70]', 'Mem/MemDat/valid_reg[71]', 
'Mem/MemDat/valid_reg[72]', 'Mem/MemDat/valid_reg[73]', 
'Mem/MemDat/valid_reg[74]', 'Mem/MemDat/valid_reg[75]', 
'Mem/MemDat/valid_reg[76]', 'Mem/MemDat/valid_reg[77]', 
'Mem/MemDat/valid_reg[78]', 'Mem/MemDat/valid_reg[79]', 
'Mem/MemDat/valid_reg[80]', 'Mem/MemDat/valid_reg[81]', 
'Mem/MemDat/valid_reg[82]', 'Mem/MemDat/valid_reg[83]', 
'Mem/MemDat/valid_reg[84]', 'Mem/MemDat/valid_reg[85]', 
'Mem/MemDat/valid_reg[86]', 'Mem/MemDat/valid_reg[87]', 
'Mem/MemDat/valid_reg[88]', 'Mem/MemDat/valid_reg[89]', 
'Mem/MemDat/valid_reg[90]', 'Mem/MemDat/valid_reg[91]', 
'Mem/MemDat/valid_reg[92]', 'Mem/MemDat/valid_reg[93]', 
'Mem/MemDat/valid_reg[94]', 'Mem/MemDat/valid_reg[95]', 
'Mem/MemDat/valid_reg[96]', 'Mem/MemDat/valid_reg[97]', 
'Mem/MemDat/valid_reg[98]', 'Mem/MemDat/valid_reg[99]', 
'Mem/MemDat/valid_reg[100]', 'Mem/MemDat/valid_reg[101]', 
'Mem/MemDat/valid_reg[102]', 'Mem/MemDat/valid_reg[103]', 
'Mem/MemDat/valid_reg[104]', 'Mem/MemDat/valid_reg[105]', 
'Mem/MemDat/valid_reg[106]', 'Mem/MemDat/valid_reg[107]', 
'Mem/MemDat/valid_reg[108]', 'Mem/MemDat/valid_reg[109]', 
'Mem/MemDat/valid_reg[110]', 'Mem/MemDat/valid_reg[111]', 
'Mem/MemDat/valid_reg[112]', 'Mem/MemDat/valid_reg[113]', 
'Mem/MemDat/valid_reg[114]', 'Mem/MemDat/valid_reg[115]', 
'Mem/MemDat/valid_reg[116]', 'Mem/MemDat/valid_reg[117]', 
'Mem/MemDat/valid_reg[118]', 'Mem/MemDat/valid_reg[119]', 
'Mem/MemDat/valid_reg[120]', 'Mem/MemDat/valid_reg[121]', 
'Mem/MemDat/valid_reg[122]', 'Mem/MemDat/valid_reg[123]', 
'Mem/MemDat/valid_reg[124]', 'Mem/MemDat/valid_reg[125]', 
'Mem/MemDat/valid_reg[126]', 'Mem/MemDat/valid_reg[127]', 
'Mem/MemInst/data_reg[0][0]', 'Mem/MemInst/data_reg[0][1]', 
'Mem/MemInst/data_reg[0][2]', 'Mem/MemInst/data_reg[0][3]', 
'Mem/MemInst/data_reg[0][4]', 'Mem/MemInst/data_reg[0][5]', 
'Mem/MemInst/data_reg[0][6]', 'Mem/MemInst/data_reg[0][7]', 
'Mem/MemInst/stage_reg[1]', 'Mem/MemInst/valid_reg[0]', 
'Mem/MemInst/valid_
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'Mem/MemDat/ctl_index_151_6', 'Mem/MemInst/ctl_index_84_9', 'Mem/cacheRam'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 4721
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 130 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'Mem/MemDat/mux_dirty[1]_103_16', 'Mem/MemDat/mux_dirty[2]_103_16', 
'Mem/MemDat/mux_dirty[3]_103_16', 'Mem/MemDat/mux_dirty[4]_103_16', 
'Mem/MemDat/mux_dirty[5]_103_16', 'Mem/MemDat/mux_dirty[6]_103_16', 
'Mem/MemDat/mux_dirty[7]_103_16', 'Mem/MemDat/mux_dirty[8]_103_16', 
'Mem/MemDat/mux_dirty[9]_103_16', 'Mem/MemDat/mux_dirty[10]_103_16', 
'Mem/MemDat/mux_dirty[11]_103_16', 'Mem/MemDat/mux_dirty[12]_103_16', 
'Mem/MemDat/mux_dirty[13]_103_16', 'Mem/MemDat/mux_dirty[14]_103_16', 
'Mem/MemDat/mux_dirty[15]_103_16', 'Mem/MemDat/mux_dirty[16]_103_16', 
'Mem/MemDat/mux_dirty[17]_103_16', 'Mem/MemDat/mux_dirty[18]_103_16', 
'Mem/MemDat/mux_dirty[19]_103_16', 'Mem/MemDat/mux_dirty[20]_103_16', 
'Mem/MemDat/mux_dirty[21]_103_16', 'Mem/MemDat/mux_dirty[22]_103_16', 
'Mem/MemDat/mux_dirty[23]_103_16', 'Mem/MemDat/mux_dirty[24]_103_16', 
'Mem/MemDat/mux_dirty[25]_103_16', 'Mem/MemDat/mux_dirty[26]_103_16', 
'Mem/MemDat/mux_dirty[27]_103_16', 'Mem/MemDat/mux_dirty[28]_103_16', 
'Mem/MemDat/mux_dirty[29]_103_16', 'Mem/MemDat/mux_dirty[30]_103_16', 
'Mem/MemDat/mux_dirty[31]_103_16', 'Mem/MemDat/mux_dirty[32]_103_16', 
'Mem/MemDat/mux_dirty[33]_103_16', 'Mem/MemDat/mux_dirty[34]_103_16', 
'Mem/MemDat/mux_dirty[35]_103_16', 'Mem/MemDat/mux_dirty[36]_103_16', 
'Mem/MemDat/mux_dirty[37]_103_16', 'Mem/MemDat/mux_dirty[38]_103_16', 
'Mem/MemDat/mux_dirty[39]_103_16', 'Mem/MemDat/mux_dirty[40]_103_16', 
'Mem/MemDat/mux_dirty[41]_103_16', 'Mem/MemDat/mux_dirty[42]_103_16', 
'Mem/MemDat/mux_dirty[43]_103_16', 'Mem/MemDat/mux_dirty[44]_103_16', 
'Mem/MemDat/mux_dirty[45]_103_16', 'Mem/MemDat/mux_dirty[46]_103_16', 
'Mem/MemDat/mux_dirty[47]_103_16', 'Mem/MemDat/mux_dirty[48]_103_16', 
'Mem/MemDat/mux_dirty[49]_103_16', 'Mem/MemDat/mux_dirty[50]_103_16', 
'Mem/MemDat/mux_dirty[51]_103_16', 'Mem/MemDat/mux_dirty[52]_103_16', 
'Mem/MemDat/mux_dirty[53]_103_16', 'Mem/MemDat/mux_dirty[54]_103_16', 
'Mem/MemDat/mux_dirty[55]_103_16', 'Mem/MemDat/mux_dirty[56]_103_16', 
'Mem/MemDat/mux_dirty[57]_103_16', 'Mem/MemDat/mux_dirty[58]_103_16', 
'Mem/MemDat/mux_dirty[59]_103_16', 'Mem/MemDat/mux_dirty[60]_103_16', 
'Mem/MemDat/mux_dirty[61]_103_16', 'Mem/MemDat/mux_dirty[62]_103_16', 
'Mem/MemDat/mux_dirty[63]_103_16', 'Mem/MemDat/mux_dirty[64]_103_16', 
'Mem/MemDat/mux_dirty[65]_103_16', 'Mem/MemDat/mux_dirty[66]_103_16', 
'Mem/MemDat/mux_dirty[67]_103_16', 'Mem/MemDat/mux_dirty[68]_103_16', 
'Mem/MemDat/mux_dirty[69]_103_16', 'Mem/MemDat/mux_dirty[70]_103_16', 
'Mem/MemDat/mux_dirty[71]_103_16', 'Mem/MemDat/mux_dirty[72]_103_16', 
'Mem/MemDat/mux_dirty[73]_103_16', 'Mem/MemDat/mux_dirty[74]_103_16', 
'Mem/MemDat/mux_dirty[75]_103_16', 'Mem/MemDat/mux_dirty[76]_103_16', 
'Mem/MemDat/mux_dirty[77]_103_16', 'Mem/MemDat/mux_dirty[78]_103_16', 
'Mem/MemDat/mux_dirty[79]_103_16', 'Mem/MemDat/mux_dirty[80]_103_16', 
'Mem/MemDat/mux_dirty[81]_103_16', 'Mem/MemDat/mux_dirty[82]_103_16', 
'Mem/MemDat/mux_dirty[83]_103_16', 'Mem/MemDat/mux_dirty[84]_103_16', 
'Mem/MemDat/mux_dirty[85]_103_16', 'Mem/MemDat/mux_dirty[86]_103_16', 
'Mem/MemDat/mux_dirty[87]_103_16', 'Mem/MemDat/mux_dirty[88]_103_16', 
'Mem/MemDat/mux_dirty[89]_103_16', 'Mem/MemDat/mux_dirty[90]_103_16', 
'Mem/MemDat/mux_dirty[91]_103_16', 'Mem/MemDat/mux_dirty[92]_103_16', 
'Mem/MemDat/mux_dirty[93]_103_16', 'Mem/MemDat/mux_dirty[94]_103_16', 
'Mem/MemDat/mux_dirty[95]_103_16', 'Mem/MemDat/mux_dirty[96]_103_16', 
'Mem/MemDat/mux_dirty[97]_103_16', 'Mem/MemDat/mux_dirty[98]_103_16', 
'Mem/MemDat/mux_dirty[99]_103_16', 'Mem/MemDat/mux_dirty[100]_103_16', 
'Mem/MemDat/mux_dirty[101]_103_16', 'Mem/MemDat/mux_dirty[102]_103_16', 
'Mem/MemDat/mux_dirty[103]_103_16', 'Mem/MemDat/mux_dirty[104]_103_16', 
'Mem/MemDat/mux_dirty[105]_103_16', 'Mem/MemDat/mux_dirty[106]_103_16', 
'Mem/MemDat/mux_dirty[107]_103_16', 'Mem/MemDat/mux_dirty[108]_103_16', 
'Mem/MemDat/mux_dirty[109]_103_16', 'Mem/MemDat/mux_dirty[110]_103_16', 
'Mem/MemDat/mux_dirty[111]_103_16', 'Mem/MemDat/mux_dirty[112]_103_16', 
'Mem
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'Top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.069s)
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 4541
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'Mem/MemDat/mux_dirty[1]_79_12', 'Mem/MemDat/mux_dirty[2]_79_12', 
'Mem/MemDat/mux_dirty[3]_79_12', 'Mem/MemDat/mux_dirty[4]_79_12', 
'Mem/MemDat/mux_dirty[5]_79_12', 'Mem/MemDat/mux_dirty[6]_79_12', 
'Mem/MemDat/mux_dirty[7]_79_12', 'Mem/MemDat/mux_dirty[8]_79_12', 
'Mem/MemDat/mux_dirty[9]_79_12', 'Mem/MemDat/mux_dirty[10]_79_12', 
'Mem/MemDat/mux_dirty[11]_79_12', 'Mem/MemDat/mux_dirty[12]_79_12', 
'Mem/MemDat/mux_dirty[13]_79_12', 'Mem/MemDat/mux_dirty[14]_79_12', 
'Mem/MemDat/mux_dirty[15]_79_12', 'Mem/MemDat/mux_dirty[16]_79_12', 
'Mem/MemDat/mux_dirty[17]_79_12', 'Mem/MemDat/mux_dirty[18]_79_12', 
'Mem/MemDat/mux_dirty[19]_79_12', 'Mem/MemDat/mux_dirty[20]_79_12', 
'Mem/MemDat/mux_dirty[21]_79_12', 'Mem/MemDat/mux_dirty[22]_79_12', 
'Mem/MemDat/mux_dirty[23]_79_12', 'Mem/MemDat/mux_dirty[24]_79_12', 
'Mem/MemDat/mux_dirty[25]_79_12', 'Mem/MemDat/mux_dirty[26]_79_12', 
'Mem/MemDat/mux_dirty[27]_79_12', 'Mem/MemDat/mux_dirty[28]_79_12', 
'Mem/MemDat/mux_dirty[29]_79_12', 'Mem/MemDat/mux_dirty[30]_79_12', 
'Mem/MemDat/mux_dirty[31]_79_12', 'Mem/MemDat/mux_dirty[32]_79_12', 
'Mem/MemDat/mux_dirty[33]_79_12', 'Mem/MemDat/mux_dirty[34]_79_12', 
'Mem/MemDat/mux_dirty[35]_79_12', 'Mem/MemDat/mux_dirty[36]_79_12', 
'Mem/MemDat/mux_dirty[37]_79_12', 'Mem/MemDat/mux_dirty[38]_79_12', 
'Mem/MemDat/mux_dirty[39]_79_12', 'Mem/MemDat/mux_dirty[40]_79_12', 
'Mem/MemDat/mux_dirty[41]_79_12', 'Mem/MemDat/mux_dirty[42]_79_12', 
'Mem/MemDat/mux_dirty[43]_79_12', 'Mem/MemDat/mux_dirty[44]_79_12', 
'Mem/MemDat/mux_dirty[45]_79_12', 'Mem/MemDat/mux_dirty[46]_79_12', 
'Mem/MemDat/mux_dirty[47]_79_12', 'Mem/MemDat/mux_dirty[48]_79_12', 
'Mem/MemDat/mux_dirty[49]_79_12', 'Mem/MemDat/mux_dirty[50]_79_12', 
'Mem/MemDat/mux_dirty[51]_79_12', 'Mem/MemDat/mux_dirty[52]_79_12', 
'Mem/MemDat/mux_dirty[53]_79_12', 'Mem/MemDat/mux_dirty[54]_79_12', 
'Mem/MemDat/mux_dirty[55]_79_12', 'Mem/MemDat/mux_dirty[56]_79_12', 
'Mem/MemDat/mux_dirty[57]_79_12', 'Mem/MemDat/mux_dirty[58]_79_12', 
'Mem/MemDat/mux_dirty[59]_79_12', 'Mem/MemDat/mux_dirty[60]_79_12', 
'Mem/MemDat/mux_dirty[61]_79_12', 'Mem/MemDat/mux_dirty[62]_79_12', 
'Mem/MemDat/mux_dirty[63]_79_12', 'Mem/MemDat/mux_dirty[64]_79_12', 
'Mem/MemDat/mux_dirty[65]_79_12', 'Mem/MemDat/mux_dirty[66]_79_12', 
'Mem/MemDat/mux_dirty[67]_79_12', 'Mem/MemDat/mux_dirty[68]_79_12', 
'Mem/MemDat/mux_dirty[69]_79_12', 'Mem/MemDat/mux_dirty[70]_79_12', 
'Mem/MemDat/mux_dirty[71]_79_12', 'Mem/MemDat/mux_dirty[72]_79_12', 
'Mem/MemDat/mux_dirty[73]_79_12', 'Mem/MemDat/mux_dirty[74]_79_12', 
'Mem/MemDat/mux_dirty[75]_79_12', 'Mem/MemDat/mux_dirty[76]_79_12', 
'Mem/MemDat/mux_dirty[77]_79_12', 'Mem/MemDat/mux_dirty[78]_79_12', 
'Mem/MemDat/mux_dirty[79]_79_12', 'Mem/MemDat/mux_dirty[80]_79_12', 
'Mem/MemDat/mux_dirty[81]_79_12', 'Mem/MemDat/mux_dirty[82]_79_12', 
'Mem/MemDat/mux_dirty[83]_79_12', 'Mem/MemDat/mux_dirty[84]_79_12', 
'Mem/MemDat/mux_dirty[85]_79_12', 'Mem/MemDat/mux_dirty[86]_79_12', 
'Mem/MemDat/mux_dirty[87]_79_12', 'Mem/MemDat/mux_dirty[88]_79_12', 
'Mem/MemDat/mux_dirty[89]_79_12', 'Mem/MemDat/mux_dirty[90]_79_12', 
'Mem/MemDat/mux_dirty[91]_79_12', 'Mem/MemDat/mux_dirty[92]_79_12', 
'Mem/MemDat/mux_dirty[93]_79_12', 'Mem/MemDat/mux_dirty[94]_79_12', 
'Mem/MemDat/mux_dirty[95]_79_12', 'Mem/MemDat/mux_dirty[96]_79_12', 
'Mem/MemDat/mux_dirty[97]_79_12', 'Mem/MemDat/mux_dirty[98]_79_12', 
'Mem/MemDat/mux_dirty[99]_79_12', 'Mem/MemDat/mux_dirty[100]_79_12', 
'Mem/MemDat/mux_dirty[101]_79_12', 'Mem/MemDat/mux_dirty[102]_79_12', 
'Mem/MemDat/mux_dirty[103]_79_12', 'Mem/MemDat/mux_dirty[104]_79_12', 
'Mem/MemDat/mux_dirty[105]_79_12', 'Mem/MemDat/mux_dirty[106]_79_12', 
'Mem/MemDat/mux_dirty[107]_79_12', 'Mem/MemDat/mux_dirty[108]_79_12', 
'Mem/MemDat/mux_dirty[109]_79_12', 'Mem/MemDat/mux_dirty[110]_79_12', 
'Mem/MemDat/mux_dirty[111]_79_12', 'Mem/MemDat/mux_dirty[112]_79_12', 
'Mem/MemDat/mux_dirty[113]_79_12', 'Mem/MemDat/mux_dirty[114]_79_12', 
'Mem/MemDat/mux_dirty[115]_79_12', 'Mem/MemDa
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: Top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.024s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'g1' and 'g3' in 'Alu' have been merged.
        : This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'g1' and 'g4' in 'Alu' have been merged.
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 23, runtime: 0.105s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.342s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[3]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[4]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[5]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[6]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[7]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[8]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[9]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[10]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[11]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[12]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[13]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[14]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[15]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[16]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[17]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[18]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[19]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[20]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[21]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[22]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[23]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[24]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[25]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[26]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[27]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[28]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[29]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[30]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[31]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[32]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[33]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[34]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[35]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[36]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[37]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[38]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[39]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[40]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[41]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[42]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[43]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[44]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[45]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[46]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[47]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[48]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[49]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[50]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[51]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[52]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[53]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[54]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[55]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[56]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[57]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[58]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[59]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[60]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[61]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[62]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[63]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[64]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[65]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[66]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[67]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[68]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[69]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[70]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[71]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[72]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[73]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[74]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[75]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[76]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[77]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[78]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[79]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[80]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[81]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[82]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[83]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[84]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[85]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[86]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[87]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[88]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[89]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[90]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[91]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[92]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[93]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[94]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[95]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[96]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[97]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[98]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[99]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[100]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[101]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[102]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[103]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[104]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[105]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[106]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[107]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[108]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[109]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[110]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[111]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[112]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[113]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[114]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[115]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[116]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[117]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[118]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[119]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[120]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[121]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[122]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[123]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[124]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[125]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[126]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[127]_156_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[2]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[3]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[4]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[5]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[6]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[7]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[8]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[9]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[10]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[11]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[12]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[13]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[14]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[15]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[16]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[17]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[18]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[19]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[20]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[21]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[22]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[23]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[24]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[25]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[26]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[27]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[28]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[29]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[30]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[31]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[32]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[33]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[34]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[35]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[36]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[37]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[38]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[39]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[40]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[41]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[42]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[43]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[44]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[45]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[46]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[47]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[48]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[49]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[50]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[51]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[52]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[53]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[54]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[55]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[56]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[57]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[58]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[59]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[60]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[61]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[62]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[63]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[64]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[65]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[66]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[67]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[68]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[69]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[70]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[71]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[72]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[73]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[74]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[75]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[76]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[77]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[78]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[79]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[80]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[81]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[82]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[83]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[84]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[85]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[86]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[87]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[88]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[89]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[90]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[91]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[92]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[93]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[94]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[95]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[96]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[97]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[98]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[99]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[100]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[101]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[102]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[103]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[104]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[105]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[106]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[107]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[108]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[109]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[110]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[111]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[112]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[113]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[114]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[115]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[116]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[117]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[118]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[119]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[120]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[121]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[122]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[123]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[124]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[125]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[126]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_data[127]_155_6
  Accepted common data mux cascade opt in module MemDat for instance(s): mux_dirty[0]_79_12
new_area=6721297400  new_slack=-175.00  new_is_better=0
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[3]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[4]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[5]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[6]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[7]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[8]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[9]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[10]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[11]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[12]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[13]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[14]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[15]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[16]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[17]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[18]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[19]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[20]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[21]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[22]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[23]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[24]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[25]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[26]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[27]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[28]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[29]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[30]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[31]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[32]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[33]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[34]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[35]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[36]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[37]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[38]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[39]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[40]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[41]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[42]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[43]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[44]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[45]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[46]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[47]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[48]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[49]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[50]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[51]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[52]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[53]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[54]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[55]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[56]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[57]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[58]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[59]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[60]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[61]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[62]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[63]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[64]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[65]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[66]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[67]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[68]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[69]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[70]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[71]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[72]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[73]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[74]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[75]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[76]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[77]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[78]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[79]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[80]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[81]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[82]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[83]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[84]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[85]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[86]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[87]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[88]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[89]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[90]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[91]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[92]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[93]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[94]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[95]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[96]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[97]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[98]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[99]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[100]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[101]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[102]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[103]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[104]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[105]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[106]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[107]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[108]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[109]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[110]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[111]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[112]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[113]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[114]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[115]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[116]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[117]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[118]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[119]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[120]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[121]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[122]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[123]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[124]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[125]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[126]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[127]_89_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[2]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[3]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[4]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[5]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[6]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[7]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[8]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[9]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[10]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[11]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[12]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[13]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[14]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[15]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[16]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[17]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[18]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[19]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[20]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[21]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[22]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[23]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[24]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[25]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[26]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[27]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[28]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[29]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[30]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[31]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[32]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[33]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[34]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[35]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[36]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[37]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[38]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[39]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[40]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[41]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[42]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[43]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[44]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[45]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[46]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[47]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[48]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[49]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[50]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[51]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[52]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[53]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[54]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[55]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[56]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[57]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[58]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[59]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[60]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[61]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[62]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[63]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[64]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[65]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[66]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[67]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[68]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[69]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[70]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[71]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[72]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[73]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[74]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[75]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[76]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[77]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[78]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[79]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[80]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[81]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[82]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[83]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[84]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[85]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[86]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[87]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[88]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[89]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[90]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[91]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[92]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[93]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[94]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[95]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[96]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[97]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[98]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[99]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[100]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[101]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[102]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[103]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[104]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[105]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[106]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[107]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[108]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[109]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[110]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[111]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[112]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[113]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[114]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[115]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[116]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[117]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[118]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[119]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[120]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[121]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[122]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[123]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[124]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[125]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[126]_88_6
  Accepted common data mux cascade opt in module MemInst for instance(s): mux_data[127]_88_6
new_area=6705281600  new_slack=-175.00  new_is_better=0
Completed common data mux cascade opt (accepts: 503, rejects: 0, runtime: 0.521s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.015s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 3.042s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.141s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.024s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.024s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.016s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.006s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.014s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting remove undriven muxes [v2.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.005s)
Starting remove undriven datapath [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed clip mux common data inputs (accepts: 256, rejects: 0, runtime: 0.050s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: Top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.002s)
Number of big hc bmuxes before = 11
new_area=4169446600  new_slack=-251.30  new_is_better=1
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'Top':
          sop(2) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ALU' in module 'Top' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MemDat' in module 'Memories' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Mem' in module 'Top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Regs' in module 'Top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'forwarding' in module 'Top' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'Top'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_Mem_MemDat_mux_stage_73_8' in design 'CDN_DP_region_7_1'.
	The following set of instances are flattened ( Mem_MemDat_mux_stage_73_8 Mem_MemDat_mux_stage_80_16 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_1'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
Issue building hierarchical agdef. Bailing out. 
Warning : Invalid user control data. [DPOPT-50]
        : Invalid user-specified configuration number '-1'. Implementing all configurations instead.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_1_c1' to a form more suitable for further optimization.
      Timing increment_unsigned...
      Timing addsub_unsigned_54...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_7_1_c1 in Top':
	  (ALU_sub_16_50, ALU_add_10_47)

      Timing lt_signed_rtlopto_model_104...
      Timing equal_unsigned_422_1_rtlopto_model_105...
      Timing increment_unsigned_106...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_1_c2' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_7_1_c2 in Top':
	  (ALU_sub_16_50, ALU_add_10_47)

      Timing lt_signed_rtlopto_model_163...
      Timing equal_unsigned_422_1_rtlopto_model_164...
      Timing increment_unsigned_165...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_1_c3' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_7_1_c3 in Top':
	  (ALU_sub_16_50, ALU_add_10_47)

      Timing lt_signed_rtlopto_model_222...
      Timing equal_unsigned_422_1_rtlopto_model_223...
      Timing increment_unsigned_224...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_1_c4' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_7_1_c4 in Top':
	  (ALU_sub_16_50, ALU_add_10_47)

      Timing lt_signed_rtlopto_model_281...
      Timing equal_unsigned_422_1_rtlopto_model_282...
      Timing increment_unsigned_283...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_1_c5' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_7_1_c5 in Top':
	  (ALU_sub_16_50, ALU_add_10_47)

      Timing lt_signed_rtlopto_model_340...
      Timing equal_unsigned_422_1_rtlopto_model_341...
      Timing increment_unsigned_342...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_1_c6' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_7_1_c6 in Top':
	  (ALU_sub_16_50, ALU_add_10_47)

      Timing lt_signed_rtlopto_model_399...
      Timing equal_unsigned_422_1_rtlopto_model_400...
      Timing increment_unsigned_401...
CDN_DP_region_7_1 level = 0 loads = 1 drivers = 0
CDN_DP_region_7_1_c0 in Top: area: 152021973600 ,dp = 20 mux = 35 sg = slow         worst_clk_period: -4592028935095457943685366656458477049139426289534278904031380676065855492477960205618511858929779986172086041202652336773535388953106677313149046248640035433686190113713133483681816560122045141042477044651583561827668310257889548624380826237899115560832068045744731304350449664.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46794  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_7_1_c1 in Top: area: 138387189200 ,dp = 12 mux = 35 sg = fast         worst_clk_period: 0.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46109  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_1_c2 in Top: area: 138387189200 ,dp = 12 mux = 35 sg = very_slow    worst_clk_period: 0.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46109  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_1_c3 in Top: area: 138387189200 ,dp = 12 mux = 35 sg = very_fast    worst_clk_period: 0.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46109  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_1_c4 in Top: area: 138387189200 ,dp = 12 mux = 35 sg = very_fast    worst_clk_period: 0.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46109  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_1_c5 in Top: area: 138387189200 ,dp = 12 mux = 35 sg = very_fast    worst_clk_period: 0.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46109  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_1_c6 in Top: area: 138387189200 ,dp = 12 mux = 35 sg = very_fast    worst_clk_period: 0.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46109  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_7_1_c6 in Top: area: 138387189200 ,dp = 12 mux = 35 sg = very_fast    worst_clk_period: 0.0000 
    wns: 11176  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  46109  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 138387189200.  Fastest config wns;  11176
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     152021973600       138387189200       138387189200       138387189200       138387189200       138387189200       138387189200       157040257600  
##>            WNS         -1117.60           -1117.60           -1117.60           -1117.60           -1117.60           -1117.60           -1117.60           -1835.60  
##>            TNS            46794              46109              46109              46109              46109              46109              46109              75516  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  1                  1                  1                  1                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  2                  2                  2                  2                  2                  2                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           152021973600 (      )    107373064.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START           152021973600 ( +0.00)    107373064.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           152021973600 ( +0.00)    107373064.80 (   +0.00)             0 (       0)              
##>                                  END           143079818600 ( -5.88)    107373064.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           143079818600 ( +0.00)    107373064.80 (   +0.00)             0 (       0)              
##>                                  END           143079818600 ( +0.00)    107373064.80 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           143079818600 ( +0.00)    107373064.80 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           143063802800 ( -0.01)    107373064.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           143063802800 ( +0.00)    107373064.80 (   +0.00)             0 (       0)              
##>                                  END           143058464200 ( -0.00)    107373064.80 (   +0.00)             0 (       0)           0  
##>                                  END           143058464200 ( -5.90)    107373064.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           143058464200 ( +0.00)    107373064.80 (   +0.00)             0 (       0)              
##>                                  END           138824954400 ( -2.96)    107373064.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           138824954400 ( +0.00)    214748364.70 (+107375299.90)             0 (       0)              
##>                                  END           138814277200 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           138814277200 ( -8.69)    214748364.70 (+107375299.90)             0 (       0)           0  
##>canonicalize_by_names           START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           138814277200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138803600000 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START           138803600000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138387189200 ( -0.30)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           138387189200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START           138387189200 ( +0.00)    -1117.60 (-214749482.30)         46109 (   46109)              
##>                                  END           138387189200 ( +0.00)    -1117.60 (   +0.00)         46109 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_7_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
Issue building hierarchical agdef. Bailing out. 
Warning : Invalid user control data. [DPOPT-50]
        : Invalid user-specified configuration number '-1'. Implementing all configurations instead.
      Timing equal_unsigned_422_1_rtlopto_model_423...
      Timing increment_unsigned_424...
      Timing equal_unsigned_422_1_rtlopto_model_435...
      Timing increment_unsigned_436...
      Timing equal_unsigned_422_1_rtlopto_model_447...
      Timing increment_unsigned_448...
      Timing equal_unsigned_422_1_rtlopto_model_459...
      Timing increment_unsigned_460...
      Timing equal_unsigned_422_1_rtlopto_model_471...
      Timing increment_unsigned_472...
      Timing equal_unsigned_422_1_rtlopto_model_483...
      Timing increment_unsigned_484...
CDN_DP_region_6_0 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_7_1 
CDN_DP_region_6_0_c0 in MemInst: area: 88652791600 ,dp = 9 mux = 6 sg = slow         worst_clk_period: -4592025983559312799993106518044502920827408814606981782301665740457245783882846409697690517971654074759222813241506090265690494533272314115039711668236230954704432796447294461896575808839806247648268778683188573667308095286336948202813728684707066882887066095890999550484152320.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_6_0_c1 in MemInst: area: 81440343000 ,dp = 5 mux = 6 sg = fast         worst_clk_period: 0.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c2 in MemInst: area: 81440343000 ,dp = 5 mux = 6 sg = very_slow    worst_clk_period: 0.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c3 in MemInst: area: 81440343000 ,dp = 5 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c4 in MemInst: area: 81440343000 ,dp = 5 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c5 in MemInst: area: 81440343000 ,dp = 5 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c6 in MemInst: area: 81440343000 ,dp = 5 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_6_0_c6 in MemInst: area: 81440343000 ,dp = 5 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5669  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  5669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 81440343000.  Fastest config wns;  5669
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      88652791600        81440343000        81440343000        81440343000        81440343000        81440343000        81440343000        91300737200  
##>            WNS          -566.90            -566.90            -566.90            -566.90            -566.90            -566.90            -566.90           -1240.60  
##>            TNS             5669               5669               5669               5669               5669               5669               5669              12406  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            88652791600 (      )    107373615.50 (        )             0 (        )              
##> datapath_rewrite_one_def       START            88652791600 ( +0.00)    107373615.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            88652791600 ( +0.00)    107373615.50 (   +0.00)             0 (       0)              
##>                                  END            81499067600 ( -8.07)    107373615.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            81499067600 ( +0.00)    107373615.50 (   +0.00)             0 (       0)              
##>                                  END            81499067600 ( +0.00)    107373615.50 (   +0.00)             0 (       0)           0  
##>                                  END            81499067600 ( -8.07)    107373615.50 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            81499067600 ( +0.00)    107373615.50 (   +0.00)             0 (       0)              
##>                                  END            81499067600 ( +0.00)    107373615.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            81499067600 ( +0.00)    214748364.70 (+107374749.20)             0 (       0)              
##>                                  END            81488390400 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            81488390400 ( -8.08)    214748364.70 (+107374749.20)             0 (       0)           0  
##>canonicalize_by_names           START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            81488390400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81440343000 ( -0.06)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            81440343000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            81440343000 ( +0.00)     -566.90 (-214748931.60)          5669 (    5669)              
##>                                  END            81440343000 ( +0.00)     -566.90 (   +0.00)          5669 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_6_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_0'
CDN_DP_region_7_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_0_c0 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = slow         worst_clk_period: -4592028935095457943685366656458477049139426289534278904031380676065855492477960205618511858929779986172086041202652336773535388953106677313149046248640035433686190113713133483681816560122045141042477044651583561827668310257889548624380826237899115560832068045744731304350449664.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_7_0_c1 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = fast         worst_clk_period: 0.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c2 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = very_slow    worst_clk_period: 0.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c3 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = very_fast    worst_clk_period: 0.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c4 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = very_fast    worst_clk_period: 0.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c5 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = very_fast    worst_clk_period: 0.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c6 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = very_fast    worst_clk_period: 0.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_7_0_c6 in Top: area: 92507260800 ,dp = 0 mux = 506 sg = very_fast    worst_clk_period: 0.0000 
    wns: 1232  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  1371  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 92507260800.  Fastest config wns;  1232
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      92507260800        92507260800        92507260800        92507260800        92507260800        92507260800        92507260800  
##>            WNS          -123.20            -123.20            -123.20            -123.20            -123.20            -123.20            -123.20  
##>            TNS             1371               1371               1371               1371               1371               1371               1371  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            92507260800 (      )    107374059.20 (        )             0 (        )              
##> datapath_rewrite_one_def       START            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)           0  
##>                                  END            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    107374059.20 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            92507260800 ( +0.00)    214748364.70 (+107374305.50)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            92507260800 ( +0.00)    214748364.70 (+107374305.50)             0 (       0)           0  
##>canonicalize_by_names           START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            92507260800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            92507260800 ( +0.00)     -123.20 (-214748487.90)          1371 (    1371)              
##>                                  END            92507260800 ( +0.00)     -123.20 (   +0.00)          1371 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_7_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
CDN_DP_region_4_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_4_0_c0 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_4_0_c1 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c2 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c3 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c4 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c5 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c6 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c7 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_4_0_c7 in ImmDecode: area: 2781410600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2781410600.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_4_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2781410600         2781410600         2781410600         2781410600         2781410600         2781410600         2781410600         2781410600  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_4_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2781410600 (      )    214748364.70 (        )             0 (        )              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2781410600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_4_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_4_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[1][0]' and 'data_reg[1][1]' in 'MemInst' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[1][0]' and 'data_reg[1][2]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[1][0]' and 'data_reg[1][3]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[1][0]' and 'data_reg[1][4]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[1][0]' and 'data_reg[1][5]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[1][0]' and 'data_reg[1][6]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[1][0]' and 'data_reg[1][7]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[2][0]' and 'data_reg[2][1]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[2][0]' and 'data_reg[2][2]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[2][0]' and 'data_reg[2][3]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[2][0]' and 'data_reg[2][4]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[2][0]' and 'data_reg[2][5]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[2][0]' and 'data_reg[2][6]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[2][0]' and 'data_reg[2][7]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[3][0]' and 'data_reg[3][1]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[3][0]' and 'data_reg[3][2]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[3][0]' and 'data_reg[3][3]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[3][0]' and 'data_reg[3][4]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[3][0]' and 'data_reg[3][5]' in 'MemInst' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_reg[3][0]' and 'data_reg[3][6]' in 'MemInst' have been merged.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 28244
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 889 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'Mem_MemInst/data_reg[1][1]', 'Mem_MemInst/data_reg[1][2]', 
'Mem_MemInst/data_reg[1][3]', 'Mem_MemInst/data_reg[1][4]', 
'Mem_MemInst/data_reg[1][5]', 'Mem_MemInst/data_reg[1][6]', 
'Mem_MemInst/data_reg[1][7]', 'Mem_MemInst/data_reg[2][1]', 
'Mem_MemInst/data_reg[2][2]', 'Mem_MemInst/data_reg[2][3]', 
'Mem_MemInst/data_reg[2][4]', 'Mem_MemInst/data_reg[2][5]', 
'Mem_MemInst/data_reg[2][6]', 'Mem_MemInst/data_reg[2][7]', 
'Mem_MemInst/data_reg[3][1]', 'Mem_MemInst/data_reg[3][2]', 
'Mem_MemInst/data_reg[3][3]', 'Mem_MemInst/data_reg[3][4]', 
'Mem_MemInst/data_reg[3][5]', 'Mem_MemInst/data_reg[3][6]', 
'Mem_MemInst/data_reg[3][7]', 'Mem_MemInst/data_reg[4][1]', 
'Mem_MemInst/data_reg[4][2]', 'Mem_MemInst/data_reg[4][3]', 
'Mem_MemInst/data_reg[4][4]', 'Mem_MemInst/data_reg[4][5]', 
'Mem_MemInst/data_reg[4][6]', 'Mem_MemInst/data_reg[4][7]', 
'Mem_MemInst/data_reg[5][1]', 'Mem_MemInst/data_reg[5][2]', 
'Mem_MemInst/data_reg[5][3]', 'Mem_MemInst/data_reg[5][4]', 
'Mem_MemInst/data_reg[5][5]', 'Mem_MemInst/data_reg[5][6]', 
'Mem_MemInst/data_reg[5][7]', 'Mem_MemInst/data_reg[6][1]', 
'Mem_MemInst/data_reg[6][2]', 'Mem_MemInst/data_reg[6][3]', 
'Mem_MemInst/data_reg[6][4]', 'Mem_MemInst/data_reg[6][5]', 
'Mem_MemInst/data_reg[6][6]', 'Mem_MemInst/data_reg[6][7]', 
'Mem_MemInst/data_reg[7][1]', 'Mem_MemInst/data_reg[7][2]', 
'Mem_MemInst/data_reg[7][3]', 'Mem_MemInst/data_reg[7][4]', 
'Mem_MemInst/data_reg[7][5]', 'Mem_MemInst/data_reg[7][6]', 
'Mem_MemInst/data_reg[7][7]', 'Mem_MemInst/data_reg[8][1]', 
'Mem_MemInst/data_reg[8][2]', 'Mem_MemInst/data_reg[8][3]', 
'Mem_MemInst/data_reg[8][4]', 'Mem_MemInst/data_reg[8][5]', 
'Mem_MemInst/data_reg[8][6]', 'Mem_MemInst/data_reg[8][7]', 
'Mem_MemInst/data_reg[9][1]', 'Mem_MemInst/data_reg[9][2]', 
'Mem_MemInst/data_reg[9][3]', 'Mem_MemInst/data_reg[9][4]', 
'Mem_MemInst/data_reg[9][5]', 'Mem_MemInst/data_reg[9][6]', 
'Mem_MemInst/data_reg[9][7]', 'Mem_MemInst/data_reg[10][1]', 
'Mem_MemInst/data_reg[10][2]', 'Mem_MemInst/data_reg[10][3]', 
'Mem_MemInst/data_reg[10][4]', 'Mem_MemInst/data_reg[10][5]', 
'Mem_MemInst/data_reg[10][6]', 'Mem_MemInst/data_reg[10][7]', 
'Mem_MemInst/data_reg[11][1]', 'Mem_MemInst/data_reg[11][2]', 
'Mem_MemInst/data_reg[11][3]', 'Mem_MemInst/data_reg[11][4]', 
'Mem_MemInst/data_reg[11][5]', 'Mem_MemInst/data_reg[11][6]', 
'Mem_MemInst/data_reg[11][7]', 'Mem_MemInst/data_reg[12][1]', 
'Mem_MemInst/data_reg[12][2]', 'Mem_MemInst/data_reg[12][3]', 
'Mem_MemInst/data_reg[12][4]', 'Mem_MemInst/data_reg[12][5]', 
'Mem_MemInst/data_reg[12][6]', 'Mem_MemInst/data_reg[12][7]', 
'Mem_MemInst/data_reg[13][1]', 'Mem_MemInst/data_reg[13][2]', 
'Mem_MemInst/data_reg[13][3]', 'Mem_MemInst/data_reg[13][4]', 
'Mem_MemInst/data_reg[13][5]', 'Mem_MemInst/data_reg[13][6]', 
'Mem_MemInst/data_reg[13][7]', 'Mem_MemInst/data_reg[14][1]', 
'Mem_MemInst/data_reg[14][2]', 'Mem_MemInst/data_reg[14][3]', 
'Mem_MemInst/data_reg[14][4]', 'Mem_MemInst/data_reg[14][5]', 
'Mem_MemInst/data_reg[14][6]', 'Mem_MemInst/data_reg[14][7]', 
'Mem_MemInst/data_reg[15][1]', 'Mem_MemInst/data_reg[15][2]', 
'Mem_MemInst/data_reg[15][3]', 'Mem_MemInst/data_reg[15][4]', 
'Mem_MemInst/data_reg[15][5]', 'Mem_MemInst/data_reg[15][6]', 
'Mem_MemInst/data_reg[15][7]', 'Mem_MemInst/data_reg[16][1]', 
'Mem_MemInst/data_reg[16][2]', 'Mem_MemInst/data_reg[16][3]', 
'Mem_MemInst/data_reg[16][4]', 'Mem_MemInst/data_reg[16][5]', 
'Mem_MemInst/data_reg[16][6]', 'Mem_MemInst/data_reg[16][7]', 
'Mem_MemInst/data_reg[17][1]', 'Mem_MemInst/data_reg[17][2]', 
'Mem_MemInst/data_reg[17][3]', 'Mem_MemInst/data_reg[17][4]', 
'Mem_MemInst/data_reg[17][5]', 'Mem_MemInst/data_reg[17][6]', 
'Mem_MemInst/data_reg[17][7]', 'Mem_MemInst/data_reg[18][1]', 
'Mem_MemInst/data_reg[18][2]', 'Mem_MemInst/data_reg[18][3]', 
'Mem_MemInst/data_reg[18][4]', 'Mem_MemInst/data_reg[18][5]', 
'Mem_MemInst/data_reg[18][6]', 'Mem_MemInst/data_reg[18][7]', 
'Mem_MemInst/data_reg[19][1]', 'Mem_MemInst/data_reg[19][2]', 
'Mem_MemInst/data
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'Top'.
      Removing temporary intermediate hierarchies under Top
Number of big hc bmuxes after = 11
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: Top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: Top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.042s)
              Optimizing muxes in design 'Top'.
              Post blast muxes in design 'Top'.
              Optimizing muxes in design 'ImmDecode'.
              Post blast muxes in design 'ImmDecode'.
              Optimizing muxes in design 'MemInst'.
              Post blast muxes in design 'MemInst'.
              Optimizing muxes in design 'ControlUnit'.
              Post blast muxes in design 'ControlUnit'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: Top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 2.019s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                    Message Text                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250   |Info    |    7 |Processing multi-dimensional arrays.                                                                                                                                                 |
| CDFG-372   |Info    |  113 |Bitwidth mismatch in assignment.                                                                                                                                                     |
|            |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments   |
|            |        |      | inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any       |
|            |        |      | bitwidth mismatch that appears in this implicit assignment.                                                                                                                         |
| CDFG-436   |Warning |    1 |Empty port expression.                                                                                                                                                               |
| CDFG-500   |Info    |    9 |Unused module input port.                                                                                                                                                            |
|            |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                   |
| CDFG-738   |Info    |   35 |Common subexpression eliminated.                                                                                                                                                     |
| CDFG-739   |Info    |   35 |Common subexpression kept.                                                                                                                                                           |
| CDFG-769   |Info    |    3 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                 |
| CDFG-893   |Info    |    9 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                |
| CDFG2G-616 |Info    |    1 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                     |
|            |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                            |
|            |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                     |
|            |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                               |
| CWD-19     |Info    |  135 |An implementation was inferred.                                                                                                                                                      |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                                                                                           |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                      |
| DPOPT-3    |Info    |    4 |Implementing datapath configurations.                                                                                                                                                |
| DPOPT-4    |Info    |    4 |Done implementing datapath configurations.                                                                                                                                           |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                        |
| DPOPT-10   |Info    |    1 |Optimized a mux chain.                                                                                                                                                               |
| DPOPT-50   |Warning |    2 |Invalid user control data.                                                                                                                                                           |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                                                                                                  |
| ELAB-2     |Info    |   14 |Elaborating Subdesign.                                                                                                                                                               |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                                                                                             |
| GLO-12     |Info    |    9 |Replacing a flip-flop with a logic constant 0.                                                                                                                                       |
|            |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the         |
|            |        |      | complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                              |
| GLO-13     |Info    |  256 |Replacing a flip-flop with a logic constant 1.                                                                                                                                       |
|            |        |      |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.                              |
| GLO-32     |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                                                       |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted  |
|            |        |      | sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                |
| GLO-34     |Info    |   16 |Deleting instances not driving any primary outputs.                                                                                                                                  |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list |
|            |        |      | of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the        |
|            |        |      | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                        |
| GLO-40     |Info    |    2 |Combinational hierarchical blocks with identical inputs have been merged.                                                                                                            |
|            |        |      |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or    |
|            |        |      | the 'merge_combinational_hier_instance' instance attribute to 'false'.                                                                                                              |
| GLO-42     |Info    |  889 |Equivalent sequential instances have been merged.                                                                                                                                    |
|            |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to |
|            |        |      | 'false'.                                                                                                                                                                            |
| GLO-51     |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                                                                       |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to       |
|            |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                         |
| LBR-9      |Warning |   20 |Library cell has no output pins defined.                                                                                                                                             |
|            |        |      |Add the missing output pin(s)                                                                                                                                                        |
|            |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no  |
|            |        |      | output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will  |
|            |        |      | not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message   |
|            |        |      | LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                              |
|            |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                  |
| LBR-41     |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                    |
|            |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.          |
| LBR-155    |Info    |  528 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                             |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                      |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                           |
| LBR-162    |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                              |
|            |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                             |
| LBR-412    |Info    |    1 |Created nominal operating condition.                                                                                                                                                 |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)      |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                       |
| LBR-518    |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                           |
| MESG-6     |Warning |    4 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                          |
|            |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to       |
|            |        |      | 'false'. However, this may dramatically increase the size of the log file.                                                                                                          |
| PHYS-20    |Warning |    1 |None of the loaded LEF files have MACRO statements.                                                                                                                                  |
|            |        |      |The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that     |
|            |        |      | only the technology LEF file was loaded. Load all the associated LEF files.                                                                                                         |
| PHYS-129   |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                     |
|            |        |      |If this is the expected behavior, this message can be ignored.                                                                                                                       |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                         |
| RTLOPT-30  |Info    |    6 |Accepted resource sharing opportunity.                                                                                                                                               |
| RTLOPT-40  |Info    |    6 |Transformed datapath macro.                                                                                                                                                          |
| SDC-201    |Warning |    1 |Unsupported SDC command option.                                                                                                                                                      |
|            |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                                                      |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                                                                                        |
| TIM-11     |Warning |    6 |Timing problems have been detected in this design.                                                                                                                                   |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                       |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                            |
| VLOGPT-650 |Warning |    1 |Cannot open file.                                                                                                                                                                    |
|            |        |      |The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.                                                                                      |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'Top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[127][0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[126][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[125][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[124][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[123][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[122][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[121][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[120][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[119][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[118][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[117][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[116][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[115][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[114][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[113][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[112][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[111][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[110][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[109][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'Mem_MemInst/data_reg[108][0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[4][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[5][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[6][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[7][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[8][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[9][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[10][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[11][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[12][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[13][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[14][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[15][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[16][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[17][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[18][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[19][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Mem_MemInst/data_reg[20][0]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'id_ex/EscRegOut_reg'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'ex_mem/EscRegOut_reg'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'mem_wb/EscRegOut_reg'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'Mem_MemInst/tagArray_reg[1][19]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Regs_reg2_sp_reg[14]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 276692
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8370 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'Mem_MemDat_data_reg[0][0]', 'Mem_MemDat_data_reg[0][1]', 
'Mem_MemDat_data_reg[0][2]', 'Mem_MemDat_data_reg[0][3]', 
'Mem_MemDat_data_reg[0][4]', 'Mem_MemDat_data_reg[0][5]', 
'Mem_MemDat_data_reg[0][6]', 'Mem_MemDat_data_reg[0][7]', 
'Mem_MemDat_data_reg[1][0]', 'Mem_MemDat_data_reg[1][1]', 
'Mem_MemDat_data_reg[1][2]', 'Mem_MemDat_data_reg[1][3]', 
'Mem_MemDat_data_reg[1][4]', 'Mem_MemDat_data_reg[1][5]', 
'Mem_MemDat_data_reg[1][6]', 'Mem_MemDat_data_reg[1][7]', 
'Mem_MemDat_data_reg[2][0]', 'Mem_MemDat_data_reg[2][1]', 
'Mem_MemDat_data_reg[2][2]', 'Mem_MemDat_data_reg[2][3]', 
'Mem_MemDat_data_reg[2][4]', 'Mem_MemDat_data_reg[2][5]', 
'Mem_MemDat_data_reg[2][6]', 'Mem_MemDat_data_reg[2][7]', 
'Mem_MemDat_data_reg[3][0]', 'Mem_MemDat_data_reg[3][1]', 
'Mem_MemDat_data_reg[3][2]', 'Mem_MemDat_data_reg[3][3]', 
'Mem_MemDat_data_reg[3][4]', 'Mem_MemDat_data_reg[3][5]', 
'Mem_MemDat_data_reg[3][6]', 'Mem_MemDat_data_reg[3][7]', 
'Mem_MemDat_data_reg[4][0]', 'Mem_MemDat_data_reg[4][1]', 
'Mem_MemDat_data_reg[4][2]', 'Mem_MemDat_data_reg[4][3]', 
'Mem_MemDat_data_reg[4][4]', 'Mem_MemDat_data_reg[4][5]', 
'Mem_MemDat_data_reg[4][6]', 'Mem_MemDat_data_reg[4][7]', 
'Mem_MemDat_data_reg[5][0]', 'Mem_MemDat_data_reg[5][1]', 
'Mem_MemDat_data_reg[5][2]', 'Mem_MemDat_data_reg[5][3]', 
'Mem_MemDat_data_reg[5][4]', 'Mem_MemDat_data_reg[5][5]', 
'Mem_MemDat_data_reg[5][6]', 'Mem_MemDat_data_reg[5][7]', 
'Mem_MemDat_data_reg[6][0]', 'Mem_MemDat_data_reg[6][1]', 
'Mem_MemDat_data_reg[6][2]', 'Mem_MemDat_data_reg[6][3]', 
'Mem_MemDat_data_reg[6][4]', 'Mem_MemDat_data_reg[6][5]', 
'Mem_MemDat_data_reg[6][6]', 'Mem_MemDat_data_reg[6][7]', 
'Mem_MemDat_data_reg[7][0]', 'Mem_MemDat_data_reg[7][1]', 
'Mem_MemDat_data_reg[7][2]', 'Mem_MemDat_data_reg[7][3]', 
'Mem_MemDat_data_reg[7][4]', 'Mem_MemDat_data_reg[7][5]', 
'Mem_MemDat_data_reg[7][6]', 'Mem_MemDat_data_reg[7][7]', 
'Mem_MemDat_data_reg[8][0]', 'Mem_MemDat_data_reg[8][1]', 
'Mem_MemDat_data_reg[8][2]', 'Mem_MemDat_data_reg[8][3]', 
'Mem_MemDat_data_reg[8][4]', 'Mem_MemDat_data_reg[8][5]', 
'Mem_MemDat_data_reg[8][6]', 'Mem_MemDat_data_reg[8][7]', 
'Mem_MemDat_data_reg[9][0]', 'Mem_MemDat_data_reg[9][1]', 
'Mem_MemDat_data_reg[9][2]', 'Mem_MemDat_data_reg[9][3]', 
'Mem_MemDat_data_reg[9][4]', 'Mem_MemDat_data_reg[9][5]', 
'Mem_MemDat_data_reg[9][6]', 'Mem_MemDat_data_reg[9][7]', 
'Mem_MemDat_data_reg[10][0]', 'Mem_MemDat_data_reg[10][1]', 
'Mem_MemDat_data_reg[10][2]', 'Mem_MemDat_data_reg[10][3]', 
'Mem_MemDat_data_reg[10][4]', 'Mem_MemDat_data_reg[10][5]', 
'Mem_MemDat_data_reg[10][6]', 'Mem_MemDat_data_reg[10][7]', 
'Mem_MemDat_data_reg[11][0]', 'Mem_MemDat_data_reg[11][1]', 
'Mem_MemDat_data_reg[11][2]', 'Mem_MemDat_data_reg[11][3]', 
'Mem_MemDat_data_reg[11][4]', 'Mem_MemDat_data_reg[11][5]', 
'Mem_MemDat_data_reg[11][6]', 'Mem_MemDat_data_reg[11][7]', 
'Mem_MemDat_data_reg[12][0]', 'Mem_MemDat_data_reg[12][1]', 
'Mem_MemDat_data_reg[12][2]', 'Mem_MemDat_data_reg[12][3]', 
'Mem_MemDat_data_reg[12][4]', 'Mem_MemDat_data_reg[12][5]', 
'Mem_MemDat_data_reg[12][6]', 'Mem_MemDat_data_reg[12][7]', 
'Mem_MemDat_data_reg[13][0]', 'Mem_MemDat_data_reg[13][1]', 
'Mem_MemDat_data_reg[13][2]', 'Mem_MemDat_data_reg[13][3]', 
'Mem_MemDat_data_reg[13][4]', 'Mem_MemDat_data_reg[13][5]', 
'Mem_MemDat_data_reg[13][6]', 'Mem_MemDat_data_reg[13][7]', 
'Mem_MemDat_data_reg[14][0]', 'Mem_MemDat_data_reg[14][1]', 
'Mem_MemDat_data_reg[14][2]', 'Mem_MemDat_data_reg[14][3]', 
'Mem_MemDat_data_reg[14][4]', 'Mem_MemDat_data_reg[14][5]', 
'Mem_MemDat_data_reg[14][6]', 'Mem_MemDat_data_reg[14][7]', 
'Mem_MemDat_data_reg[15][0]', 'Mem_MemDat_data_reg[15][1]', 
'Mem_MemDat_data_reg[15][2]', 'Mem_MemDat_data_reg[15][3]', 
'Mem_MemDat_data_reg[15][4]', 'Mem_MemDat_data_reg[15][5]', 
'Mem_MemDat_data_reg[15][6]', 'Mem_MemDat_data_reg[15][7]', 
'Mem_MemDat_data_reg[16][0]', 'Mem_MemDat_data_reg[16][1]', 
'Mem_MemDat_data_reg[16][2]', 'Mem_MemDat_data_reg[16][3]', 
'Mem_MemDat_data_reg[16][4]', 'Mem_MemD
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 6 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'DI', 'UC', 'ex_mem', 'id_ex', 'if_id', 'mem_wb'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        16 to 63                 32       800
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        800		 96%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      30		  4%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  0%
Total flip-flops                        832		100%
Total CG Modules                        32
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 64 clock gate paths.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Mem_MemInst/stage_reg[0]' and 'Mem_MemInst/readRAM_reg' in 'MemInst' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'Mem_MemInst/readRAM_reg'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=38736881600  new_slack=-5126.40  new_is_better=0
new_area=10677200  new_slack=214748364.70  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) Top...
          Done structuring (delay-based) Top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) add_unsigned_1749...
            Starting partial collapsing (xors only) add_unsigned_1749
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_1749
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_1749
        Mapping component add_unsigned_1749...
          Structuring (delay-based) logic partition in MemInst...
          Done structuring (delay-based) logic partition in MemInst
        Mapping logic partition in MemInst...
          Structuring (delay-based) logic partition in Top...
          Done structuring (delay-based) logic partition in Top
        Mapping logic partition in Top...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                                     Message Text                                                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info    |    8 |A datapath component has been ungrouped.                                                                                                                                                |
| GLO-12  |Info    | 1606 |Replacing a flip-flop with a logic constant 0.                                                                                                                                          |
|         |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete   |
|         |        |      | list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                                          |
| GLO-13  |Info    |   15 |Replacing a flip-flop with a logic constant 1.                                                                                                                                          |
|         |        |      |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.                                 |
| GLO-21  |Info    | 6567 |Replacing a blocking flip-flop with a logic constant 0.                                                                                                                                 |
|         |        |      |The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.                                                                                                |
| GLO-32  |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                                                          |
|         |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted     |
|         |        |      | sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                   |
| GLO-34  |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                                                     |
|         |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of |
|         |        |      | deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete     |
|         |        |      | list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                    |
| GLO-42  |Info    |    1 |Equivalent sequential instances have been merged.                                                                                                                                       |
|         |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to    |
|         |        |      | 'false'.                                                                                                                                                                               |
| GLO-45  |Info    |  266 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                               |
|         |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.      |
| MESG-6  |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                             |
|         |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. |
|         |        |      | However, this may dramatically increase the size of the log file.                                                                                                                      |
| POPT-12 |Info    |    1 |Could not find any user created clock-gating module.                                                                                                                                    |
|         |        |      |Looking for Integrated clock-gating cell in library.                                                                                                                                    |
| POPT-96 |Info    |    1 |One or more cost groups were automatically created for clock gate enable paths.                                                                                                         |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:    25 ps
Target path end-point (Pin: Mem_MemInst/stage_reg[0]/d)

            Pin                        Type          Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock realClock)            <<<  launch                               0 R 
Mem_MemInst
  cb_oseqi
    tagArray_reg[48][10]/clk                                               
    tagArray_reg[48][10]/q   (u)  unmapped_d_flop         1  1.0           
    g24842/in_0                                                            
    g24842/z                 (u)  unmapped_complex2       1  1.1           
    g24197/in_1                                                            
    g24197/z                 (u)  unmapped_nand2          1  1.0           
    g23889/in_1                                                            
    g23889/z                 (u)  unmapped_or2            1  1.0           
    g23804/in_1                                                            
    g23804/z                 (u)  unmapped_or2            1  1.0           
    g22695/in_1                                                            
    g22695/z                 (u)  unmapped_or2            1  1.0           
    g22787/in_1                                                            
    g22787/z                 (u)  unmapped_or2            2  2.0           
    g23703/in_0                                                            
    g23703/z                 (u)  unmapped_complex2       1  1.0           
    g23704/in_1                                                            
    g23704/z                 (u)  unmapped_nand2          1  1.1           
    g23664/in_1                                                            
    g23664/z                 (u)  unmapped_or2            1  1.1           
    g23650/in_1                                                            
    g23650/z                 (u)  unmapped_or2            1  1.1           
    g23646/in_1                                                            
    g23646/z                 (u)  unmapped_or2            1  1.1           
    g23644/in_1                                                            
    g23644/z                 (u)  unmapped_or2            1  1.1           
    g22771/in_1                                                            
    g22771/z                 (u)  unmapped_or2            2  2.2           
    g25397/in_0                                                            
    g25397/z                 (u)  unmapped_complex2       1  1.1           
  cb_oseqi/cb_seqi_g21194_z 
  cb_seqi/g21194_z 
    stage_reg[0]/d           <<<  unmapped_d_flop                          
    stage_reg[0]/clk              setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock realClock)                 capture                            870 R 
---------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : Mem_MemInst/cb_oseqi/tagArray_reg[48][10]/clk
End-point    : Mem_MemInst/cb_seqi/stage_reg[0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 30ps.
 
Cost Group 'cg_enable_group_realClock' target slack:    20 ps
Target path end-point (Pin: Mem_MemInst/RC_CG_HIER_INST31/RC_CGIC_INST/E (TLATNTSCAX2/E))

        Pin                        Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock realClock)      <<<    launch                               0 R 
Mem_MemInst
  cb_seqi
    stage_reg[0]/clk                                                   
    stage_reg[0]/q     (u)    unmapped_d_flop         3  3.0           
  cb_seqi/g20673_in_0 
  cb_oseqi/cb_seqi_g20673_in_0 
    g25358/in_1                                                        
    g25358/z           (u)    unmapped_complex2      32 35.2           
    g25384/in_0                                                        
    g25384/z           (u)    unmapped_nor2           1  4.1           
  cb_oseqi/RC_CG_HIER_INST31_enable 
  RC_CG_HIER_INST31/enable 
    RC_CGIC_INST/E   <<< (P)  TLATNTSCAX2                              
    RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock realClock)             capture                            870 R 
-----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_realClock' (path_group 'cg_enable_group_realClock')
Start-point  : Mem_MemInst/cb_seqi/stage_reg[0]/clk
End-point    : Mem_MemInst/RC_CG_HIER_INST31/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 390ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Mem_MemInst' in module 'Top' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.

Test connection status
======================
Total number of clock-gating instances connected: 0



State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   831        1        100.0
Excluded from State Retention     831        1        100.0
    - Will not convert            831        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     831        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 92, CPU_Time 95.559495
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) | 100.0(100.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) | 100.0(100.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -     37406    238320       520
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2747     13000       725
##>G:Misc                              92
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       94
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'Top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(basic.tcl) 145: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(basic.tcl) 146: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:35 (Jul15) |  119.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:14) |  00:00:14(00:00:14) |  11.6( 12.1) |    0:07:49 (Jul15) |  397.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:01:56) |  00:01:46(00:01:42) |  88.4( 87.9) |    0:09:31 (Jul15) |  725.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(basic.tcl) 147: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(basic.tcl) 148: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       -69
  R2R (ps):                       -69
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                       449
TNS (ps):                         -69
  R2R (ps):                       -69
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      1
Cell Area:                     13,047
Total Cell Area:               13,047
Leaf Instances:                 2,747
Total Instances:                2,747
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:15
Real Runtime (h:m:s):        00:01:56
CPU  Elapsed (h:m:s):        00:02:20
Real Elapsed (h:m:s):        00:01:58
Memory (MB):                  1188.18
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:56
Total Memory (MB):     1188.18
Executable Version:    20.10-p001_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:Top should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:Top has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : Top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Only 33 violating paths found
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  36% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Jul15-00:07:38/generic_Top.db' for 'Top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(basic.tcl) 149: report_summary -directory $_REPORTS_PATH


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       -69
  R2R (ps):                       -69
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                       449
TNS (ps):                         -69
  R2R (ps):                       -69
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      1
Cell Area:                     13,047
Total Cell Area:               13,047
Leaf Instances:                 2,747
Total Instances:                2,747
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:15
Real Runtime (h:m:s):        00:01:56
CPU  Elapsed (h:m:s):        00:02:20
Real Elapsed (h:m:s):        00:01:58
Memory (MB):                  1188.18
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:57
Total Memory (MB):     1188.18
Executable Version:    20.10-p001_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(basic.tcl) 160: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(basic.tcl) 161: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 91.4 ps std_slew: 11.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'Top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  97.9( 97.9) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   2.1(  2.1) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  97.9( 97.9) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   2.1(  2.1) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'Top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) Top...
          Done structuring (delay-based) Top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) add_unsigned_1749...
          Done structuring (delay-based) add_unsigned_1749
        Mapping component add_unsigned_1749...
          Structuring (delay-based) cb_oseq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:     1 ps
Target path end-point (Pin: Mem_MemInst_stage_reg[0]/d)

                 Pin                             Type          Fanout Load Arrival   
                                                                      (fF)   (ps)    
-------------------------------------------------------------------------------------
(clock realClock)                      <<<  launch                               0 R 
cb_oseqi
  Mem_MemInst_tagArray_reg[48][10]/clk                                               
  Mem_MemInst_tagArray_reg[48][10]/q   (u)  unmapped_d_flop         1  1.0           
cb_oseqi/cb_seqi_Mem_MemInst_tagArray_reg[48][10]_q 
cb_seqi/Mem_MemInst_tagArray_reg[48][10]_q 
  g117717/in_1                                                                       
  g117717/z                            (u)  unmapped_complex2       1  1.1           
  g117249/in_1                                                                       
  g117249/z                            (u)  unmapped_nand2          1  1.0           
  Mem_MemInst_g23889/in_1                                                            
  Mem_MemInst_g23889/z                 (u)  unmapped_or2            1  1.0           
  Mem_MemInst_g23804/in_1                                                            
  Mem_MemInst_g23804/z                 (u)  unmapped_or2            1  1.0           
  Mem_MemInst_g22695/in_1                                                            
  Mem_MemInst_g22695/z                 (u)  unmapped_or2            1  1.0           
  g115266/in_1                                                                       
  g115266/z                            (u)  unmapped_or2            2  2.0           
  g116717/in_0                                                                       
  g116717/z                            (u)  unmapped_complex2       1  1.0           
  g116718/in_1                                                                       
  g116718/z                            (u)  unmapped_nand2          1  1.1           
  Mem_MemInst_g23664/in_1                                                            
  Mem_MemInst_g23664/z                 (u)  unmapped_or2            1  1.1           
  Mem_MemInst_g23650/in_1                                                            
  Mem_MemInst_g23650/z                 (u)  unmapped_or2            1  1.1           
  Mem_MemInst_g23646/in_1                                                            
  Mem_MemInst_g23646/z                 (u)  unmapped_or2            1  1.1           
  Mem_MemInst_g23644/in_1                                                            
  Mem_MemInst_g23644/z                 (u)  unmapped_or2            1  1.1           
  g115217/in_1                                                                       
  g115217/z                            (u)  unmapped_or2            2  2.2           
  g118084/in_0                                                                       
  g118084/z                            (u)  unmapped_complex2       1  1.1           
  Mem_MemInst_stage_reg[0]/d           <<<  unmapped_d_flop                          
  Mem_MemInst_stage_reg[0]/clk              setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock realClock)                           capture                            870 R 
-------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_oseqi/Mem_MemInst_tagArray_reg[48][10]/clk
End-point    : cb_seqi/Mem_MemInst_stage_reg[0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1ps.
 
Cost Group 'cg_enable_group_realClock' target slack:    20 ps
Target path end-point (Pin: Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E (TLATNTSCAX2/E))

             Pin                             Type          Fanout Load Arrival   
                                                                  (fF)   (ps)    
---------------------------------------------------------------------------------
(clock realClock)                <<<    launch                               0 R 
cb_seqi
  Mem_MemInst_stage_reg[0]/clk                                                   
  Mem_MemInst_stage_reg[0]/q     (u)    unmapped_d_flop         3  3.0           
cb_seqi/Mem_MemInst_g25358_in_0 
cb_oseqi/cb_seqi_Mem_MemInst_g25358_in_0 
  g104557/in_1                                                                   
  g104557/z                      (u)    unmapped_complex2      32 35.2           
  g104882/in_1                                                                   
  g104882/z                      (u)    unmapped_nor2           1  4.1           
cb_oseqi/Mem_MemInst_RC_CG_HIER_INST31_enable 
Mem_MemInst_RC_CG_HIER_INST31/enable 
  RC_CGIC_INST/E               <<< (P)  TLATNTSCAX2                              
  RC_CGIC_INST/CK                       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock realClock)                       capture                            870 R 
---------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_realClock' (path_group 'cg_enable_group_realClock')
Start-point  : cb_seqi/Mem_MemInst_stage_reg[0]/clk
End-point    : Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 376ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) add_unsigned_1749...
          Done restructuring (delay-based) add_unsigned_1749
        Optimizing component add_unsigned_1749...
        Early Area Reclamation for add_unsigned_1749 'very_fast' (slack=214748365, area=108)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                          Type       Fanout Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock realClock)                      launch                                    0 R 
cb_seqi
  Mem_MemInst_stage_reg[0]/CK                                      0    +0       0 R 
  Mem_MemInst_stage_reg[0]/Q           DFFRHQX1          2  8.4  115  +185     185 R 
cb_seqi/Mem_MemInst_g25358_in_0 
g104580/A                                                               +0     185   
g104580/Y                              CLKINVX4          1  4.7   45   +58     242 F 
cb_oseqi/cb_seqi_Mem_MemInst_g25358_in_0_BAR 
  g105953/B                                                             +0     242   
  g105953/Y                            OR2X6            32 74.9  210  +183     426 F 
  g105097/A                                                             +0     426   
  g105097/Y                            NOR2X1            1  4.1  138  +160     585 R 
cb_oseqi/Mem_MemInst_RC_CG_HIER_INST4_enable 
Mem_MemInst_RC_CG_HIER_INST4/enable 
  RC_CGIC_INST/E              <<< (P)  TLATNTSCAX2                      +0     585   
  RC_CGIC_INST/CK                      setup                       0   +98     683 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock realClock)                      capture                                 870 R 
-------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_realClock' (path_group 'cg_enable_group_realClock')
Timing slack :     187ps 
Start-point  : cb_seqi/Mem_MemInst_stage_reg[0]/CK
End-point    : Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E

(P) : Instance is preserved

                Pin                         Type      Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock realClock)                          launch                                  0 R 
cb_oseqi
  Mem_MemInst_tagArray_reg[108][1]/CK                                0    +0       0 R 
  Mem_MemInst_tagArray_reg[108][1]/Q       DFFQX2          1  4.3   40  +129     129 F 
cb_oseqi/cb_seqi_Mem_MemInst_tagArray_reg[108][1]_q 
cb_seqi/Mem_MemInst_tagArray_reg[108][1]_q 
  g129694/A0                                                              +0     129   
  g129694/Y                                AO22X4          1  6.2   48  +132     261 F 
  g129318/A                                                               +0     261   
  g129318/Y                                NOR2X6          1  5.0   42   +46     307 R 
  g129131/B                                                               +0     307   
  g129131/Y                                CLKAND2X6       1  5.0   22   +60     366 R 
  g129035/B                                                               +0     366   
  g129035/Y                                CLKAND2X6       1  6.6   25   +56     422 R 
  g128990/A                                                               +0     422   
  g128990/Y                                NAND2X6         1  4.3   47   +43     465 F 
  g128965/B                                                               +0     465   
  g128965/Y                                CLKXOR2X2       1  7.5   65  +118     584 R 
  g128942/B                                                               +0     584   
  g128942/Y                                NAND2X8         1  6.2   53   +52     636 F 
  g128924/D                                                               +0     636   
  g128924/Y                                NOR4X6          1  5.0   89   +65     701 R 
  g128922/A                                                               +0     701   
  g128922/Y                                CLKAND2X6       2  7.7   28   +83     784 R 
  g128919/A1                                                              +0     784   
  g128919/Y                                AOI21X4         1  4.2   63   +56     840 F 
  Mem_MemInst_stage_reg[0]/D          <<<  DFFRHQX1                       +0     840   
  Mem_MemInst_stage_reg[0]/CK              setup                     0   +46     887 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock realClock)                          capture                               870 R 
---------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     -17ps (TIMING VIOLATION)
Start-point  : cb_oseqi/Mem_MemInst_tagArray_reg[108][1]/CK
End-point    : cb_seqi/Mem_MemInst_stage_reg[0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                12118      -16 
            Worst cost_group: C2C, WNS: -16.6
            Path: Mem_MemInst_tagArray_reg[108][1]/CK -->
                    Mem_MemInst_stage_reg[0]/D

                   Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------------
                          C2C                 1      -17      -2%      870 
    cg_enable_group_realClock                20      187               870 

 
Global incremental target info
==============================
Cost Group 'C2C' target slack:   -16 ps
Target path end-point (Pin: Mem_MemInst_stage_reg[0]/D (DFFRHQX1/D))

                Pin                         Type      Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock realClock)                     <<<  launch                       0 R 
cb_oseqi
  Mem_MemInst_tagArray_reg[108][1]/CK                                       
  Mem_MemInst_tagArray_reg[108][1]/Q       DFFQX2          1  4.3           
cb_oseqi/cb_seqi_Mem_MemInst_tagArray_reg[108][1]_q 
cb_seqi/Mem_MemInst_tagArray_reg[108][1]_q 
  g129694/A0                                                                
  g129694/Y                                AO22X4          1  6.2           
  g129318/A                                                                 
  g129318/Y                                NOR2X6          1  5.0           
  g129131/B                                                                 
  g129131/Y                                CLKAND2X6       1  5.0           
  g129035/B                                                                 
  g129035/Y                                CLKAND2X6       1  6.6           
  g128990/A                                                                 
  g128990/Y                                NAND2X6         1  4.3           
  g128965/B                                                                 
  g128965/Y                                CLKXOR2X2       1  7.5           
  g128942/B                                                                 
  g128942/Y                                NAND2X8         1  6.2           
  g128924/D                                                                 
  g128924/Y                                NOR4X6          1  5.0           
  g128922/A                                                                 
  g128922/Y                                CLKAND2X6       2  7.7           
  g128919/A1                                                                
  g128919/Y                                AOI21X4         1  4.2           
  Mem_MemInst_stage_reg[0]/D          <<<  DFFRHQX1                         
  Mem_MemInst_stage_reg[0]/CK              setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock realClock)                          capture                    870 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_oseqi/Mem_MemInst_tagArray_reg[108][1]/CK
End-point    : cb_seqi/Mem_MemInst_stage_reg[0]/D

The global mapper estimates a slack for this path of -16ps.
 
Cost Group 'cg_enable_group_realClock' target slack:    12 ps
Target path end-point (Pin: Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E (TLATNTSCAX2/E))

            Pin                          Type       Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock realClock)               <<<    launch                         0 R 
cb_seqi
  Mem_MemInst_stage_reg[0]/CK                                             
  Mem_MemInst_stage_reg[0]/Q           DFFRHQX1          2  8.4           
cb_seqi/Mem_MemInst_g25358_in_0 
g104580/A                                                                 
g104580/Y                              CLKINVX4          1  4.7           
cb_oseqi/cb_seqi_Mem_MemInst_g25358_in_0_BAR 
  g105953/B                                                               
  g105953/Y                            OR2X6            32 74.9           
  g105086/A                                                               
  g105086/Y                            NOR2X1            1  4.1           
cb_oseqi/Mem_MemInst_RC_CG_HIER_INST16_enable 
Mem_MemInst_RC_CG_HIER_INST16/enable 
  RC_CGIC_INST/E              <<< (P)  TLATNTSCAX2                        
  RC_CGIC_INST/CK                      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock realClock)                      capture                      870 R 
--------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_realClock' (path_group 'cg_enable_group_realClock')
Start-point  : cb_seqi/Mem_MemInst_stage_reg[0]/CK
End-point    : Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 130ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                          Type       Fanout Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock realClock)                      launch                                    0 R 
cb_seqi
  Mem_MemInst_stage_reg[0]/CK                                      0    +0       0 R 
  Mem_MemInst_stage_reg[0]/Q           DFFRHQX1          3 10.0  135  +196     196 R 
cb_seqi/Mem_MemInst_g25358_in_0 
g104580/A                                                               +0     196   
g104580/Y                              INVX1             1  4.7   92  +106     303 F 
cb_oseqi/cb_seqi_Mem_MemInst_g25358_in_0_BAR 
  g105953/B                                                             +0     303   
  g105953/Y                            OR2X6            32 74.9  211  +200     502 F 
  g105076/A                                                             +0     502   
  g105076/Y                            NOR2X1            1  4.1  138  +160     662 R 
cb_oseqi/Mem_MemInst_RC_CG_HIER_INST14_enable 
Mem_MemInst_RC_CG_HIER_INST14/enable 
  RC_CGIC_INST/E              <<< (P)  TLATNTSCAX2                      +0     662   
  RC_CGIC_INST/CK                      setup                       0   +98     760 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock realClock)                      capture                                 870 R 
-------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_realClock' (path_group 'cg_enable_group_realClock')
Timing slack :     110ps 
Start-point  : cb_seqi/Mem_MemInst_stage_reg[0]/CK
End-point    : Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E

(P) : Instance is preserved

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock realClock)                           launch                                  0 R 
cb_oseqi
  Mem_MemInst_tagArray_reg[112][10]/CK                                0    +0       0 R 
  Mem_MemInst_tagArray_reg[112][10]/Q       DFFQX2          1  5.5   49  +134     134 F 
cb_oseqi/cb_seqi_Mem_MemInst_tagArray_reg[112][10]_q 
cb_seqi/Mem_MemInst_tagArray_reg[112][10]_q 
  g129535/A0                                                               +0     134   
  g129535/Y                                 AOI22X4         1  5.7   94   +74     208 R 
  g129237/A                                                                +0     208   
  g129237/Y                                 NAND2X4         1  5.5   71   +79     286 F 
  g129092/A                                                                +0     286   
  g129092/Y                                 NOR2X4          1  5.0   54   +60     346 R 
  g129016/A                                                                +0     346   
  g129016/Y                                 CLKAND2X6       1  7.5   28   +72     418 R 
  g128980/B                                                                +0     418   
  g128980/Y                                 NAND2X8         1  4.3   39   +36     454 F 
  g129834/B                                                                +0     454   
  g129834/Y                                 XOR2X2          1  6.2   64  +111     565 F 
  g128937/A                                                                +0     565   
  g128937/Y                                 NOR2X6          1  7.5   55   +57     622 R 
  g128928/A                                                                +0     622   
  g128928/Y                                 NAND2X8         1  6.2   51   +55     676 F 
  g128925/A                                                                +0     676   
  g128925/Y                                 NOR2X6          1  5.0   42   +47     723 R 
  g128922/B                                                                +0     723   
  g128922/Y                                 CLKAND2X6       2  7.7   28   +63     786 R 
  g128919/A1                                                               +0     786   
  g128919/Y                                 AOI21X4         1  4.2   63   +56     842 F 
  Mem_MemInst_stage_reg[0]/D           <<<  DFFRHQX1                       +0     842   
  Mem_MemInst_stage_reg[0]/CK               setup                     0   +46     888 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock realClock)                           capture                               870 R 
----------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     -18ps (TIMING VIOLATION)
Start-point  : cb_oseqi/Mem_MemInst_tagArray_reg[112][10]/CK
End-point    : cb_seqi/Mem_MemInst_stage_reg[0]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                    Message Text                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                       |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to       |
|            |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                         |
| LBR-155    |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                             |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                      |
| PA-7       |Info    |    6 |Resetting power analysis results.                                                                                                                                                    |
|            |        |      |All computed switching activities are removed.                                                                                                                                       |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                         |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                                                |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.                    |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                                                                                                                                                   |
| SYNTH-4    |Info    |    1 |Mapping.                                                                                                                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               12100      -18 
            Worst cost_group: C2C, WNS: -18.3
            Path: Mem_MemInst_tagArray_reg[0][10]/CK -->
                    Mem_MemInst_stage_reg[0]/D

                   Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------------
                          C2C               -16      -18      +0%      870 
    cg_enable_group_realClock                12      110               870 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_248_24' in module 'Top' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.

Test connection status
======================
Total number of clock-gating instances connected: 0



State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   831        1        100.0
Excluded from State Retention     831        1        100.0
    - Will not convert            831        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     831        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 24, CPU_Time 24.51183399999998
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  78.3( 78.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:31(00:02:21) |  00:00:24(00:00:24) |  20.1( 20.3) |    0:09:56 (Jul15) |  711.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/Top/fv_map.fv.json' for netlist 'fv/Top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/Top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/Top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  77.0( 76.7) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:31(00:02:21) |  00:00:24(00:00:24) |  19.8( 20.0) |    0:09:56 (Jul15) |  711.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0765700000000038
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  77.1( 76.7) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:31(00:02:21) |  00:00:24(00:00:24) |  19.8( 20.0) |    0:09:56 (Jul15) |  711.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:00(00:00:00) |  -0.1(  0.0) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:Top ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 64 clock gate paths.

Test connection status
======================
Total number of clock-gating instances connected: 0


  Decloning clock-gating logic from design:Top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 32
Total number of clock-gating instances after : 32
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  77.1( 76.7) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:31(00:02:21) |  00:00:24(00:00:24) |  19.8( 20.0) |    0:09:56 (Jul15) |  711.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:00(00:00:00) |  -0.1(  0.0) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 12100      -18       -18         0        0
            Worst cost_group: C2C, WNS: -18.3
            Path: Mem_MemInst_tagArray_reg[0][10]/CK -->
                    Mem_MemInst_stage_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                12100      -18       -18         0        0
            Worst cost_group: C2C, WNS: -18.3
            Path: Mem_MemInst_tagArray_reg[0][10]/CK -->
                    Mem_MemInst_stage_reg[0]/D
 incr_delay                12298        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       327  (      249 /      249 )  0.51
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  12298        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9201380000000938
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  76.5( 76.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:31(00:02:21) |  00:00:24(00:00:24) |  19.6( 19.8) |    0:09:56 (Jul15) |  711.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:00(00:00:00) |  -0.1(  0.0) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:24) |  00:00:00(00:00:01) |   0.7(  0.8) |    0:09:59 (Jul15) |  711.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:58 (Jul15) |  520.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:01:35(00:01:32) |  76.5( 76.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:01:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:30 (Jul15) |  725.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:32 (Jul15) |  725.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:31(00:02:21) |  00:00:24(00:00:24) |  19.6( 19.8) |    0:09:56 (Jul15) |  711.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:02(00:00:02) |   1.6(  1.7) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:00(00:00:00) |  -0.1(  0.0) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:02:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:58 (Jul15) |  711.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:24) |  00:00:00(00:00:01) |   0.7(  0.8) |    0:09:59 (Jul15) |  711.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:24) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:09:59 (Jul15) |  711.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2747     13000       725
##>M:Pre Cleanup                        0         -         -      2747     13000       725
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      1844     10094       711
##>M:Const Prop                         0       -18        18      1844     10094       711
##>M:Cleanup                            1         0         0      1844     10292       711
##>M:MBCI                               0         -         -      1844     10292       711
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              24
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       27
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'Top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(basic.tcl) 162: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(basic.tcl) 163: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:35 (Jul15) |  119.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:14) |  00:00:14(00:00:14) |   9.4(  9.7) |    0:07:49 (Jul15) |  397.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:01:56) |  00:01:46(00:01:42) |  71.6( 70.8) |    0:09:31 (Jul15) |  725.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:24) |  00:00:28(00:00:28) |  19.0( 19.4) |    0:09:59 (Jul15) |  711.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(basic.tcl) 164: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       -69               0
  R2R (ps):                       -69               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                       449             110
TNS (ps):                         -69               0
  R2R (ps):                       -69               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      1               0
Cell Area:                     13,047          12,298
Total Cell Area:               13,047          12,298
Leaf Instances:                 2,747           1,844
Total Instances:                2,747           1,844
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:15        00:00:52
Real Runtime (h:m:s):        00:01:56        00:00:29
CPU  Elapsed (h:m:s):        00:02:20        00:03:12
Real Elapsed (h:m:s):        00:01:58        00:02:27
Memory (MB):                  1188.18         1220.04
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:25
Total Memory (MB):     1228.05
Executable Version:    20.10-p001_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Only 33 violating paths found
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : Top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Finished exporting design database to file 'reports_Jul15-00:07:38/map_Top.db' for 'Top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(basic.tcl) 165: report_summary -directory $_REPORTS_PATH


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       -69               0
  R2R (ps):                       -69               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                       449             110
TNS (ps):                         -69               0
  R2R (ps):                       -69               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                         0               0
Failing Paths:                      1               0
Cell Area:                     13,047          12,298
Total Cell Area:               13,047          12,298
Leaf Instances:                 2,747           1,844
Total Instances:                2,747           1,844
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:15        00:00:52
Real Runtime (h:m:s):        00:01:56        00:00:29
CPU  Elapsed (h:m:s):        00:02:20        00:03:12
Real Elapsed (h:m:s):        00:01:58        00:02:27
Memory (MB):                  1188.18         1220.04
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:25
Total Memory (MB):     1228.05
Executable Version:    20.10-p001_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(basic.tcl) 166: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(basic.tcl) 169: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
@file(basic.tcl) 174: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Jul15-00:07:38/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(basic.tcl) 186: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(basic.tcl) 187: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'Top' using 'high' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 64 clock gate paths.

Test connection status
======================
Total number of clock-gating instances connected: 0


  Decloning clock-gating logic from design:Top
Forcing hierarchical CG on for clock_gating declone -hier
Clock-gating declone status
===========================
Total number of clock-gating instances before: 32
Total number of clock-gating instances after : 32
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 12298        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                12298        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 12298        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                12298        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  12298        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  12298        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 12298        0         0         0        0
 rem_inv_qb                12297        0         0         0        0
 seq_res_area              12070        0         0         0        0
 glob_area                 12056        0         0         0        0
 area_down                 11961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         4  (        1 /        1 )  0.01
    seq_res_area        16  (        3 /        3 )  9.18
        io_phase         3  (        0 /        0 )  0.01
       gate_comp       540  (        0 /        0 )  1.39
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        31  (        2 /       31 )  0.36
       area_down       390  (      120 /      121 )  2.19
      size_n_buf        41  (        0 /        0 )  0.53
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                11961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  11961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  11961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 11961        0         0         0        0
 area_down                 11960        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        0 )  0.01
        io_phase         3  (        0 /        0 )  0.01
       gate_comp       540  (        0 /        0 )  1.38
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        30  (        0 /       30 )  0.36
       area_down       384  (        4 /        5 )  1.84
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                11960        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  11960        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                    Message Text                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                                                                                                                                                        |
| CFM-5      |Info    |    1 |Wrote formal verification information.                                                                                                                                               |
| CFM-212    |Info    |    2 |Forcing flat compare.                                                                                                                                                                |
| CPI-506    |Info    |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                                                     |
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                       |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to       |
|            |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                         |
| LBR-155    |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                             |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                      |
| PA-7       |Info    |    4 |Resetting power analysis results.                                                                                                                                                    |
|            |        |      |All computed switching activities are removed.                                                                                                                                       |
| POPT-96    |Info    |    2 |One or more cost groups were automatically created for clock gate enable paths.                                                                                                      |
|            |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                      |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                                                |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.                    |
| SYNTH-5    |Info    |    1 |Done mapping.                                                                                                                                                                        |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                                                                                                                                                            |
| TIM-11     |Warning |    7 |Timing problems have been detected in this design.                                                                                                                                   |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'Top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(basic.tcl) 188: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       -69               0               0
  R2R (ps):                       -69               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                       449             110             110
TNS (ps):                         -69               0               0
  R2R (ps):                       -69               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      1               0               0
Cell Area:                     13,047          12,298          11,960
Total Cell Area:               13,047          12,298          11,960
Leaf Instances:                 2,747           1,844           1,843
Total Instances:                2,747           1,844           1,843
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:15        00:00:52        00:00:20
Real Runtime (h:m:s):        00:01:56        00:00:29        00:00:20
CPU  Elapsed (h:m:s):        00:02:20        00:03:12        00:03:32
Real Elapsed (h:m:s):        00:01:58        00:02:27        00:02:47
Memory (MB):                  1188.18         1220.04         1184.85
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:45
Total Memory (MB):     1184.85
Executable Version:    20.10-p001_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Only 33 violating paths found
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : Top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Finished exporting design database to file 'reports_Jul15-00:07:38/syn_opt_Top.db' for 'Top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(basic.tcl) 189: report_summary -directory $_REPORTS_PATH


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       -69               0               0
  R2R (ps):                       -69               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                       449             110             110
TNS (ps):                         -69               0               0
  R2R (ps):                       -69               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                         0               0               0
Failing Paths:                      1               0               0
Cell Area:                     13,047          12,298          11,960
Total Cell Area:               13,047          12,298          11,960
Leaf Instances:                 2,747           1,844           1,843
Total Instances:                2,747           1,844           1,843
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:15        00:00:52        00:00:20
Real Runtime (h:m:s):        00:01:56        00:00:29        00:00:20
CPU  Elapsed (h:m:s):        00:02:20        00:03:12        00:03:32
Real Elapsed (h:m:s):        00:01:58        00:02:27        00:02:47
Memory (MB):                  1188.18         1220.04         1184.85
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:45
Total Memory (MB):     1184.85
Executable Version:    20.10-p001_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(basic.tcl) 191: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(basic.tcl) 192: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:35 (Jul15) |  119.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:14) |  00:00:14(00:00:14) |   8.3(  8.5) |    0:07:49 (Jul15) |  397.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:01:56) |  00:01:46(00:01:42) |  63.0( 61.8) |    0:09:31 (Jul15) |  725.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:24) |  00:00:28(00:00:28) |  16.7( 17.0) |    0:09:59 (Jul15) |  711.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:20(00:00:21) |  12.0( 12.7) |    0:10:20 (Jul15) |  706.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(basic.tcl) 194: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
@file(basic.tcl) 206: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(basic.tcl) 207: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(basic.tcl) 208: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       -69               0               0               0
  R2R (ps):                       -69               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                       449             110             110             110
TNS (ps):                         -69               0               0               0
  R2R (ps):                       -69               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                         0               0               0               0
Failing Paths:                      1               0               0               0
Cell Area:                     13,047          12,298          11,960          11,960
Total Cell Area:               13,047          12,298          11,960          11,960
Leaf Instances:                 2,747           1,844           1,843           1,843
Total Instances:                2,747           1,844           1,843           1,843
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:02:15        00:00:52        00:00:20        00:00:00
Real Runtime (h:m:s):        00:01:56        00:00:29        00:00:20        00:00:01
CPU  Elapsed (h:m:s):        00:02:20        00:03:12        00:03:32        00:03:32
Real Elapsed (h:m:s):        00:01:58        00:02:27        00:02:47        00:02:48
Memory (MB):                  1188.18         1220.04         1184.85         1184.85
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:02:46
Total Memory (MB):     1184.85
Executable Version:    20.10-p001_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Top'.
Only 33 violating paths found
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : Top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Finished exporting design database to file 'reports_Jul15-00:07:38/final_Top.db' for 'Top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(basic.tcl) 209: report_summary -directory $_REPORTS_PATH


Working Directory = /home/OtavioFarias/riscvFinal
QoS Summary for Top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       -69               0               0               0
  R2R (ps):                       -69               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                       449             110             110             110
TNS (ps):                         -69               0               0               0
  R2R (ps):                       -69               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                         0               0               0               0
Failing Paths:                      1               0               0               0
Cell Area:                     13,047          12,298          11,960          11,960
Total Cell Area:               13,047          12,298          11,960          11,960
Leaf Instances:                 2,747           1,844           1,843           1,843
Total Instances:                2,747           1,844           1,843           1,843
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:02:15        00:00:52        00:00:20        00:00:00
Real Runtime (h:m:s):        00:01:56        00:00:29        00:00:20        00:00:01
CPU  Elapsed (h:m:s):        00:02:20        00:03:12        00:03:32        00:03:32
Real Elapsed (h:m:s):        00:01:58        00:02:27        00:02:47        00:02:48
Memory (MB):                  1188.18         1220.04         1184.85         1184.85
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:02:46
Total Memory (MB):     1184.85
Executable Version:    20.10-p001_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(basic.tcl) 212: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(basic.tcl) 220: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/Top/Top_mv.fv.json' for netlist 'outputs_Jul15-00:07:38/Top_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Jul15-00:07:38/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(basic.tcl) 224: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(basic.tcl) 225: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:07:35 (Jul15) |  119.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:14) |  00:00:14(00:00:14) |   8.2(  8.3) |    0:07:49 (Jul15) |  397.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:01:56) |  00:01:46(00:01:42) |  62.2( 60.7) |    0:09:31 (Jul15) |  725.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:24) |  00:00:28(00:00:28) |  16.5( 16.7) |    0:09:59 (Jul15) |  711.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:20(00:00:21) |  11.9( 12.5) |    0:10:20 (Jul15) |  706.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:02:48) |  00:00:02(00:00:03) |   1.2(  1.8) |    0:10:23 (Jul15) |  706.0 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(basic.tcl) 226: puts "============================"
============================
@file(basic.tcl) 227: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(basic.tcl) 228: puts "============================"
============================
@file(basic.tcl) 230: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source ./basic.tcl
WARNING: This version of the tool is 1676 days old.
@genus:root: 2> exit
