-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_meta_merger_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_ackEventFifo_dout : IN STD_LOGIC_VECTOR (49 downto 0);
    rx_ackEventFifo_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    rx_ackEventFifo_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    rx_ackEventFifo_empty_n : IN STD_LOGIC;
    rx_ackEventFifo_read : OUT STD_LOGIC;
    rx_readEvenFifo_dout : IN STD_LOGIC_VECTOR (150 downto 0);
    rx_readEvenFifo_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    rx_readEvenFifo_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    rx_readEvenFifo_empty_n : IN STD_LOGIC;
    rx_readEvenFifo_read : OUT STD_LOGIC;
    tx_appMetaFifo_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    tx_appMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    tx_appMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    tx_appMetaFifo_empty_n : IN STD_LOGIC;
    tx_appMetaFifo_read : OUT STD_LOGIC;
    tx_ibhconnTable_req_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    tx_ibhconnTable_req_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhconnTable_req_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhconnTable_req_full_n : IN STD_LOGIC;
    tx_ibhconnTable_req_write : OUT STD_LOGIC;
    tx_ibhMetaFifo_din : OUT STD_LOGIC_VECTOR (159 downto 0);
    tx_ibhMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_ibhMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_ibhMetaFifo_full_n : IN STD_LOGIC;
    tx_ibhMetaFifo_write : OUT STD_LOGIC;
    tx_exhMetaFifo_din : OUT STD_LOGIC_VECTOR (150 downto 0);
    tx_exhMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_exhMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_exhMetaFifo_full_n : IN STD_LOGIC;
    tx_exhMetaFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_meta_merger_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv256_lc_21 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000";
    constant ap_const_lv33_FFF : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000111111111111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv256_lc_22 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv21_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_const_lv72_0 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv41_10000000100 : STD_LOGIC_VECTOR (40 downto 0) := "10000000000000000000000000000000100000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv97_11 : STD_LOGIC_VECTOR (96 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv104_0 : STD_LOGIC_VECTOR (103 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv201_lc_23 : STD_LOGIC_VECTOR (200 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv151_lc_23 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_594 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_i_nbreadreq_fu_172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op42_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_594_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_i_reg_626 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_i_nbreadreq_fu_186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op50_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_i_reg_594_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_i_reg_626_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_i_reg_660 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op67_write_state4 : BOOLEAN;
    signal ev_validPsn_reg_672 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op70_write_state4 : BOOLEAN;
    signal ap_predicate_op74_write_state4 : BOOLEAN;
    signal ap_predicate_op77_write_state4 : BOOLEAN;
    signal ap_predicate_op79_write_state4 : BOOLEAN;
    signal ap_predicate_op82_write_state4 : BOOLEAN;
    signal ap_predicate_op83_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal rx_ackEventFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_ibhconnTable_req_blk_n : STD_LOGIC;
    signal tx_ibhMetaFifo_blk_n : STD_LOGIC;
    signal tx_exhMetaFifo_blk_n : STD_LOGIC;
    signal rx_readEvenFifo_blk_n : STD_LOGIC;
    signal tx_appMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal aev_validPsn_reg_598 : STD_LOGIC_VECTOR (0 downto 0);
    signal aev_validPsn_reg_598_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal aev_validPsn_reg_598_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal aev_isNak_reg_604 : STD_LOGIC_VECTOR (0 downto 0);
    signal aev_isNak_reg_604_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal aev_isNak_reg_604_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1810_5_reg_609 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1810_5_reg_609_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1810_5_reg_609_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln628_fu_247_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln628_reg_615 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln628_reg_615_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln628_reg_615_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1814_fu_251_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1814_reg_620 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1814_reg_620_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1814_reg_620_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal rx_readEvenFifo_read_reg_630 : STD_LOGIC_VECTOR (150 downto 0);
    signal rx_readEvenFifo_read_reg_630_pp0_iter2_reg : STD_LOGIC_VECTOR (150 downto 0);
    signal ev_op_code_V_fu_255_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ev_op_code_V_reg_635 : STD_LOGIC_VECTOR (4 downto 0);
    signal ev_op_code_V_reg_635_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_97_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_reg_640_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1820_8_reg_645 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1820_8_reg_645_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal p_s_reg_650 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_reg_650_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_655 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_reg_655_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal ev_op_code_V_1_fu_297_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ev_op_code_V_1_reg_664 : STD_LOGIC_VECTOR (4 downto 0);
    signal ev_validPsn_fu_311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal numPkg_V_reg_676 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_13_reg_681 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_312_i_reg_686 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_313_i_reg_692 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_99_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_702 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_707 : STD_LOGIC_VECTOR (119 downto 0);
    signal tmp_20_reg_712 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1844_fu_429_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln1840_fu_447_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln1823_fu_478_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln1814_fu_510_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal p_14_fu_452_p6 : STD_LOGIC_VECTOR (150 downto 0);
    signal or_ln1815_1_fu_587_p2 : STD_LOGIC_VECTOR (150 downto 0);
    signal ev_length_V_fu_301_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1495_fu_319_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_fu_323_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln1019_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal numPkg_V_1_fu_410_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_316_i_fu_417_p6 : STD_LOGIC_VECTOR (148 downto 0);
    signal zext_ln1840_cast_fu_434_p7 : STD_LOGIC_VECTOR (128 downto 0);
    signal zext_ln1823_cast_fu_462_p9 : STD_LOGIC_VECTOR (128 downto 0);
    signal or_ln1814_1_fu_483_p7 : STD_LOGIC_VECTOR (96 downto 0);
    signal or_ln1814_fu_496_p2 : STD_LOGIC_VECTOR (96 downto 0);
    signal zext_ln1814_cast_fu_502_p3 : STD_LOGIC_VECTOR (128 downto 0);
    signal or_ln1815_2_fu_515_p9 : STD_LOGIC_VECTOR (200 downto 0);
    signal or_ln1815_fu_531_p2 : STD_LOGIC_VECTOR (200 downto 0);
    signal tmp_96_fu_555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_563_p4 : STD_LOGIC_VECTOR (119 downto 0);
    signal tmp_s_fu_537_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln1815_8_fu_573_p6 : STD_LOGIC_VECTOR (150 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                aev_isNak_reg_604 <= rx_ackEventFifo_dout(49 downto 49);
                aev_validPsn_reg_598 <= rx_ackEventFifo_dout(48 downto 48);
                trunc_ln1810_5_reg_609 <= rx_ackEventFifo_dout(47 downto 24);
                trunc_ln1814_reg_620 <= trunc_ln1814_fu_251_p1;
                trunc_ln628_reg_615 <= trunc_ln628_fu_247_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                aev_isNak_reg_604_pp0_iter1_reg <= aev_isNak_reg_604;
                aev_validPsn_reg_598_pp0_iter1_reg <= aev_validPsn_reg_598;
                tmp_i_reg_594 <= tmp_i_nbreadreq_fu_158_p3;
                tmp_i_reg_594_pp0_iter1_reg <= tmp_i_reg_594;
                trunc_ln1810_5_reg_609_pp0_iter1_reg <= trunc_ln1810_5_reg_609;
                trunc_ln1814_reg_620_pp0_iter1_reg <= trunc_ln1814_reg_620;
                trunc_ln628_reg_615_pp0_iter1_reg <= trunc_ln628_reg_615;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                aev_isNak_reg_604_pp0_iter2_reg <= aev_isNak_reg_604_pp0_iter1_reg;
                aev_validPsn_reg_598_pp0_iter2_reg <= aev_validPsn_reg_598_pp0_iter1_reg;
                ev_op_code_V_reg_635_pp0_iter2_reg <= ev_op_code_V_reg_635;
                p_s_reg_650_pp0_iter2_reg <= p_s_reg_650;
                rx_readEvenFifo_read_reg_630_pp0_iter2_reg <= rx_readEvenFifo_read_reg_630;
                tmp_189_i_reg_626_pp0_iter2_reg <= tmp_189_i_reg_626;
                tmp_18_reg_655_pp0_iter2_reg <= tmp_18_reg_655;
                tmp_97_reg_640_pp0_iter2_reg <= tmp_97_reg_640;
                tmp_i_reg_594_pp0_iter2_reg <= tmp_i_reg_594_pp0_iter1_reg;
                trunc_ln1810_5_reg_609_pp0_iter2_reg <= trunc_ln1810_5_reg_609_pp0_iter1_reg;
                trunc_ln1814_reg_620_pp0_iter2_reg <= trunc_ln1814_reg_620_pp0_iter1_reg;
                trunc_ln1820_8_reg_645_pp0_iter2_reg <= trunc_ln1820_8_reg_645;
                trunc_ln628_reg_615_pp0_iter2_reg <= trunc_ln628_reg_615_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_191_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (tmp_189_i_reg_626 = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ev_op_code_V_1_reg_664 <= ev_op_code_V_1_fu_297_p1;
                ev_validPsn_reg_672 <= tx_appMetaFifo_dout(192 downto 192);
                numPkg_V_reg_676 <= ret_V_fu_323_p2(32 downto 12);
                p_13_reg_681 <= tx_appMetaFifo_dout(47 downto 32);
                tmp_100_reg_702 <= tx_appMetaFifo_dout(192 downto 192);
                tmp_19_reg_707 <= tx_appMetaFifo_dout(183 downto 64);
                tmp_20_reg_712 <= tx_appMetaFifo_dout(55 downto 32);
                tmp_312_i_reg_686 <= tx_appMetaFifo_dout(55 downto 32);
                tmp_99_reg_697 <= tx_appMetaFifo_dout(200 downto 200);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_189_i_nbreadreq_fu_172_p3 = ap_const_lv1_1) and (tmp_i_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ev_op_code_V_reg_635 <= ev_op_code_V_fu_255_p1;
                p_s_reg_650 <= rx_readEvenFifo_dout(20 downto 5);
                tmp_18_reg_655 <= rx_readEvenFifo_dout(148 downto 125);
                tmp_97_reg_640 <= rx_readEvenFifo_dout(149 downto 149);
                trunc_ln1820_8_reg_645 <= rx_readEvenFifo_dout(28 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op42_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rx_readEvenFifo_read_reg_630 <= rx_readEvenFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_189_i_reg_626 <= tmp_189_i_nbreadreq_fu_172_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_189_i_reg_626 = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_191_i_reg_660 <= tmp_191_i_nbreadreq_fu_186_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_191_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (tmp_189_i_reg_626 = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter1_reg = ap_const_lv1_0) and (ev_validPsn_fu_311_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_313_i_reg_692 <= tx_appMetaFifo_dout(183 downto 160);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rx_ackEventFifo_empty_n, tmp_i_nbreadreq_fu_158_p3, ap_done_reg, rx_readEvenFifo_empty_n, ap_predicate_op42_read_state2, tx_appMetaFifo_empty_n, ap_predicate_op50_read_state3, tx_ibhconnTable_req_full_n, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op67_write_state4, tx_ibhMetaFifo_full_n, ap_predicate_op70_write_state4, ap_predicate_op74_write_state4, tx_exhMetaFifo_full_n, ap_predicate_op77_write_state4, ap_predicate_op79_write_state4, ap_predicate_op82_write_state4, ap_predicate_op83_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (tx_appMetaFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op42_read_state2 = ap_const_boolean_1) and (rx_readEvenFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (rx_ackEventFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op83_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op77_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((tx_exhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op70_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((tx_ibhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op79_write_state4 = ap_const_boolean_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op67_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rx_ackEventFifo_empty_n, tmp_i_nbreadreq_fu_158_p3, ap_done_reg, rx_readEvenFifo_empty_n, ap_predicate_op42_read_state2, tx_appMetaFifo_empty_n, ap_predicate_op50_read_state3, tx_ibhconnTable_req_full_n, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op67_write_state4, tx_ibhMetaFifo_full_n, ap_predicate_op70_write_state4, ap_predicate_op74_write_state4, tx_exhMetaFifo_full_n, ap_predicate_op77_write_state4, ap_predicate_op79_write_state4, ap_predicate_op82_write_state4, ap_predicate_op83_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (tx_appMetaFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op42_read_state2 = ap_const_boolean_1) and (rx_readEvenFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (rx_ackEventFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op83_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op77_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((tx_exhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op70_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((tx_ibhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op79_write_state4 = ap_const_boolean_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op67_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rx_ackEventFifo_empty_n, tmp_i_nbreadreq_fu_158_p3, ap_done_reg, rx_readEvenFifo_empty_n, ap_predicate_op42_read_state2, tx_appMetaFifo_empty_n, ap_predicate_op50_read_state3, tx_ibhconnTable_req_full_n, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op67_write_state4, tx_ibhMetaFifo_full_n, ap_predicate_op70_write_state4, ap_predicate_op74_write_state4, tx_exhMetaFifo_full_n, ap_predicate_op77_write_state4, ap_predicate_op79_write_state4, ap_predicate_op82_write_state4, ap_predicate_op83_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (tx_appMetaFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op42_read_state2 = ap_const_boolean_1) and (rx_readEvenFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (rx_ackEventFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op83_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op77_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((tx_exhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op70_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((tx_ibhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op79_write_state4 = ap_const_boolean_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op67_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rx_ackEventFifo_empty_n, tmp_i_nbreadreq_fu_158_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (rx_ackEventFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rx_readEvenFifo_empty_n, ap_predicate_op42_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op42_read_state2 = ap_const_boolean_1) and (rx_readEvenFifo_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(tx_appMetaFifo_empty_n, ap_predicate_op50_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (tx_appMetaFifo_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(tx_ibhconnTable_req_full_n, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op67_write_state4, tx_ibhMetaFifo_full_n, ap_predicate_op70_write_state4, ap_predicate_op74_write_state4, tx_exhMetaFifo_full_n, ap_predicate_op77_write_state4, ap_predicate_op79_write_state4, ap_predicate_op82_write_state4, ap_predicate_op83_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_predicate_op83_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op77_write_state4 = ap_const_boolean_1) and (tx_exhMetaFifo_full_n = ap_const_logic_0)) or ((tx_exhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op70_write_state4 = ap_const_boolean_1) and (tx_ibhMetaFifo_full_n = ap_const_logic_0)) or ((tx_ibhMetaFifo_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op79_write_state4 = ap_const_boolean_1)) or ((tx_ibhconnTable_req_full_n = ap_const_logic_0) and (ap_predicate_op67_write_state4 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op42_read_state2_assign_proc : process(tmp_i_reg_594, tmp_189_i_nbreadreq_fu_172_p3)
    begin
                ap_predicate_op42_read_state2 <= ((tmp_189_i_nbreadreq_fu_172_p3 = ap_const_lv1_1) and (tmp_i_reg_594 = ap_const_lv1_0));
    end process;


    ap_predicate_op50_read_state3_assign_proc : process(tmp_i_reg_594_pp0_iter1_reg, tmp_189_i_reg_626, tmp_191_i_nbreadreq_fu_186_p3)
    begin
                ap_predicate_op50_read_state3 <= ((tmp_191_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (tmp_189_i_reg_626 = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op67_write_state4_assign_proc : process(tmp_i_reg_594_pp0_iter2_reg, tmp_189_i_reg_626_pp0_iter2_reg, tmp_191_i_reg_660)
    begin
                ap_predicate_op67_write_state4 <= ((tmp_191_i_reg_660 = ap_const_lv1_1) and (tmp_189_i_reg_626_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op70_write_state4_assign_proc : process(tmp_i_reg_594_pp0_iter2_reg, tmp_189_i_reg_626_pp0_iter2_reg, tmp_191_i_reg_660, ev_validPsn_reg_672)
    begin
                ap_predicate_op70_write_state4 <= ((ev_validPsn_reg_672 = ap_const_lv1_0) and (tmp_191_i_reg_660 = ap_const_lv1_1) and (tmp_189_i_reg_626_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op74_write_state4_assign_proc : process(tmp_i_reg_594_pp0_iter2_reg, tmp_189_i_reg_626_pp0_iter2_reg, tmp_191_i_reg_660, ev_validPsn_reg_672)
    begin
                ap_predicate_op74_write_state4 <= ((ev_validPsn_reg_672 = ap_const_lv1_1) and (tmp_191_i_reg_660 = ap_const_lv1_1) and (tmp_189_i_reg_626_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op77_write_state4_assign_proc : process(tmp_i_reg_594_pp0_iter2_reg, tmp_189_i_reg_626_pp0_iter2_reg, tmp_191_i_reg_660)
    begin
                ap_predicate_op77_write_state4 <= ((tmp_191_i_reg_660 = ap_const_lv1_1) and (tmp_189_i_reg_626_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op79_write_state4_assign_proc : process(tmp_i_reg_594_pp0_iter2_reg, tmp_189_i_reg_626_pp0_iter2_reg)
    begin
                ap_predicate_op79_write_state4 <= ((tmp_189_i_reg_626_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op82_write_state4_assign_proc : process(tmp_i_reg_594_pp0_iter2_reg, tmp_189_i_reg_626_pp0_iter2_reg)
    begin
                ap_predicate_op82_write_state4 <= ((tmp_189_i_reg_626_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op83_write_state4_assign_proc : process(tmp_i_reg_594_pp0_iter2_reg, tmp_189_i_reg_626_pp0_iter2_reg)
    begin
                ap_predicate_op83_write_state4 <= ((tmp_189_i_reg_626_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ev_length_V_fu_301_p4 <= tx_appMetaFifo_dout(159 downto 128);
    ev_op_code_V_1_fu_297_p1 <= tx_appMetaFifo_dout(5 - 1 downto 0);
    ev_op_code_V_fu_255_p1 <= rx_readEvenFifo_dout(5 - 1 downto 0);
    ev_validPsn_fu_311_p3 <= tx_appMetaFifo_dout(192 downto 192);
    icmp_ln1019_fu_405_p2 <= "1" when (ev_op_code_V_1_reg_664 = ap_const_lv5_C) else "0";
    numPkg_V_1_fu_410_p3 <= 
        numPkg_V_reg_676 when (icmp_ln1019_fu_405_p2(0) = '1') else 
        ap_const_lv21_1;
    or_ln1814_1_fu_483_p7 <= (((((aev_validPsn_reg_598_pp0_iter2_reg & ap_const_lv8_0) & trunc_ln1810_5_reg_609_pp0_iter2_reg) & ap_const_lv8_0) & trunc_ln1814_reg_620_pp0_iter2_reg) & ap_const_lv32_0);
    or_ln1814_fu_496_p2 <= (or_ln1814_1_fu_483_p7 or ap_const_lv97_11);
    or_ln1815_1_fu_587_p2 <= (or_ln1815_8_fu_573_p6 or ap_const_lv151_lc_23);
    or_ln1815_2_fu_515_p9 <= (((((((aev_isNak_reg_604_pp0_iter2_reg & ap_const_lv7_0) & aev_validPsn_reg_598_pp0_iter2_reg) & ap_const_lv8_0) & trunc_ln1810_5_reg_609_pp0_iter2_reg) & ap_const_lv104_0) & trunc_ln1814_reg_620_pp0_iter2_reg) & ap_const_lv32_0);
    or_ln1815_8_fu_573_p6 <= ((((tmp_96_fu_555_p3 & tmp_fu_547_p3) & tmp_17_fu_563_p4) & tmp_s_fu_537_p4) & ap_const_lv5_0);
    or_ln1815_fu_531_p2 <= (or_ln1815_2_fu_515_p9 or ap_const_lv201_lc_23);
    p_14_fu_452_p6 <= ((((tmp_99_reg_697 & tmp_100_reg_702) & tmp_19_reg_707) & tmp_20_reg_712) & ev_op_code_V_1_reg_664);
    ret_V_fu_323_p2 <= std_logic_vector(unsigned(zext_ln1495_fu_319_p1) + unsigned(ap_const_lv33_FFF));

    rx_ackEventFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_ackEventFifo_empty_n, tmp_i_nbreadreq_fu_158_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_ackEventFifo_blk_n <= rx_ackEventFifo_empty_n;
        else 
            rx_ackEventFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_ackEventFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_158_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_ackEventFifo_read <= ap_const_logic_1;
        else 
            rx_ackEventFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_readEvenFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_readEvenFifo_empty_n, ap_predicate_op42_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op42_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_readEvenFifo_blk_n <= rx_readEvenFifo_empty_n;
        else 
            rx_readEvenFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_readEvenFifo_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op42_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op42_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_readEvenFifo_read <= ap_const_logic_1;
        else 
            rx_readEvenFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_17_fu_563_p4 <= or_ln1815_fu_531_p2(183 downto 64);
    tmp_189_i_nbreadreq_fu_172_p3 <= (0=>(rx_readEvenFifo_empty_n), others=>'-');
    tmp_191_i_nbreadreq_fu_186_p3 <= (0=>(tx_appMetaFifo_empty_n), others=>'-');
    tmp_316_i_fu_417_p6 <= ((((numPkg_V_1_fu_410_p3 & ap_const_lv72_0) & tmp_312_i_reg_686) & ap_const_lv27_0) & ev_op_code_V_1_reg_664);
    tmp_96_fu_555_p3 <= or_ln1815_fu_531_p2(200 downto 200);
    tmp_fu_547_p3 <= or_ln1815_fu_531_p2(192 downto 192);
    tmp_i_nbreadreq_fu_158_p3 <= (0=>(rx_ackEventFifo_empty_n), others=>'-');
    tmp_s_fu_537_p4 <= or_ln1815_fu_531_p2(55 downto 32);
    trunc_ln1814_fu_251_p1 <= rx_ackEventFifo_dout(24 - 1 downto 0);
    trunc_ln628_fu_247_p1 <= rx_ackEventFifo_dout(16 - 1 downto 0);

    tx_appMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, tx_appMetaFifo_empty_n, ap_predicate_op50_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_appMetaFifo_blk_n <= tx_appMetaFifo_empty_n;
        else 
            tx_appMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_appMetaFifo_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op50_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_appMetaFifo_read <= ap_const_logic_1;
        else 
            tx_appMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_exhMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, tx_exhMetaFifo_full_n, ap_predicate_op77_write_state4, ap_predicate_op83_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op83_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op77_write_state4 = ap_const_boolean_1)))) then 
            tx_exhMetaFifo_blk_n <= tx_exhMetaFifo_full_n;
        else 
            tx_exhMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_exhMetaFifo_din_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op77_write_state4, ap_predicate_op83_write_state4, rx_readEvenFifo_read_reg_630_pp0_iter2_reg, ap_block_pp0_stage0_01001, p_14_fu_452_p6, or_ln1815_1_fu_587_p2)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) then 
                tx_exhMetaFifo_din <= or_ln1815_1_fu_587_p2;
            elsif ((ap_predicate_op83_write_state4 = ap_const_boolean_1)) then 
                tx_exhMetaFifo_din <= rx_readEvenFifo_read_reg_630_pp0_iter2_reg;
            elsif ((ap_predicate_op77_write_state4 = ap_const_boolean_1)) then 
                tx_exhMetaFifo_din <= p_14_fu_452_p6;
            else 
                tx_exhMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_exhMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_exhMetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op77_write_state4, ap_predicate_op83_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op83_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op77_write_state4 = ap_const_boolean_1)))) then 
            tx_exhMetaFifo_write <= ap_const_logic_1;
        else 
            tx_exhMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_ibhMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, tx_ibhMetaFifo_full_n, ap_predicate_op70_write_state4, ap_predicate_op74_write_state4, ap_predicate_op82_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op82_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op74_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op70_write_state4 = ap_const_boolean_1)))) then 
            tx_ibhMetaFifo_blk_n <= tx_ibhMetaFifo_full_n;
        else 
            tx_ibhMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ibhMetaFifo_din_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op70_write_state4, ap_predicate_op74_write_state4, ap_predicate_op82_write_state4, ap_block_pp0_stage0_01001, zext_ln1844_fu_429_p1, zext_ln1840_fu_447_p1, zext_ln1823_fu_478_p1, zext_ln1814_fu_510_p1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) then 
                tx_ibhMetaFifo_din <= zext_ln1814_fu_510_p1;
            elsif ((ap_predicate_op82_write_state4 = ap_const_boolean_1)) then 
                tx_ibhMetaFifo_din <= zext_ln1823_fu_478_p1;
            elsif ((ap_predicate_op74_write_state4 = ap_const_boolean_1)) then 
                tx_ibhMetaFifo_din <= zext_ln1840_fu_447_p1;
            elsif ((ap_predicate_op70_write_state4 = ap_const_boolean_1)) then 
                tx_ibhMetaFifo_din <= zext_ln1844_fu_429_p1;
            else 
                tx_ibhMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_ibhMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_ibhMetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op70_write_state4, ap_predicate_op74_write_state4, ap_predicate_op82_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op82_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op74_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op70_write_state4 = ap_const_boolean_1)))) then 
            tx_ibhMetaFifo_write <= ap_const_logic_1;
        else 
            tx_ibhMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_ibhconnTable_req_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, tx_ibhconnTable_req_full_n, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op67_write_state4, ap_predicate_op79_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op79_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op67_write_state4 = ap_const_boolean_1)))) then 
            tx_ibhconnTable_req_blk_n <= tx_ibhconnTable_req_full_n;
        else 
            tx_ibhconnTable_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ibhconnTable_req_din_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op67_write_state4, ap_predicate_op79_write_state4, trunc_ln628_reg_615_pp0_iter2_reg, p_s_reg_650_pp0_iter2_reg, p_13_reg_681, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) then 
                tx_ibhconnTable_req_din <= trunc_ln628_reg_615_pp0_iter2_reg;
            elsif ((ap_predicate_op79_write_state4 = ap_const_boolean_1)) then 
                tx_ibhconnTable_req_din <= p_s_reg_650_pp0_iter2_reg;
            elsif ((ap_predicate_op67_write_state4 = ap_const_boolean_1)) then 
                tx_ibhconnTable_req_din <= p_13_reg_681;
            else 
                tx_ibhconnTable_req_din <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_ibhconnTable_req_din <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_ibhconnTable_req_write_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_594_pp0_iter2_reg, ap_predicate_op67_write_state4, ap_predicate_op79_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_594_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op79_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op67_write_state4 = ap_const_boolean_1)))) then 
            tx_ibhconnTable_req_write <= ap_const_logic_1;
        else 
            tx_ibhconnTable_req_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1495_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ev_length_V_fu_301_p4),33));
    zext_ln1814_cast_fu_502_p3 <= (ap_const_lv32_80000000 & or_ln1814_fu_496_p2);
    zext_ln1814_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1814_cast_fu_502_p3),160));
    zext_ln1823_cast_fu_462_p9 <= (((((((ap_const_lv32_80000000 & tmp_97_reg_640_pp0_iter2_reg) & ap_const_lv8_0) & tmp_18_reg_655_pp0_iter2_reg) & ap_const_lv8_0) & trunc_ln1820_8_reg_645_pp0_iter2_reg) & ap_const_lv27_0) & ev_op_code_V_reg_635_pp0_iter2_reg);
    zext_ln1823_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1823_cast_fu_462_p9),160));
    zext_ln1840_cast_fu_434_p7 <= (((((ap_const_lv41_10000000100 & tmp_313_i_reg_692) & ap_const_lv8_0) & tmp_312_i_reg_686) & ap_const_lv27_0) & ev_op_code_V_1_reg_664);
    zext_ln1840_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1840_cast_fu_434_p7),160));
    zext_ln1844_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_316_i_fu_417_p6),160));
end behav;
