#include <dt-bindings/sound/dbmdx-va-regmap.h>

#define DBMDX_QED_SUPPORTED		0
/* Model Support */
#define DBMDX_OKG_WWE_SUPPORT		1
#define DBMDX_SENSORY_WWE_SUPPORT	0
#define DBMDX_AMAZON_WWE_SUPPORT	0

/* Chip Type */
#define DBMDX_VA_CHIP_TYPE_D4P		1

/* Master Clock */
#define DBMDX_MCLOCK_VA_32KHZ		1
#define DBMDX_MCLOCK_VA_12MHZ		0
#define DBMDX_MCLOCK_VA_VE_12MHZ	0
#define DBMDX_MCLOCK_VA_VE_19MHZ	1

/* Wakeup support */
#define DBMDX_WAKEUP_VA_ENABLED		1
#define DBMDX_WAKEUP_VA_VE_ENABLED	1
#define DBMDX_LOW_POWER_MODE_ENABLED	1
/* Reset GPIO*/
#define DBMDX_RESET_GPIO_SHARED		0
&spi_8 {
		status = "okay";

		dbmd2_spi:dbmd2_interface@0x0  {
			compatible = "dspg,dbmd2-spi";
			reg = <0>;
			spi-max-frequency = <125000000>;
			read-chunk-size  = <0x2000> ;
			write-chunk-size = <0x8000> ;
			dma_min_buffer_size = <0>;
		};

		dbmd4_spi:dbmd4_interface@0x1  {
			compatible = "dspg,dbmd4-spi";
			reg = <1>;
			spi-max-frequency = <125000000>;
			read-chunk-size  = <0x2000> ;
			write-chunk-size = <0x8000> ;
			dma_min_buffer_size = <0>;
		};

};

&soc {

	dbmdx {
		status = "okay";
		compatible = "dspg,dbmdx-codec";
#if DBMDX_RESET_GPIO_SHARED
		reset_gpio_shared = <1>;
#else
		reset_gpio_shared = <0>;
#endif
		reset-gpio = <&tlmm 2 0>;
#if DBMDX_RESET_GPIO_SHARED == 0
		reset-va_ve-gpio = <&tlmm 8 0>;
#endif
		sv-gpio = <&tlmm 62 0>;
#if DBMDX_WAKEUP_VA_ENABLED
		wakeup-gpio = <&tlmm 44 0>;
#endif
#if DBMDX_WAKEUP_VA_VE_ENABLED
		wakeup-va_ve-gpio = <&tlmm 46 0>;
#endif
		auto_buffering = <1>;

		multi-interface-support = <1>;

		cd-interfaces = <&dbmd2_spi &dbmd4_spi >;

		va-interfaces = <1 1 1 1>;
		va_ve-interfaces = <0 0 0 0>;
		feature-va_ve; /* enable VA_VE */ /*feature-va_ve*/
		va-firmware-name = "dbmd8_va_fw.bin";
		va-preboot-firmware-name = "dbmd4_va_preboot_fw.bin";
		va_ve-firmware-name = "dbmd2_va_ve_fw.bin";
		va_ve-preboot-firmware-name ="dbmd2_va_preboot_fw.bin";
		va-config =	<DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD
				(DBMDX_REGN_HOST_INTERFACE_SUPPORT |
					DBMDX_REGV_SPI_D2_TDM1_D4_GPIO_4_5_6_7)
				(DBMDX_REGN_MASTER_CLOCK_FREQUENCY |
#if DBMDX_MCLOCK_VA_32KHZ
					DBMDX_REGV_MCLK_32768Hz)
#elif DBMDX_MCLOCK_VA_12MHZ
					DBMDX_REGV_MCLK_12288000Hz)
#else /* 24MHZ */
					DBMDX_REGV_MCLK_24576000Hz)
#endif
				(DBMDX_REGN_AUDIO_BUFFER_SIZE |
#if DBMDX_VA_CHIP_TYPE_D4P
					DBMDX_REGV_AUDIO_BUFFER_3_SEC)
#else /* D4 */
					DBMDX_REGV_AUDIO_BUFFER_2_SEC)
#endif
				(DBMDX_REGN_GENERAL_CONFIG_1 |
					DBMDX_REGV_SPLIT_MIC_BUFFER |
					DBMDX_REGV_MAX_NUMBER_OF_MIC_IS_4)
#if DBMDX_OKG_WWE_SUPPORT
				(DBMDX_REGN_MEMORY_CONFIG |
					DBMDX_REGV_AMODEL_0_LOC_DTCM |
					DBMDX_REGV_AMODEL_1_LOC_DTCM |
					DBMDX_REGV_AMODEL_2_LOC_DTCM |
					DBMDX_REGV_AMODEL_3_LOC_DTCM |
					DBMDX_REGV_AMODEL_4_LOC_DTCM |
					DBMDX_REGV_AHB_ON_SIZE_32KW  |
					DBMDX_REGV_AUDIO_BUF_LOC_DTCM_USING_MEM_ALLOCATION |
					DBMDX_REGV_DTCM_SIZE_D4_D6_96_KW_D8_128KW)
#else
				(DBMDX_REGN_MEMORY_CONFIG |
					DBMDX_REGV_AMODEL_0_LOC_AHB |
					DBMDX_REGV_AMODEL_1_LOC_DTCM |
					DBMDX_REGV_AMODEL_2_LOC_DTCM |
					DBMDX_REGV_AMODEL_3_LOC_DTCM |
					DBMDX_REGV_AMODEL_4_LOC_DTCM |
					DBMDX_REGV_AHB_ON_SIZE_192KW_32KW_CACHE_D8 |
					DBMDX_REGV_AUDIO_BUF_LOC_DTCM_USING_MEM_ALLOCATION |
					DBMDX_REGV_DTCM_SIZE_D4_D6_96_KW_D8_192KW)

#endif
				(DBMDX_REGN_GENERAL_CONFIG_2 |
					DBMDX_REGV_MIC_SAMPLE_RATE_16K |
					DBMDX_REGV_FW_VAD_TYPE_NO_VAD)
#if DBMDX_OKG_WWE_SUPPORT == 0
				(DBMDX_REGN_BUFFERING_NORMAL_AMPLITUDE |
					DBMDX_REGV_NORMALIZE_TO_MINUS_6dB)
#endif
				(DBMDX_REGN_GPIO_CONFIG |
					DBMDX_REGV_SET_SEC_GPIO |
					DBMDX_REGV_SEC_MODEL_DET_GPIO_NUM_15 |
					DBMDX_REGV_SET_PRI_GPIO |
					DBMDX_REGV_PRI_MODEL_DET_GPIO_NUM_15 )
				(DBMDX_REGN_HPF_ENABLE_DISABLE |
					0x0010 |
					DBMDX_REGV_IIR_HPF_EN |
					DBMDX_REGV_DC_REMOVE_COARSE_EN)
#if DBMDX_AMAZON_WWE_SUPPORT
				(DBMDX_REGN_VT_ENGINE_LPSD_VAD |
					DBMDX_REGV_LPSD_VAD_ENABLED )
#endif
				(DBMDX_REGN_DSP_CLOCK_CONFIG |
#if DBMDX_MCLOCK_VA_32KHZ
					DBMDX_REGV_USE_PLL_STEP_FROM_REG_0x1E |
#elif DBMDX_MCLOCK_VA_12MHZ
					DBMDX_REGV_PLL_STEP_8 |
#else /* 24Mhz */
					DBMDX_REGV_PLL_STEP_4 |
#endif
					DBMDX_REGV_TL3_DIV_1 |
					DBMDX_REGV_APB_DIV_1 |
					DBMDX_REGV_AHB_DIV_1 )
#if DBMDX_MCLOCK_VA_32KHZ
				(DBMDX_VA_MSLEEP | 0x0040)
				(DBMDX_REGN_DSP_CLOCK_CONFIG_EXTENSION |
					DBMDX_REGV_CLK_EXT_PLL_STEP_16)
#endif
				(DBMDX_VA_MSLEEP | 0x0040)

				(DBMDX_REGN_UART_SPEED |
					DBMDX_REGV_UART_BAUD_RATE_3_Mhz)
				DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD>;
		va_ve-config = <DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD
				(DBMDX_REGN_HOST_INTERFACE_SUPPORT |
					DBMDX_REGV_SPI_D2_TDM1_D4_GPIO_4_5_6_7 |
					DBMDX_REGV_UART_D2_0_UART_Rx_Tx_D4_1_GPIO_8_9 )
				(DBMDX_REGN_MASTER_CLOCK_FREQUENCY |
#if DBMDX_MCLOCK_VA_VE_12MHZ
					DBMDX_REGV_MCLK_12288000Hz)
#elif DBMDX_MCLOCK_VA_VE_19MHZ
					DBMDX_REGV_MCLK_19200000Hz)
#else /* 24Mhz */
					DBMDX_REGV_MCLK_24576000Hz)
#endif
				(DBMDX_REGN_AUDIO_BUFFER_SIZE | 0x20)
				(DBMDX_REGN_GENERAL_CONFIG_1 |
					DBMDX_REGV_INVERT_DETECTION_GPIOS_ACTIVE_HIGH |
					DBMDX_REGV_WAKEUP_POLARITY_ACTIVE_LOW |
					DBMDX_REGV_DSP_CLK_GEN_PLL |
					DBMDX_REGV_MAX_NUMBER_OF_MIC_IS_0 )
				(DBMDX_REGN_GENERAL_CONFIG_2 |
					DBMDX_REGV_MIC_SAMPLE_RATE_16K |
					DBMDX_REGV_FW_VAD_TYPE_NO_VAD)
				(DBMDX_REGN_AUDIO_ROUTING_CONFIG |
					DBMDX_REGV_MUSIC_IN_TDM3)
				(DBMDX_REGN_DSP_CLOCK_CONFIG |
#if DBMDX_MCLOCK_VA_VE_12MHZ || DBMDX_MCLOCK_VA_VE_19MHZ
					DBMDX_REGV_USE_PLL_STEP_FROM_REG_0x1E |
#else
					DBMDX_REGV_PLL_STEP_12 |
#endif
					DBMDX_REGV_TL3_DIV_1 |
					DBMDX_REGV_APB_DIV_1 |
					DBMDX_REGV_AHB_DIV_2 )
				(DBMDX_VA_MSLEEP | 0x0040)
#if DBMDX_MCLOCK_VA_VE_12MHZ || DBMDX_MCLOCK_VA_VE_19MHZ
				(DBMDX_REGN_DSP_CLOCK_CONFIG_EXTENSION |
#if DBMDX_MCLOCK_VA_VE_12MHZ
					DBMDX_REGV_CLK_EXT_PLL_STEP_24)
#else
					DBMDX_REGV_CLK_EXT_PLL_STEP_40)
#endif
				(DBMDX_VA_MSLEEP | 0x0040)
#endif

				(DBMDX_REGN_UART_SPEED |
					DBMDX_REGV_UART_BAUD_RATE_3_Mhz)
				DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD
				DBMDX_VA_EMPTY_CMD>;

		va-speeds = <0x0000 460800  0 1000000
			     0x0000 2000000 0 3000000
			     0x0000 3000000 0 5000000>;
		va-mic-config = <0x5076 0xa061 0x0008>;
		va_ve-mic-config = <0x5096 0xa081 0xa093 0x0000>;
		va-mic-mode = <0>;

#if DBMDX_MCLOCK_VA_32KHZ
		master-clk-rate = <32768>;
#elif DBMDX_MCLOCK_VA_12MHZ
		master-clk-rate = <12288000>;
#else
		master-clk-rate = <24576000>;
#endif

#if DBMDX_MCLOCK_VA_VE_12MHZ
		master_va_ve-clk-rate = <12288000>;
#elif DBMDX_MCLOCK_VA_VE_19MHZ
		master_va_ve-clk-rate = <19200000>;
#else
		master_va_ve-clk-rate = <24576000>;
#endif
		default_va_clock = <98304000>;
		auto_detection = <1>;
#if DBMDX_VA_CHIP_TYPE_D4P
		firmware_id = <0xdbd8>;
#else
		firmware_id = <0xdbd4>;
#endif
		firmware_id_va_ve = <0xdbd2>;
#if DBMDX_WAKEUP_VA_ENABLED
		wakeup_disabled = <0>;
#else
		wakeup_disabled = <1>;
#endif
		use_gpio_for_wakeup = <1>; /* Use wakeup gpio */
		send_wakeup_seq = <0>; /* Send wakup seq */
		wakeup_set_value = <0>;
#if DBMDX_WAKEUP_VA_VE_ENABLED
		wakeup_va_ve_disabled = <0>;
#else
		wakeup_va_ve_disabled = <1>;
#endif
		use_gpio_for_wakeup_va_ve = <1>; /* Use wakeup gpio */
		send_wakeup_va_ve_seq = <0>; /* Send wakup seq */
		wakeup_va_ve_set_value = <1>;

		uart_low_speed_enabled = <1>;
		detection_buffer_channels = <0>;
		pcm_streaming_mode = <1>;
		boot_options_va_ve = <0x200>; /* Send Preboot,Do not set pll,do not send sbl,verify chip id */
		boot_options = <0x201>; /* Verify chip id , Send Preboot*/
		send_uevent_on_detection = <1>;
		send_uevent_after_buffering = <1>;
		detection_after_buffering = <1>;
		change_clock_src_options = <0x4000>;
#if DBMDX_SENSORY_WWE_SUPPORT || DBMDX_OKG_WWE_SUPPORT
		va_backlog_length = <2>;
#else
		va_backlog_length = <502>;
#endif
		va_backlog_length_okg = <1000>;
		qed_enabled = <0>;
#if DBMDX_LOW_POWER_MODE_ENABLED
		low_power_mode_disabled = <0>;
#else
		low_power_mode_disabled = <1>;
#endif
		hw_revision = <3>;
		buffering_timeout = <5>;
		default-streaming-usecase-name = "uc_mango_barge_in_48k_16b_no_speaker";
		alsa_streaming_options = <0xc>;
		asrp_gain = <0x7fff>; /* gain=24: (int)((10^(gain/20))*2048) */
		asrp_delay = <310>;
		va_ve_separate_clocks = <1>;
		amodel_options = <1>;
	};
};

