<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ethercat Slave: project/rzt2m_rsk+rzt2m/ecat_IO/e2studio/CPU0/rzt/fsp/src/bsp/mcu/all/bsp_clocks.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ethercat Slave<span id="projectnumber">&#160;v1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_167790342fb55959539d550b874be046.html">project</a></li><li class="navelem"><a class="el" href="dir_c789265d78f9c658be582d685f0afd05.html">rzt2m_rsk+rzt2m</a></li><li class="navelem"><a class="el" href="dir_8e36b3267af140f0e5ba5d5688712ba6.html">ecat_IO</a></li><li class="navelem"><a class="el" href="dir_f101f0f466eba63dc9ecf5f778f21958.html">e2studio</a></li><li class="navelem"><a class="el" href="dir_e1520421cde7e51fa6aef19ddc4c9ac4.html">CPU0</a></li><li class="navelem"><a class="el" href="dir_eec85ecf0c9c7183ffcad35301a1a227.html">rzt</a></li><li class="navelem"><a class="el" href="dir_b8972487b5921cb82c523d970c796f15.html">fsp</a></li><li class="navelem"><a class="el" href="dir_e9d164667156afa10835e5028ebb8d40.html">src</a></li><li class="navelem"><a class="el" href="dir_87911d4979bc72cf4dcbab41a4c543d3.html">bsp</a></li><li class="navelem"><a class="el" href="dir_0c67da584f065e563116b35cb36d0a6f.html">mcu</a></li><li class="navelem"><a class="el" href="dir_104ff4942c0286f35209e596b682f120.html">all</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">bsp_clocks.h</div></div>
</div><!--header-->
<div class="contents">
<a href="bsp__clocks_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/***********************************************************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright [2020-2022] Renesas Electronics Corporation and/or its affiliates.  All Rights Reserved.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * This software and documentation are supplied by Renesas Electronics Corporation and/or its affiliates and may only</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * be used with products of Renesas Electronics Corp. and its affiliates (&quot;Renesas&quot;).  No other uses are authorized.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Renesas products are sold pursuant to Renesas terms and conditions of sale.  Purchasers are solely responsible for</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * the selection and use of Renesas products and Renesas assumes no liability.  No license, express or implied, to any</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * intellectual property right is granted by Renesas.  This software is protected under all applicable laws, including</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * copyright laws. Renesas reserves the right to change or discontinue this software and/or this documentation.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * THE SOFTWARE AND DOCUMENTATION IS DELIVERED TO YOU &quot;AS IS,&quot; AND RENESAS MAKES NO REPRESENTATIONS OR WARRANTIES, AND</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * TO THE FULLEST EXTENT PERMISSIBLE UNDER APPLICABLE LAW, DISCLAIMS ALL WARRANTIES, WHETHER EXPLICITLY OR IMPLICITLY,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * INCLUDING WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NONINFRINGEMENT, WITH RESPECT TO THE</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * SOFTWARE OR DOCUMENTATION.  RENESAS SHALL HAVE NO LIABILITY ARISING OUT OF ANY SECURITY VULNERABILITY OR BREACH.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT WILL RENESAS BE LIABLE TO YOU IN CONNECTION WITH THE SOFTWARE OR</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * DOCUMENTATION (OR ANY PERSON OR ENTITY CLAIMING RIGHTS DERIVED FROM YOU) FOR ANY LOSS, DAMAGES, OR CLAIMS WHATSOEVER,</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * INCLUDING, WITHOUT LIMITATION, ANY DIRECT, CONSEQUENTIAL, SPECIAL, INDIRECT, PUNITIVE, OR INCIDENTAL DAMAGES; ANY</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * LOST PROFITS, OTHER ECONOMIC DAMAGE, PROPERTY DAMAGE, OR PERSONAL INJURY; AND EVEN IF RENESAS HAS BEEN ADVISED OF THE</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * POSSIBILITY OF SUCH LOSS, DAMAGES, CLAIMS OR COSTS.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> **********************************************************************************************************************/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef BSP_CLOCKS_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define BSP_CLOCKS_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/***********************************************************************************************************************</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * Includes</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> **********************************************************************************************************************/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="bsp__clock__cfg_8h.html">bsp_clock_cfg.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="bsp__api_8h.html">bsp_api.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><a class="code hl_define" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#ga0e229cde7ac6e617ed7eac38d45c4dd7">FSP_HEADER</a></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/***********************************************************************************************************************</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * Macro definitions</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> **********************************************************************************************************************/</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* Startup clock frequency of each system clock. These macros are only helpful if the system clock and dividers have</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * not changed since startup. These macros are not used in FSP modules except for the clock startup code. */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* xSPI unit0 clock options. */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a00c15a43f4bb45163b4741e46b360eba">   41</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI0_CLOCK_DIV0_133_3_MHZ              (0x02) </span><span class="comment">// xSPI0 base clock 800MHz and xSPI0 clock 133.3MHz.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a6ddcca17b0e02c2ae327f102e31c5ee7">   42</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI0_CLOCK_DIV0_100_0_MHZ              (0x03) </span><span class="comment">// xSPI0 base clock 800MHz and xSPI0 clock 100.0 MHz.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#acd6a8c5343f1675722758f8ee7f91099">   43</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI0_CLOCK_DIV0_50_0_MHZ               (0x04) </span><span class="comment">// xSPI0 base clock 800MHz and xSPI0 clock 50.0 MHz.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a84a928b0fc3086d917b5a6840becec58">   44</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI0_CLOCK_DIV0_25_0_MHZ               (0x05) </span><span class="comment">// xSPI0 base clock 800MHz and xSPI0 clock 25.0 MHz.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a89dc7cec71eff13eb294e09b4cc38174">   45</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI0_CLOCK_DIV0_12_5_MHZ               (0x06) </span><span class="comment">// xSPI0 base clock 800MHz and xSPI0 clock 12.5 MHz.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a74a79bfd6409e7796e9ad8185f509eb4">   46</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI0_CLOCK_DIV1_75_0_MHZ               (0x43) </span><span class="comment">// xSPI0 base clock 600MHz and xSPI0 clock 75.0 MHz.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ae06862284dda2661ee02e636169f008b">   47</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI0_CLOCK_DIV1_37_5_MHZ               (0x44) </span><span class="comment">// xSPI0 base clock 600MHz and xSPI0 clock 37.5 MHz.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* xSPI unit1 clock options. */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a7056609bc5a84f353f57b1f72f791e31">   50</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI1_CLOCK_DIV0_133_3_MHZ              (0x02) </span><span class="comment">// xSPI1 base clock 800MHz and xSPI1 clock 133.3MHz.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a41fcc8f8e7f9a4ff9df98ebd9d4ea6dd">   51</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI1_CLOCK_DIV0_100_0_MHZ              (0x03) </span><span class="comment">// xSPI1 base clock 800MHz and xSPI1 clock 100.0 MHz.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a73f7fc25eebbb1f6f2aa38e9668213b5">   52</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI1_CLOCK_DIV0_50_0_MHZ               (0x04) </span><span class="comment">// xSPI1 base clock 800MHz and xSPI1 clock 50.0 MHz.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a224b9ae430de74831c0e8ed48715e27c">   53</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI1_CLOCK_DIV0_25_0_MHZ               (0x05) </span><span class="comment">// xSPI1 base clock 800MHz and xSPI1 clock 25.0 MHz.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a3096e66fe4d13428eeedf2aeea75aa93">   54</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI1_CLOCK_DIV0_12_5_MHZ               (0x06) </span><span class="comment">// xSPI1 base clock 800MHz and xSPI1 clock 12.5 MHz.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a74b44fc2b3109eaf5513bb782c94e291">   55</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI1_CLOCK_DIV1_75_0_MHZ               (0x43) </span><span class="comment">// xSPI1 base clock 600MHz and xSPI1 clock 75.0 MHz.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a7c4dd2b4558dfda58943181225187b71">   56</a></span><span class="preprocessor">#define BSP_CLOCKS_XSPI1_CLOCK_DIV1_37_5_MHZ               (0x44) </span><span class="comment">// xSPI1 base clock 600MHz and xSPI1 clock 37.5 MHz.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* CKIO clock options. */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ab808b82a3f26ac0ed1d4ae76c7fee1d5">   59</a></span><span class="preprocessor">#define BSP_CLOCKS_CKIO_ICLK_DIV2                          (0)    </span><span class="comment">// CKIO clock 100.0 MHz  (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>                                                                  <span class="comment">// or 75.0 MHz  (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#afc4a28724681104d236b361b6b56d2a8">   61</a></span><span class="preprocessor">#define BSP_CLOCKS_CKIO_ICLK_DIV3                          (1)    </span><span class="comment">// CKIO clock 66.7 MHz  (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>                                                                  <span class="comment">// or 50.0 MHz  (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ab70ea35486cd8f22df3ecb67222aab95">   63</a></span><span class="preprocessor">#define BSP_CLOCKS_CKIO_ICLK_DIV4                          (2)    </span><span class="comment">// CKIO clock 50.0 MHz  (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                                                                  <span class="comment">// or 37.5 MHz  (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a37cb2112d973364dd77a6e67ea7dea6e">   65</a></span><span class="preprocessor">#define BSP_CLOCKS_CKIO_ICLK_DIV5                          (3)    </span><span class="comment">// CKIO clock 40.0 MHz  (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>                                                                  <span class="comment">// or 30.0 MHz  (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aed67f80b8724362f8362edb3616a0ee0">   67</a></span><span class="preprocessor">#define BSP_CLOCKS_CKIO_ICLK_DIV6                          (4)    </span><span class="comment">// CKIO clock 33.3 MHz  (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                                                                  <span class="comment">// or 25.0 MHz  (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a781a330db1e7ec189d52cf6533b75fd5">   69</a></span><span class="preprocessor">#define BSP_CLOCKS_CKIO_ICLK_DIV7                          (5)    </span><span class="comment">// CKIO clock 28.6 MHz  (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                                                                  <span class="comment">// or 21.4 MHz  (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a401dc353f07336db7baa9151ba05b192">   71</a></span><span class="preprocessor">#define BSP_CLOCKS_CKIO_ICLK_DIV8                          (6)    </span><span class="comment">// CKIO clock 25.0 MHz  (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                                                                  <span class="comment">// or 18.75 MHz (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* CANFD clock options. */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a06e643f515cfbb1d50a4bfc680970f67">   75</a></span><span class="preprocessor">#define BSP_CLOCKS_CANFD_CLOCK_80_MHZ                      (0)    </span><span class="comment">// CANFD clock 80 MHz.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a8bbd261e92efbdf4eb0f6cf5939fcfa6">   76</a></span><span class="preprocessor">#define BSP_CLOCKS_CANFD_CLOCK_40_MHZ                      (1)    </span><span class="comment">// CANFD clock 40 MHz.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* Ethernet PHY reference clock (ETHn_REFCLK : n = 0 to 2) options. */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a6e365f7038b6b2e1f5a993d871b61df3">   79</a></span><span class="preprocessor">#define BSP_CLOCKS_PHYSEL_PLL1_DIV                         (0)    </span><span class="comment">// PLL1 devider clock.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a304bd473f1bfad06a14bcf70809faf7c">   80</a></span><span class="preprocessor">#define BSP_CLOCKS_PHYSEL_MAINOSC_DIV                      (1)    </span><span class="comment">// Main clock oscillator.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Alternative clock options when main clock abnormal oscillation is detected in CLMA3. */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a3c02399b418af31816211100e63df4be">   83</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMASEL_LOCO                            (0)    </span><span class="comment">// LOCO clock.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a1f10063a68b8bdf3cae8f6083f96425b">   84</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMASEL_PLL                             (1)    </span><span class="comment">// PLL clock.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* SPI clock options. */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ad8d7e5224589b029cd38e52e58ced099">   87</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI0_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SPI0 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ac5ab5fbbdec2eb80d67e22df93f8fa37">   88</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SPI0 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aa074d02db3ed895f9658eb87378966ed">   89</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI1_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SPI1 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#abb68ae3a30dbb4c11aa4d12b939705d6">   90</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SPI1 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a188b7cb4b732b814293f62f9c0c19a86">   91</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI2_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SPI2 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a550032f049b7d2df2ed2fce4e8ef7f82">   92</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SPI2 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a8b25470dc6bcb6ad2bdb8246ccf99a2f">   93</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI3_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SPI3 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a6381be75d988c917698fb5d0de3f5746">   94</a></span><span class="preprocessor">#define BSP_CLOCKS_SPI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SPI3 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* SCI clock options. */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a469ecf8c7c65859e876031738da59d0c">   97</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI0_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SCI0 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a1ebc051a522e6e39dd85ca8b384f684a">   98</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SCI0 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ab1c19e90ee77ab582337f024ab928f2b">   99</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI1_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SCI1 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a13af585fdaab437d4a6d85ed28de01e7">  100</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SCI1 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a3fbd3fba29b3f50e6b0cf7a2b44daca4">  101</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI2_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SCI2 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ab3cf0b6b7b3920d0a7d9e6511948a7f2">  102</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SCI2 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a9ef6e347eb354aa19cff4f16c01ab729">  103</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI3_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SCI3 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a60abb479a56572e2b0e6f0951d41adc0">  104</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SCI3 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a4530b22afae817d692f9d91c625dc6e7">  105</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI4_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SCI4 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aef93d7b5c26fc88501daaa249fcdc9aa">  106</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI4_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SCI4 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a0e1a131e6693a15863c9347cffdf1352">  107</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI5_ASYNCHRONOUS_SERIAL_CLOK_75_MHZ    (0)    </span><span class="comment">// SCI5 asynchronous serial clock 75.0 MHz.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a1236e84651f4c53c4282cc79b44bb840">  108</a></span><span class="preprocessor">#define BSP_CLOCKS_SCI5_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ    (1)    </span><span class="comment">// SCI5 asynchronous serial clock 96.0 MHz.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/* CPU0 clock options. */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a89e71a5b42f4276ecd82e91a4768cabe">  111</a></span><span class="preprocessor">#define BSP_CLOCKS_FSELCPU0_ICLK_MUL4                      (0)    </span><span class="comment">// CPU0 clock 800 MHz (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                                                                  <span class="comment">// or 600 MHz (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a130e0219d0a2d9965aab02c4bcb4442c">  113</a></span><span class="preprocessor">#define BSP_CLOCKS_FSELCPU0_ICLK_MUL2                      (1)    </span><span class="comment">// CPU0 clock 400 MHz (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                                                                  <span class="comment">// or 300 MHz (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#adc2beab3294fd0b29cca4ed1a80119c8">  115</a></span><span class="preprocessor">#define BSP_CLOCKS_FSELCPU0_ICLK_MUL1                      (2)    </span><span class="comment">// CPU0 clock 200 MHz (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                                                                  <span class="comment">// or 150 MHz (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* CPU1 clock options. */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a13d7ced1f5522ecbaf5b329ed7202e85">  119</a></span><span class="preprocessor">#define BSP_CLOCKS_FSELCPU1_ICLK_MUL4                      (0)    </span><span class="comment">// CPU1 clock 800 MHz (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                                                                  <span class="comment">// or 600 MHz (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ac3be1733c025a013e8856d15d2655def">  121</a></span><span class="preprocessor">#define BSP_CLOCKS_FSELCPU1_ICLK_MUL2                      (1)    </span><span class="comment">// CPU1 clock 400 MHz (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>                                                                  <span class="comment">// or 300 MHz (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#afcde52b9a143c3748335de7b7792625e">  123</a></span><span class="preprocessor">#define BSP_CLOCKS_FSELCPU1_ICLK_MUL1                      (2)    </span><span class="comment">// CPU1 clock 200 MHz (when SCKCR2.DIVSELSUB = 0),</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                                                                  <span class="comment">// or 150 MHz (when SCKCR2.DIVSELSUB = 1).</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* Peripheral module base clock options. */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ac81af1b6765aca287c6f1331f2c24dbe">  127</a></span><span class="preprocessor">#define BSP_CLOCKS_DIVSELSUB_0                             (0)    </span><span class="comment">// ICLK:200MHz, PCLKH:200MHz, PCLKM:100MHz,</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                                                                  <span class="comment">// PCLKL:50MHz, PCLKADC:25MHz, PCLKGPTL:400MHz.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aa15cf576adc2bd4df338446c57f1fdbe">  129</a></span><span class="preprocessor">#define BSP_CLOCKS_DIVSELSUB_1                             (1)    </span><span class="comment">// ICLK:150MHz, PCLKH:150MHz, PCLKM:75 MHz,</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                                                  <span class="comment">// PCLKL:37.5MHz, PCLKADC:18.75MHz, PCLKGPTL:300MHz.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* LOCO enable options. */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a1e5bf3b7c5a79173ee3009dda1e96f7e">  133</a></span><span class="preprocessor">#define BSP_CLOCKS_LOCO_DISABLE                            (0)    </span><span class="comment">// LOCO Stop</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#afe49694da7c44b313f91634036798c34">  134</a></span><span class="preprocessor">#define BSP_CLOCKS_LOCO_ENABLE                             (1)    </span><span class="comment">// LOCO Run</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* PLL1 enable options. */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aec267a6d45722e0cb59eb8e2e769663e">  137</a></span><span class="preprocessor">#define BSP_CLOCKS_PLL1_INITIAL                            (0xFF) </span><span class="comment">// Initial (This value should not be reflected in the register)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a374147bec6522804f43c5162c73a2d70">  138</a></span><span class="preprocessor">#define BSP_CLOCKS_PLL1_STANDBY                            (0)    </span><span class="comment">// PLL1 is standby state.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a395a162d1a4e35b7385e3e935ee6c604">  139</a></span><span class="preprocessor">#define BSP_CLOCKS_PLL1_NORMAL                             (1)    </span><span class="comment">// PLL1 is normal state.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* CLMA error mask options. */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a041f1e8c1b0db0871c53e89f081c020b">  142</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA0_ERROR_MASK                        (0)    </span><span class="comment">// CLMA0 error is not transferred to POE3 and POEG.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a861a6c7acf5f1c0a59112d38d332b3bf">  143</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA0_ERROR_NOT_MASK                    (1)    </span><span class="comment">// CLMA0 error is transferred to POE3 and POEG.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aec852c20c8316bc22c8c510c1440233c">  144</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA1_ERROR_MASK                        (0)    </span><span class="comment">// CLMA1 error is not transferred to POE3 and POEG.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a441c62687b08e33f55131b57c17d9a1e">  145</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA1_ERROR_NOT_MASK                    (1)    </span><span class="comment">// CLMA1 error is transferred to POE3 and POEG.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aba55e3462d329cd974d5a956db7a5d47">  146</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA3_ERROR_MASK                        (0)    </span><span class="comment">// CLMA3 error is not transferred to POE3 and POEG.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ac7ae7f9b1058448a0535ad34b11c6feb">  147</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA3_ERROR_NOT_MASK                    (1)    </span><span class="comment">// CLMA3 error is transferred to POE3 and POEG.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/* CLMA enable options. */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a73aba4a5c0c2915d98fe54eb4849eb66">  150</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA0_DISABLE                           (0)    </span><span class="comment">// Disable CLMA0 operation.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a0acf1c99682c1c658920573e86688738">  151</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA0_ENABLE                            (1)    </span><span class="comment">// Enable CLMA0 operation.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a60f7d322cc8f3e6183b305dc1479da85">  152</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA1_DISABLE                           (0)    </span><span class="comment">// Disable CLMA1 operation.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a654e8dc6f80f634fc1d2674f8cd743be">  153</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA1_ENABLE                            (1)    </span><span class="comment">// Enable CLMA1 operation.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#abaf970dbcdd9b12519ecb1317d654bfe">  154</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA2_DISABLE                           (0)    </span><span class="comment">// Disable CLMA2 operation.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ae5740484481869d4ed403b1db93cf70b">  155</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA2_ENABLE                            (1)    </span><span class="comment">// Enable CLMA2 operation.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a93e05384ad987252dea2ef901051f879">  156</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA3_DISABLE                           (0)    </span><span class="comment">// Disable CLMA3 operation.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a76613faf343c6a5488e12ee6edd645d5">  157</a></span><span class="preprocessor">#define BSP_CLOCKS_CLMA3_ENABLE                            (1)    </span><span class="comment">// Enable CLMA3 operation.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* Create a mask of valid bits in SCKCR. */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a04371b085f4cbbb8e05c0afa093d94e6">  160</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_FSELXSPI0_MASK                       (7U &lt;&lt; 0)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#af8c4b8a6c78b45f4dac049a845759eb8">  161</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_DIVSELXSPI0_MASK                     (1U &lt;&lt; 6)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#afa142f8e095a0e7480632a29d607a5f1">  162</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_FSELXSPI1_MASK                       (7U &lt;&lt; 8)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a4b2c3ad926cbaea1dbf3b5f4338185f8">  163</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_DIVSELXSPI1_MASK                     (1U &lt;&lt; 14)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#af1486200b2c887d1e973686ac2a11e11">  164</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_CKIO_MASK                            (7U &lt;&lt; 16)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a3323e1eeb1e15919e0e29525ba2bcc17">  165</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_FSELCANFD_MASK                       (1U &lt;&lt; 20)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ac5aed863fc460914f3d63f3a705e2433">  166</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_PHYSEL_MASK                          (1U &lt;&lt; 21)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a4f81ac6ef94ccb88e88b57723117fddd">  167</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_CLMASEL_MASK                         (1U &lt;&lt; 22)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a384f9753e4b6f5ba2f171957b90987df">  168</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SPI0ASYNCSEL_MASK                    (1U &lt;&lt; 24)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a50ca16ba4921e76771cdcbc4b0a90d00">  169</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SPI1ASYNCSEL_MASK                    (1U &lt;&lt; 25)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aa181f8d0bf551c3776c6f684796ef88d">  170</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SPI2ASYNCSEL_MASK                    (1U &lt;&lt; 26)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ae0182d786fc18f0b2ca14627951cf3bb">  171</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SCI0ASYNCSEL_MASK                    (1U &lt;&lt; 27)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ad01daa54934278b325d4529cc461e720">  172</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SCI1ASYNCSEL_MASK                    (1U &lt;&lt; 28)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a32b2e653ffa97717767a59beb4ef7458">  173</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SCI2ASYNCSEL_MASK                    (1U &lt;&lt; 29)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a3f6a4f923fcdd03daf166cd0b26c9712">  174</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SCI3ASYNCSEL_MASK                    (1U &lt;&lt; 30)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ab8e3028a02dfa5bbb98b928b135f37cd">  175</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_SCI4ASYNCSEL_MASK                    (1U &lt;&lt; 31)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#aba388a994dde72c0fa5d6c4bfcbbf6c8">  176</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_MASK                                 (((((((((((((((BSP_PRV_SCKCR_FSELXSPI0_MASK |    \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">                                                                          BSP_PRV_SCKCR_DIVSELXSPI0_MASK) | \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">                                                                         BSP_PRV_SCKCR_FSELXSPI1_MASK) |    \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">                                                                        BSP_PRV_SCKCR_DIVSELXSPI1_MASK) |   \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">                                                                       BSP_PRV_SCKCR_CKIO_MASK) |           \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">                                                                      BSP_PRV_SCKCR_FSELCANFD_MASK) |       \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">                                                                     BSP_PRV_SCKCR_PHYSEL_MASK) |           \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">                                                                    BSP_PRV_SCKCR_CLMASEL_MASK) |           \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">                                                                   BSP_PRV_SCKCR_SPI0ASYNCSEL_MASK) |       \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">                                                                  BSP_PRV_SCKCR_SPI1ASYNCSEL_MASK) |        \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">                                                                 BSP_PRV_SCKCR_SPI2ASYNCSEL_MASK) |         \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">                                                                BSP_PRV_SCKCR_SCI0ASYNCSEL_MASK) |          \</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">                                                               BSP_PRV_SCKCR_SCI1ASYNCSEL_MASK) |           \</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">                                                              BSP_PRV_SCKCR_SCI2ASYNCSEL_MASK) |            \</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">                                                             BSP_PRV_SCKCR_SCI3ASYNCSEL_MASK) |             \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">                                                            BSP_PRV_SCKCR_SCI4ASYNCSEL_MASK)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a9dff45015eaa2fe363f1feafb93a0e39">  192</a></span><span class="preprocessor">#define BSP_PRV_SCKCR_DIVSELXSPI_MASK                      (BSP_PRV_SCKCR_DIVSELXSPI0_MASK | \</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">                                                            BSP_PRV_SCKCR_DIVSELXSPI1_MASK)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* Create a mask of valid bits in SCKCR2. */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a4878934ae6fc5e8f6ca1a2819676dc91">  196</a></span><span class="preprocessor">#define BSP_PRV_SCKCR2_FSELCPU0_MASK                       (3U &lt;&lt; 0)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a33242a6a550655894a17a0274d276a83">  197</a></span><span class="preprocessor">#define BSP_PRV_SCKCR2_FSELCPU1_MASK                       (3U &lt;&lt; 2)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a431f7192df4ee746a340bffcf6b18407">  198</a></span><span class="preprocessor">#define BSP_PRV_SCKCR2_RESERVED_BIT4_MASK                  (1U &lt;&lt; 4)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#ae1387f493b82553849cae9f5b4c67ed0">  199</a></span><span class="preprocessor">#define BSP_PRV_SCKCR2_DIVSELSUB_MASK                      (1U &lt;&lt; 5)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#af04e99ff8f4e88595cf645717ce1cf61">  200</a></span><span class="preprocessor">#define BSP_PRV_SCKCR2_SPI3ASYNCSEL_MASK                   (1U &lt;&lt; 24)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a9a6fc570c2564083c2a669962d8f3e78">  201</a></span><span class="preprocessor">#define BSP_PRV_SCKCR2_SCI5ASYNCSEL_MASK                   (1U &lt;&lt; 25)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a5cc79d5352b9e8c3a5f3ec04f268693c">  202</a></span><span class="preprocessor">#define BSP_PRV_SCKCR2_MASK                                (((((BSP_PRV_SCKCR2_FSELCPU0_MASK |      \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">                                                                BSP_PRV_SCKCR2_FSELCPU1_MASK) |     \</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">                                                               BSP_PRV_SCKCR2_RESERVED_BIT4_MASK) | \</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">                                                              BSP_PRV_SCKCR2_DIVSELSUB_MASK) |      \</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">                                                             BSP_PRV_SCKCR2_SPI3ASYNCSEL_MASK) |    \</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">                                                            BSP_PRV_SCKCR2_SCI5ASYNCSEL_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a8f50142a65e9ba8af67c4e6b91ff32f1">  209</a></span><span class="preprocessor">#define BSP_PRV_FSELCPU0_INIT                              (0x02U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="bsp__clocks_8h.html#a3fd5ed9509cc75ec2e3fd90585fce9fc">  210</a></span><span class="preprocessor">#define BSP_PRV_FSELCPU1_INIT                              (0x20U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/***********************************************************************************************************************</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * Typedef definitions</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> **********************************************************************************************************************/</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/***********************************************************************************************************************</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * Exported global variables</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> **********************************************************************************************************************/</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/***********************************************************************************************************************</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * Exported global functions (to be accessed by other files)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> **********************************************************************************************************************/</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/* Public functions defined in bsp.h */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="keywordtype">void</span> <a class="code hl_function" href="bsp__clocks_8h.html#ac24d476ad05a73d0f06801505c0ddf33">bsp_clock_init</a>(<span class="keywordtype">void</span>);             <span class="comment">// Used internally by BSP</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/* Used internally by CGC */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="keywordtype">void</span> <a class="code hl_function" href="bsp__clocks_8h.html#a6399c1746827e109bd492e26ef3fcca7">bsp_prv_clock_set</a>(uint32_t sckcr, uint32_t sckcr2);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><a class="code hl_define" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gaa411c6340a1ce8a94e4015e820906c00">FSP_FOOTER</a></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="absp__api_8h_html"><div class="ttname"><a href="bsp__api_8h.html">bsp_api.h</a></div></div>
<div class="ttc" id="absp__clock__cfg_8h_html"><div class="ttname"><a href="bsp__clock__cfg_8h.html">bsp_clock_cfg.h</a></div></div>
<div class="ttc" id="absp__clocks_8h_html_a6399c1746827e109bd492e26ef3fcca7"><div class="ttname"><a href="bsp__clocks_8h.html#a6399c1746827e109bd492e26ef3fcca7">bsp_prv_clock_set</a></div><div class="ttdeci">void bsp_prv_clock_set(uint32_t sckcr, uint32_t sckcr2)</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:157</div></div>
<div class="ttc" id="absp__clocks_8h_html_ac24d476ad05a73d0f06801505c0ddf33"><div class="ttname"><a href="bsp__clocks_8h.html#ac24d476ad05a73d0f06801505c0ddf33">bsp_clock_init</a></div><div class="ttdeci">void bsp_clock_init(void)</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:266</div></div>
<div class="ttc" id="agroup___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s_html_ga0e229cde7ac6e617ed7eac38d45c4dd7"><div class="ttname"><a href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#ga0e229cde7ac6e617ed7eac38d45c4dd7">FSP_HEADER</a></div><div class="ttdeci">#define FSP_HEADER</div><div class="ttdef"><b>Definition:</b> fsp_common_api.h:60</div></div>
<div class="ttc" id="agroup___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s_html_gaa411c6340a1ce8a94e4015e820906c00"><div class="ttname"><a href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gaa411c6340a1ce8a94e4015e820906c00">FSP_FOOTER</a></div><div class="ttdeci">#define FSP_FOOTER</div><div class="ttdef"><b>Definition:</b> fsp_common_api.h:61</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
