# Architecture_lab_3
Implementation of Verilog simulations for TAU architecture lab 4.
