# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pipeline.srcs/sources_1/new/DECODE.vhd" \
"../../../../Pipeline.srcs/sources_1/new/ESIGNED.vhd" \
"../../../../Pipeline.srcs/sources_1/new/EUNSIGNED.vhd" \
"../../../../Pipeline.srcs/sources_1/new/JUMP.vhd" \
"../../../../Pipeline.srcs/sim_1/new/TEST_JUMP.vhd" \

# Do not sort compile order
nosort
