# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do mux6to1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/17.0/lab12_task2 {C:/intelFPGA_lite/17.0/lab12_task2/mux6to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:03 on Jan 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/17.0/lab12_task2" C:/intelFPGA_lite/17.0/lab12_task2/mux6to1.sv 
# -- Compiling module mux6to1
# 
# Top level modules:
# 	mux6to1
# End time: 16:57:03 on Jan 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux6to1
# vsim work.mux6to1 
# Start time: 16:57:13 on Jan 04,2023
# Loading sv_std.std
# Loading work.mux6to1
vsim work.mux6to1
# End time: 16:57:19 on Jan 04,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.mux6to1 
# Start time: 16:57:19 on Jan 04,2023
# Loading sv_std.std
# Loading work.mux6to1
wave create -driver freeze -pattern constant -value 100000 -range 5 0 -starttime 0ns -endtime 1000ns sim:/mux6to1/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 000 -range 2 0 -starttime 0ns -endtime 1000ns sim:/mux6to1/sel
add wave -position insertpoint  \
sim:/mux6to1/out
add wave -position insertpoint  \
sim:/mux6to1/out
run -all
force -freeze {sim:/mux6to1/a[0]} 1 0, 0 {50 ps} -r 100 -can 50
# End time: 17:04:11 on Jan 04,2023, Elapsed time: 0:06:52
# Errors: 0, Warnings: 0
wave editwrite -file C:/intelFPGA_lite/17.0/lab12_task2/simulation/modelsim/wave.do
