Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Tue Sep 19 09:44:53 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

IO Constraint :
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME       | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]         | output            | U1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[1]         | output            | L6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[2]         | output            | P3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[3]         | output            | M1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[4]         | output            | M5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[5]         | output            | P4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[0]     | output            | U2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[1]     | output            | M3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[2]     | output            | P1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[3]     | output            | T1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[4]     | output            | P2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[5]     | output            | T2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[6]     | output            | L1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led[7]     | output            | N1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel[0]         | output            | L2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel[1]         | output            | N2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel[2]         | output            | V7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel[3]         | output            | U7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk        | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n      | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 141        
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------+
| Net_Name               | Rst_Source_Inst        | Fanout     
+---------------------------------------------------------------+
| u_binary2bcd_ew/N0     | u_binary2bcd_ew/N0     | 163        
+---------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------+
| Net_Name                       | CE_Source_Inst                     | Fanout     
+-----------------------------------------------------------------------------------+
| u_binary2bcd_ew/N19            | u_binary2bcd_ew/N19_mux2           | 8          
| u_binary2bcd_ew/shift_flag     | u_binary2bcd_ew/shift_flag         | 6          
| u_binary2bcd_ew/N78            | u_binary2bcd_ew/N81_1              | 6          
| u_binary2bcd_ew/N81_1          | u_binary2bcd_ew/N19_mux2_inv_1     | 8          
| u_binary2bcd_sn/N19            | u_binary2bcd_sn/N19_mux2           | 8          
| u_binary2bcd_sn/N78            | u_binary2bcd_sn/N81_1              | 6          
| u_binary2bcd_sn/N81_1          | u_binary2bcd_sn/N19_mux2_inv_1     | 8          
| u_led_ctrl/N106                | u_led_ctrl/N106                    | 1          
| u_led_ctrl/N115                | u_led_ctrl/N115                    | 1          
| u_seg_led/N84                  | u_seg_led/N84_22                   | 2          
+-----------------------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------+
| Net_Name                               | Driver                                | Fanout     
+----------------------------------------------------------------------------------------------+
| u_binary2bcd_ew/N0                     | u_binary2bcd_ew/N0                    | 163        
| ntclkbufg_0                            | clkbufg_0                             | 141        
| u_binary2bcd_ew/shift_flag             | u_binary2bcd_ew/shift_flag            | 25         
| u_traffic_light_ctrl/N4                | u_traffic_light_ctrl/N4_mux24         | 25         
| u_led_ctrl/N4                          | u_led_ctrl/N4_mux23                   | 24         
| u_traffic_light_ctrl/clk_1hz           | u_traffic_light_ctrl/clk_1hz          | 23         
| u_seg_led/N4                           | u_seg_led/N4_mux15_1                  | 16         
| u_traffic_light_ctrl/state_reg [0]     | u_traffic_light_ctrl/state_reg[0]     | 14         
| u_traffic_light_ctrl/state_reg [2]     | u_traffic_light_ctrl/state_reg[2]     | 14         
| u_binary2bcd_ew/cnt_shift [0]          | u_binary2bcd_ew/cnt_shift[0]          | 12         
| u_traffic_light_ctrl/time_cnt [1]      | u_traffic_light_ctrl/time_cnt[1]      | 12         
| u_binary2bcd_sn/cnt_shift [0]          | u_binary2bcd_sn/cnt_shift[0]          | 12         
| u_binary2bcd_sn/cnt_shift [1]          | u_binary2bcd_sn/cnt_shift[1]          | 11         
| u_binary2bcd_ew/cnt_shift [1]          | u_binary2bcd_ew/cnt_shift[1]          | 11         
| u_traffic_light_ctrl/N32               | u_traffic_light_ctrl/N32_mux5_5       | 10         
| u_binary2bcd_sn/cnt_shift [2]          | u_binary2bcd_sn/cnt_shift[2]          | 10         
| u_binary2bcd_ew/cnt_shift [2]          | u_binary2bcd_ew/cnt_shift[2]          | 10         
| u_seg_led/cnt_state [0]                | u_seg_led/cnt_state[0]                | 10         
| u_binary2bcd_sn/N19                    | u_binary2bcd_sn/N19_mux2              | 9          
| u_seg_led/cnt_state [1]                | u_seg_led/cnt_state[1]                | 9          
| u_binary2bcd_ew/N19                    | u_binary2bcd_ew/N19_mux2              | 9          
| u_traffic_light_ctrl/time_cnt [2]      | u_traffic_light_ctrl/time_cnt[2]      | 9          
| u_binary2bcd_sn/N81_1                  | u_binary2bcd_sn/N19_mux2_inv_1        | 8          
| u_traffic_light_ctrl/time_cnt [3]      | u_traffic_light_ctrl/time_cnt[3]      | 8          
| u_binary2bcd_sn/N64                    | u_binary2bcd_sn/N64_3                 | 8          
| u_binary2bcd_ew/N64                    | u_binary2bcd_ew/N64_3                 | 8          
| u_binary2bcd_ew/N81_1                  | u_binary2bcd_ew/N19_mux2_inv_1        | 8          
| u_traffic_light_ctrl/time_cnt [4]      | u_traffic_light_ctrl/time_cnt[4]      | 7          
| u_seg_led/num [1]                      | u_seg_led/num[1]                      | 7          
| u_seg_led/num [2]                      | u_seg_led/num[2]                      | 7          
| u_seg_led/num [3]                      | u_seg_led/num[3]                      | 7          
| u_seg_led/num [0]                      | u_seg_led/num[0]                      | 7          
| u_binary2bcd_ew/N78                    | u_binary2bcd_ew/N81_1                 | 6          
| u_binary2bcd_sn/N78                    | u_binary2bcd_sn/N81_1                 | 6          
| u_traffic_light_ctrl/time_cnt [0]      | u_traffic_light_ctrl/time_cnt[0]      | 5          
| u_binary2bcd_sn/data_shift [9]         | u_binary2bcd_sn/data_shift[9]         | 5          
| u_binary2bcd_sn/data_shift [7]         | u_binary2bcd_sn/data_shift[7]         | 5          
| u_binary2bcd_sn/data_shift [11]        | u_binary2bcd_sn/data_shift[11]        | 5          
| u_binary2bcd_ew/data_shift [9]         | u_binary2bcd_ew/data_shift[9]         | 5          
| u_traffic_light_ctrl/clk_cnt [0]       | u_traffic_light_ctrl/clk_cnt[0]       | 5          
| u_binary2bcd_sn/data_shift [10]        | u_binary2bcd_sn/data_shift[10]        | 5          
| u_binary2bcd_sn/data_shift [6]         | u_binary2bcd_sn/data_shift[6]         | 5          
| u_traffic_light_ctrl/state_reg [3]     | u_traffic_light_ctrl/state_reg[3]     | 5          
| u_binary2bcd_ew/data_shift [11]        | u_binary2bcd_ew/data_shift[11]        | 5          
| u_seg_led/cnt_1ms [0]                  | u_seg_led/cnt_1ms[0]                  | 5          
| u_binary2bcd_ew/data_shift [6]         | u_binary2bcd_ew/data_shift[6]         | 5          
| u_traffic_light_ctrl/time_cnt [5]      | u_traffic_light_ctrl/time_cnt[5]      | 5          
| u_traffic_light_ctrl/state_reg [1]     | u_traffic_light_ctrl/state_reg[1]     | 5          
| u_led_ctrl/cnt [0]                     | u_led_ctrl/cnt[0]                     | 5          
| u_binary2bcd_ew/data_shift [10]        | u_binary2bcd_ew/data_shift[10]        | 5          
| u_binary2bcd_ew/data_shift [7]         | u_binary2bcd_ew/data_shift[7]         | 5          
| u_led_ctrl/cnt [1]                     | u_led_ctrl/cnt[1]                     | 4          
| u_binary2bcd_sn/data_shift [12]        | u_binary2bcd_sn/data_shift[12]        | 4          
| u_seg_led/cnt_1ms [1]                  | u_seg_led/cnt_1ms[1]                  | 4          
| u_binary2bcd_ew/data_shift [12]        | u_binary2bcd_ew/data_shift[12]        | 4          
| u_binary2bcd_ew/data_shift [8]         | u_binary2bcd_ew/data_shift[8]         | 4          
| u_traffic_light_ctrl/clk_cnt [1]       | u_traffic_light_ctrl/clk_cnt[1]       | 4          
| u_binary2bcd_sn/data_shift [8]         | u_binary2bcd_sn/data_shift[8]         | 4          
| u_binary2bcd_ew/data_shift [13]        | u_binary2bcd_ew/data_shift[13]        | 4          
| u_binary2bcd_sn/data_shift [13]        | u_binary2bcd_sn/data_shift[13]        | 4          
| u_led_ctrl/cnt [19]                    | u_led_ctrl/cnt[19]                    | 3          
| u_led_ctrl/cnt [18]                    | u_led_ctrl/cnt[18]                    | 3          
| u_led_ctrl/cnt [17]                    | u_led_ctrl/cnt[17]                    | 3          
| u_led_ctrl/cnt [16]                    | u_led_ctrl/cnt[16]                    | 3          
| u_led_ctrl/cnt [15]                    | u_led_ctrl/cnt[15]                    | 3          
| u_led_ctrl/cnt [14]                    | u_led_ctrl/cnt[14]                    | 3          
| u_led_ctrl/cnt [13]                    | u_led_ctrl/cnt[13]                    | 3          
| u_led_ctrl/cnt [12]                    | u_led_ctrl/cnt[12]                    | 3          
| u_led_ctrl/cnt [20]                    | u_led_ctrl/cnt[20]                    | 3          
| u_led_ctrl/cnt [11]                    | u_led_ctrl/cnt[11]                    | 3          
| u_led_ctrl/cnt [10]                    | u_led_ctrl/cnt[10]                    | 3          
| u_led_ctrl/cnt [9]                     | u_led_ctrl/cnt[9]                     | 3          
| u_led_ctrl/cnt [22]                    | u_led_ctrl/cnt[22]                    | 3          
| u_led_ctrl/cnt [8]                     | u_led_ctrl/cnt[8]                     | 3          
| u_led_ctrl/cnt [7]                     | u_led_ctrl/cnt[7]                     | 3          
| u_led_ctrl/cnt [6]                     | u_led_ctrl/cnt[6]                     | 3          
| u_seg_led/cnt_1ms [2]                  | u_seg_led/cnt_1ms[2]                  | 3          
| u_seg_led/cnt_1ms [3]                  | u_seg_led/cnt_1ms[3]                  | 3          
| u_led_ctrl/cnt [5]                     | u_led_ctrl/cnt[5]                     | 3          
| u_seg_led/cnt_1ms [4]                  | u_seg_led/cnt_1ms[4]                  | 3          
| u_led_ctrl/cnt [4]                     | u_led_ctrl/cnt[4]                     | 3          
| u_led_ctrl/cnt [3]                     | u_led_ctrl/cnt[3]                     | 3          
| u_led_ctrl/cnt [2]                     | u_led_ctrl/cnt[2]                     | 3          
| u_seg_led/cnt_1ms [5]                  | u_seg_led/cnt_1ms[5]                  | 3          
| u_seg_led/cnt_1ms [6]                  | u_seg_led/cnt_1ms[6]                  | 3          
| u_seg_led/cnt_1ms [7]                  | u_seg_led/cnt_1ms[7]                  | 3          
| u_seg_led/cnt_1ms [14]                 | u_seg_led/cnt_1ms[14]                 | 3          
| u_seg_led/cnt_1ms [15]                 | u_seg_led/cnt_1ms[15]                 | 3          
| u_traffic_light_ctrl/N29 [1]           | u_traffic_light_ctrl/N29_1.fsub_1     | 3          
| u_traffic_light_ctrl/N29 [2]           | u_traffic_light_ctrl/N29_1.fsub_2     | 3          
| u_traffic_light_ctrl/N29 [3]           | u_traffic_light_ctrl/N29_1.fsub_3     | 3          
| u_traffic_light_ctrl/N29 [4]           | u_traffic_light_ctrl/N29_1.fsub_4     | 3          
| u_traffic_light_ctrl/N29 [5]           | u_traffic_light_ctrl/N29_1.fsub_5     | 3          
| u_traffic_light_ctrl/clk_cnt [2]       | u_traffic_light_ctrl/clk_cnt[2]       | 3          
| u_traffic_light_ctrl/clk_cnt [3]       | u_traffic_light_ctrl/clk_cnt[3]       | 3          
| u_traffic_light_ctrl/clk_cnt [4]       | u_traffic_light_ctrl/clk_cnt[4]       | 3          
| u_traffic_light_ctrl/clk_cnt [5]       | u_traffic_light_ctrl/clk_cnt[5]       | 3          
| u_traffic_light_ctrl/clk_cnt [11]      | u_traffic_light_ctrl/clk_cnt[11]      | 3          
| u_traffic_light_ctrl/clk_cnt [12]      | u_traffic_light_ctrl/clk_cnt[12]      | 3          
| u_traffic_light_ctrl/clk_cnt [13]      | u_traffic_light_ctrl/clk_cnt[13]      | 3          
+----------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 163      | 33840         | 1                  
| LUT                   | 199      | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 226           | 9                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.02 sec.


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/synthesize/top_traffic_syn.adf     
| Output     | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/device_map/top_traffic_map.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/device_map/top_traffic_dmr.prt     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/device_map/top_traffic.dmr         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/device_map/dmr.db                  
+-----------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 210 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
