<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__gserx__lanex__pwr__ctrl.html">cvmx_gserx_lanex_pwr_ctrl</a>::<a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html">cvmx_gserx_lanex_pwr_ctrl_cn73xx</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx Struct Reference</h1><!-- doxytag: class="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx" -->
<p><code>#include &lt;<a class="el" href="cvmx-gserx-defs_8h_source.html">cvmx-gserx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7b36d3f83a6bc82f91e7856a1af50555">tx_p2s_resetn_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#af737f55c5fe3da61c692c80b5f0c6701">tx_pd_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a39f60040d43c54a0be8526f27b99cda6">tx_elec_idle_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a9c13a69859fdfb2745c095e59e307557">tx_pcs_reset_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a869418b2af05ed3f96decf37d26669f2">tx_tristate_en_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a25994bba77679e82c9c12aae404be44c">rx_lctrl_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#afeedb401ab3105abf06b820bc45c9557">rx_lctrl_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a909b4cae41c3a346dd7845a593eb5823">rx_resetn_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab6e02ad40484ca48c5b939087c552309">rx_resetn_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a2393255642ee5816c7c14de345e60290">reserved_10_9</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#abc663fc1899fdad019f60be2d2760788">rx_pcs_reset_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a8081bf546bafbeede0fd742fdcd4068c">tx_pcs_reset_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ade385e7e50d7ebe056185ddc169748ed">tx_sds_fifo_reset_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab651b7311711ce67f92fe15bc6a3d089">tx_sds_fifo_reset_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7199b33d0f1eeba0c1eed352d406b9bd">reserved_15_63</a>: 49</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a2393255642ee5816c7c14de345e60290"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::reserved_10_9" ref="a2393255642ee5816c7c14de345e60290" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a2393255642ee5816c7c14de345e60290">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::reserved_10_9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7199b33d0f1eeba0c1eed352d406b9bd"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::reserved_15_63" ref="a7199b33d0f1eeba0c1eed352d406b9bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7199b33d0f1eeba0c1eed352d406b9bd">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::reserved_15_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afeedb401ab3105abf06b820bc45c9557"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_lctrl_ovrrd_en" ref="afeedb401ab3105abf06b820bc45c9557" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#afeedb401ab3105abf06b820bc45c9557">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_lctrl_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a25994bba77679e82c9c12aae404be44c"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_lctrl_ovrrd_val" ref="a25994bba77679e82c9c12aae404be44c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a25994bba77679e82c9c12aae404be44c">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_lctrl_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc663fc1899fdad019f60be2d2760788"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_pcs_reset_ovrrd_val" ref="abc663fc1899fdad019f60be2d2760788" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#abc663fc1899fdad019f60be2d2760788">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_pcs_reset_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6e02ad40484ca48c5b939087c552309"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_resetn_ovrrd_en" ref="ab6e02ad40484ca48c5b939087c552309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab6e02ad40484ca48c5b939087c552309">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_resetn_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a909b4cae41c3a346dd7845a593eb5823"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_resetn_ovrrd_val" ref="a909b4cae41c3a346dd7845a593eb5823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a909b4cae41c3a346dd7845a593eb5823">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::rx_resetn_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a39f60040d43c54a0be8526f27b99cda6"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_elec_idle_ovrrd_en" ref="a39f60040d43c54a0be8526f27b99cda6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a39f60040d43c54a0be8526f27b99cda6">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_elec_idle_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b36d3f83a6bc82f91e7856a1af50555"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_p2s_resetn_ovrrd_en" ref="a7b36d3f83a6bc82f91e7856a1af50555" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7b36d3f83a6bc82f91e7856a1af50555">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_p2s_resetn_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c13a69859fdfb2745c095e59e307557"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_pcs_reset_ovrrd_en" ref="a9c13a69859fdfb2745c095e59e307557" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a9c13a69859fdfb2745c095e59e307557">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_pcs_reset_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8081bf546bafbeede0fd742fdcd4068c"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_pcs_reset_ovrrd_val" ref="a8081bf546bafbeede0fd742fdcd4068c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a8081bf546bafbeede0fd742fdcd4068c">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_pcs_reset_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af737f55c5fe3da61c692c80b5f0c6701"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_pd_ovrrd_en" ref="af737f55c5fe3da61c692c80b5f0c6701" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#af737f55c5fe3da61c692c80b5f0c6701">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_pd_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab651b7311711ce67f92fe15bc6a3d089"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_sds_fifo_reset_ovrrd_en" ref="ab651b7311711ce67f92fe15bc6a3d089" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab651b7311711ce67f92fe15bc6a3d089">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_sds_fifo_reset_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ade385e7e50d7ebe056185ddc169748ed"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_sds_fifo_reset_ovrrd_val" ref="ade385e7e50d7ebe056185ddc169748ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ade385e7e50d7ebe056185ddc169748ed">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_sds_fifo_reset_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a869418b2af05ed3f96decf37d26669f2"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_tristate_en_ovrrd_en" ref="a869418b2af05ed3f96decf37d26669f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a869418b2af05ed3f96decf37d26669f2">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_cn73xx::tx_tristate_en_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-gserx-defs_8h_source.html">cvmx-gserx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
