# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/Delayer_Counter.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/abs_4.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/abs_5.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/adder_4.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/adder_subs.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/check_carry_4.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/new/comp_2_4.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/counter_param.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/decode_2_4_display.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/vivado/decode_4_dig_7seg/decode_4_dig_7seg.srcs/sources_1/new/decode_4_dig_7seg.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/decoder_bin_hex_7seg.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/full_adder.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/new/mux_2_1_size_4.v" \
"../../../../adder_subs_display_4.srcs/sources_1/imports/new/mux_4_1_size_4.v" \
"../../../../adder_subs_display_4.srcs/sources_1/new/adder_subs_display_4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
