// Seed: 909896784
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  logic [1 'd0 : 1  ==  1] id_3;
  ;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wand id_7
);
  assign id_6 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    output wand id_10,
    input wire id_11,
    output tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input uwire id_15,
    output wire id_16,
    input wor id_17,
    input tri0 id_18,
    input uwire id_19,
    input tri0 id_20
);
  logic [1 : -1  ==  1] id_22 = -1'b0;
  assign id_22 = -1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
