/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkNear_Mem.h"


/* Literal declarations */
static unsigned int const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											2863311530u,
											2863311530u,
											2863311530u,
											0u };
static tUWide const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(129u,
									UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_521_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  2863311530u,
																							  170u };
static tUWide const UWide_literal_521_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(521u,
																					  UWide_literal_521_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_1("%0d: Near_Mem.rl_reset", 22u);
static std::string const __str_literal_2("%0d: Near_Mem.rl_reset_complete", 31u);


/* Constructor */
MOD_mkNear_Mem::MOD_mkNear_Mem(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cfg_verbosity(simHdl, "cfg_verbosity", this, 4u, (tUInt8)2u, (tUInt8)0u),
    INST_dcache(simHdl, "dcache", this),
    INST_f_reset_rsps(simHdl, "f_reset_rsps", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_f_sfence_vma_reqs(simHdl, "f_sfence_vma_reqs", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_f_sfence_vma_rsps(simHdl, "f_sfence_vma_rsps", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_icache(simHdl, "icache", this),
    INST_rg_state(simHdl, "rg_state", this, 2u, (tUInt8)2u, (tUInt8)0u),
    INST_soc_map(simHdl, "soc_map", this),
    PORT_RST_N((tUInt8)1u),
    DEF__0_CONCAT_DONTCARE___d24(129u),
    DEF_v__h1351(2863311530u),
    DEF_v__h1197(2863311530u),
    DEF_x__h1961(128u),
    DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78(768u),
    DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77(640u),
    DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76(512u),
    DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75(384u),
    DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74(256u),
    DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43(320u),
    DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42(192u),
    DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73(128u)
{
  PORT_EN_server_fence_i_request_put = false;
  PORT_EN_server_fence_request_put = false;
  PORT_dma_server_aw_put_val.setSize(99u);
  PORT_dma_server_aw_put_val.clear();
  PORT_dma_server_w_put_val.setSize(577u);
  PORT_dma_server_w_put_val.clear();
  PORT_dma_server_ar_put_val.setSize(99u);
  PORT_dma_server_ar_put_val.clear();
  PORT_imem_master_r_put_val.setSize(73u);
  PORT_imem_master_r_put_val.clear();
  PORT_mem_master_r_put_val.setSize(72u);
  PORT_mem_master_r_put_val.clear();
  PORT_dmem_req_store_value.setSize(129u);
  PORT_dmem_req_store_value.clear();
  PORT_dma_server_r_peek.setSize(521u);
  PORT_dma_server_r_peek.clear();
  PORT_imem_master_aw_peek.setSize(98u);
  PORT_imem_master_aw_peek.clear();
  PORT_imem_master_w_peek.setSize(74u);
  PORT_imem_master_w_peek.clear();
  PORT_imem_master_ar_peek.setSize(98u);
  PORT_imem_master_ar_peek.clear();
  PORT_mem_master_aw_peek.setSize(97u);
  PORT_mem_master_aw_peek.clear();
  PORT_mem_master_w_peek.setSize(74u);
  PORT_mem_master_w_peek.clear();
  PORT_mem_master_ar_peek.setSize(97u);
  PORT_mem_master_ar_peek.clear();
  PORT_imem_events.setSize(448u);
  PORT_imem_events.clear();
  PORT_dmem_word128_snd.setSize(128u);
  PORT_dmem_word128_snd.clear();
  PORT_dmem_st_amo_val.setSize(128u);
  PORT_dmem_st_amo_val.clear();
  PORT_dmem_events.setSize(896u);
  PORT_dmem_events.clear();
  symbol_count = 33u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkNear_Mem::init_symbols_0()
{
  init_symbol(&symbols[0u], "cfg_verbosity", SYM_MODULE, &INST_cfg_verbosity);
  init_symbol(&symbols[1u], "dcache", SYM_MODULE, &INST_dcache);
  init_symbol(&symbols[2u], "dma_server_ar_put_val", SYM_PORT, &PORT_dma_server_ar_put_val, 99u);
  init_symbol(&symbols[3u], "dma_server_aw_put_val", SYM_PORT, &PORT_dma_server_aw_put_val, 99u);
  init_symbol(&symbols[4u], "dma_server_r_peek", SYM_PORT, &PORT_dma_server_r_peek, 521u);
  init_symbol(&symbols[5u], "dma_server_w_put_val", SYM_PORT, &PORT_dma_server_w_put_val, 577u);
  init_symbol(&symbols[6u], "dmem_events", SYM_PORT, &PORT_dmem_events, 896u);
  init_symbol(&symbols[7u], "dmem_req_store_value", SYM_PORT, &PORT_dmem_req_store_value, 129u);
  init_symbol(&symbols[8u], "dmem_st_amo_val", SYM_PORT, &PORT_dmem_st_amo_val, 128u);
  init_symbol(&symbols[9u], "dmem_word128_snd", SYM_PORT, &PORT_dmem_word128_snd, 128u);
  init_symbol(&symbols[10u],
	      "EN_server_fence_i_request_put",
	      SYM_PORT,
	      &PORT_EN_server_fence_i_request_put,
	      1u);
  init_symbol(&symbols[11u],
	      "EN_server_fence_request_put",
	      SYM_PORT,
	      &PORT_EN_server_fence_request_put,
	      1u);
  init_symbol(&symbols[12u], "f_reset_rsps", SYM_MODULE, &INST_f_reset_rsps);
  init_symbol(&symbols[13u], "f_sfence_vma_reqs", SYM_MODULE, &INST_f_sfence_vma_reqs);
  init_symbol(&symbols[14u], "f_sfence_vma_rsps", SYM_MODULE, &INST_f_sfence_vma_rsps);
  init_symbol(&symbols[15u], "icache", SYM_MODULE, &INST_icache);
  init_symbol(&symbols[16u], "imem_events", SYM_PORT, &PORT_imem_events, 448u);
  init_symbol(&symbols[17u], "imem_master_ar_peek", SYM_PORT, &PORT_imem_master_ar_peek, 98u);
  init_symbol(&symbols[18u], "imem_master_aw_peek", SYM_PORT, &PORT_imem_master_aw_peek, 98u);
  init_symbol(&symbols[19u], "imem_master_r_put_val", SYM_PORT, &PORT_imem_master_r_put_val, 73u);
  init_symbol(&symbols[20u], "imem_master_w_peek", SYM_PORT, &PORT_imem_master_w_peek, 74u);
  init_symbol(&symbols[21u], "mem_master_ar_peek", SYM_PORT, &PORT_mem_master_ar_peek, 97u);
  init_symbol(&symbols[22u], "mem_master_aw_peek", SYM_PORT, &PORT_mem_master_aw_peek, 97u);
  init_symbol(&symbols[23u], "mem_master_r_put_val", SYM_PORT, &PORT_mem_master_r_put_val, 72u);
  init_symbol(&symbols[24u], "mem_master_w_peek", SYM_PORT, &PORT_mem_master_w_peek, 74u);
  init_symbol(&symbols[25u], "RL_rl_reset", SYM_RULE);
  init_symbol(&symbols[26u], "RL_rl_reset_complete", SYM_RULE);
  init_symbol(&symbols[27u], "RL_rl_sfence_vma", SYM_RULE);
  init_symbol(&symbols[28u], "rg_state", SYM_MODULE, &INST_rg_state);
  init_symbol(&symbols[29u], "rg_state__h1063", SYM_DEF, &DEF_rg_state__h1063, 2u);
  init_symbol(&symbols[30u], "soc_map", SYM_MODULE, &INST_soc_map);
  init_symbol(&symbols[31u],
	      "WILL_FIRE_server_fence_i_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_server_fence_i_request_put,
	      1u);
  init_symbol(&symbols[32u],
	      "WILL_FIRE_server_fence_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_server_fence_request_put,
	      1u);
}


/* Rule actions */

void MOD_mkNear_Mem::RL_rl_reset()
{
  tUInt32 DEF_v__h1191;
  DEF_x__h1332 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_ULE_1___d9 = !(DEF_x__h1332 <= (tUInt8)1u);
  INST_icache.METH_server_reset_request_put((tUInt8)0u);
  INST_dcache.METH_server_reset_request_put((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d9)
      DEF_v__h1197 = dollar_stime(sim_hdl);
    else
      DEF_v__h1197 = 2863311530u;
  DEF_v__h1191 = DEF_v__h1197 / 10u;
  INST_rg_state.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d9)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_v__h1191);
}

void MOD_mkNear_Mem::RL_rl_reset_complete()
{
  tUInt32 DEF_v__h1345;
  DEF_x__h1332 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_ULE_1___d9 = !(DEF_x__h1332 <= (tUInt8)1u);
  INST_icache.METH_server_reset_response_get();
  INST_dcache.METH_server_reset_response_get();
  INST_f_reset_rsps.METH_enq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d9)
      DEF_v__h1351 = dollar_stime(sim_hdl);
    else
      DEF_v__h1351 = 2863311530u;
  DEF_v__h1345 = DEF_v__h1351 / 10u;
  INST_rg_state.METH_write((tUInt8)2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d9)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_v__h1345);
}

void MOD_mkNear_Mem::RL_rl_sfence_vma()
{
  INST_f_sfence_vma_reqs.METH_deq();
  INST_icache.METH_tlb_flush();
  INST_dcache.METH_tlb_flush();
  INST_f_sfence_vma_rsps.METH_enq();
}


/* Methods */

tUInt8 MOD_mkNear_Mem::METH_imem_is_i32_not_i16()
{
  tUInt8 PORT_imem_is_i32_not_i16;
  PORT_imem_is_i32_not_i16 = (tUInt8)1u;
  return PORT_imem_is_i32_not_i16;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_is_i32_not_i16()
{
  tUInt8 PORT_RDY_imem_is_i32_not_i16;
  tUInt8 DEF_CAN_FIRE_imem_is_i32_not_i16;
  DEF_CAN_FIRE_imem_is_i32_not_i16 = (tUInt8)1u;
  PORT_RDY_imem_is_i32_not_i16 = DEF_CAN_FIRE_imem_is_i32_not_i16;
  return PORT_RDY_imem_is_i32_not_i16;
}

tUInt8 MOD_mkNear_Mem::METH_dma_server_aw_canPut()
{
  tUInt8 PORT_dma_server_aw_canPut;
  PORT_dma_server_aw_canPut = (tUInt8)1u;
  return PORT_dma_server_aw_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_aw_canPut()
{
  tUInt8 PORT_RDY_dma_server_aw_canPut;
  tUInt8 DEF_CAN_FIRE_dma_server_aw_canPut;
  DEF_CAN_FIRE_dma_server_aw_canPut = (tUInt8)1u;
  PORT_RDY_dma_server_aw_canPut = DEF_CAN_FIRE_dma_server_aw_canPut;
  return PORT_RDY_dma_server_aw_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_dma_server_w_canPut()
{
  tUInt8 PORT_dma_server_w_canPut;
  PORT_dma_server_w_canPut = (tUInt8)1u;
  return PORT_dma_server_w_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_w_canPut()
{
  tUInt8 PORT_RDY_dma_server_w_canPut;
  tUInt8 DEF_CAN_FIRE_dma_server_w_canPut;
  DEF_CAN_FIRE_dma_server_w_canPut = (tUInt8)1u;
  PORT_RDY_dma_server_w_canPut = DEF_CAN_FIRE_dma_server_w_canPut;
  return PORT_RDY_dma_server_w_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_dma_server_b_canPeek()
{
  tUInt8 PORT_dma_server_b_canPeek;
  PORT_dma_server_b_canPeek = (tUInt8)0u;
  return PORT_dma_server_b_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_b_canPeek()
{
  tUInt8 PORT_RDY_dma_server_b_canPeek;
  tUInt8 DEF_CAN_FIRE_dma_server_b_canPeek;
  DEF_CAN_FIRE_dma_server_b_canPeek = (tUInt8)1u;
  PORT_RDY_dma_server_b_canPeek = DEF_CAN_FIRE_dma_server_b_canPeek;
  return PORT_RDY_dma_server_b_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_dma_server_b_peek()
{
  tUInt8 PORT_dma_server_b_peek;
  PORT_dma_server_b_peek = (tUInt8)170u;
  return PORT_dma_server_b_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_b_peek()
{
  tUInt8 DEF_CAN_FIRE_dma_server_b_peek;
  tUInt8 PORT_RDY_dma_server_b_peek;
  DEF_CAN_FIRE_dma_server_b_peek = (tUInt8)0u;
  PORT_RDY_dma_server_b_peek = DEF_CAN_FIRE_dma_server_b_peek;
  return PORT_RDY_dma_server_b_peek;
}

tUInt8 MOD_mkNear_Mem::METH_dma_server_ar_canPut()
{
  tUInt8 PORT_dma_server_ar_canPut;
  PORT_dma_server_ar_canPut = (tUInt8)1u;
  return PORT_dma_server_ar_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_ar_canPut()
{
  tUInt8 PORT_RDY_dma_server_ar_canPut;
  tUInt8 DEF_CAN_FIRE_dma_server_ar_canPut;
  DEF_CAN_FIRE_dma_server_ar_canPut = (tUInt8)1u;
  PORT_RDY_dma_server_ar_canPut = DEF_CAN_FIRE_dma_server_ar_canPut;
  return PORT_RDY_dma_server_ar_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_dma_server_r_canPeek()
{
  tUInt8 PORT_dma_server_r_canPeek;
  PORT_dma_server_r_canPeek = (tUInt8)0u;
  return PORT_dma_server_r_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_r_canPeek()
{
  tUInt8 PORT_RDY_dma_server_r_canPeek;
  tUInt8 DEF_CAN_FIRE_dma_server_r_canPeek;
  DEF_CAN_FIRE_dma_server_r_canPeek = (tUInt8)1u;
  PORT_RDY_dma_server_r_canPeek = DEF_CAN_FIRE_dma_server_r_canPeek;
  return PORT_RDY_dma_server_r_canPeek;
}

tUWide MOD_mkNear_Mem::METH_dma_server_r_peek()
{
  PORT_dma_server_r_peek = UWide_literal_521_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
  return PORT_dma_server_r_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_r_peek()
{
  tUInt8 DEF_CAN_FIRE_dma_server_r_peek;
  tUInt8 PORT_RDY_dma_server_r_peek;
  DEF_CAN_FIRE_dma_server_r_peek = (tUInt8)0u;
  PORT_RDY_dma_server_r_peek = DEF_CAN_FIRE_dma_server_r_peek;
  return PORT_RDY_dma_server_r_peek;
}

void MOD_mkNear_Mem::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_rg_state.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_rg_state__h1063 = INST_rg_state.METH_read();
  DEF_CAN_FIRE_server_reset_request_put = DEF_rg_state__h1063 == (tUInt8)2u;
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkNear_Mem::METH_server_reset_response_get()
{
  INST_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_CAN_FIRE_server_reset_response_get = INST_f_reset_rsps.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

void MOD_mkNear_Mem::METH_imem_req(tUInt8 ARG_imem_req_f3,
				   tUInt64 ARG_imem_req_addr,
				   tUInt8 ARG_imem_req_priv,
				   tUInt8 ARG_imem_req_sstatus_SUM,
				   tUInt8 ARG_imem_req_mstatus_MXR,
				   tUInt64 ARG_imem_req_satp)
{
  DEF__0_CONCAT_DONTCARE___d24.set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
														      0u,
														      1u),
						4u,
						0u,
						1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								   3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										      2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													 1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															    0u);
  INST_icache.METH_req((tUInt8)0u,
		       ARG_imem_req_f3,
		       (tUInt8)1u,
		       (tUInt8)10u,
		       ARG_imem_req_addr,
		       DEF__0_CONCAT_DONTCARE___d24,
		       ARG_imem_req_priv,
		       ARG_imem_req_sstatus_SUM,
		       ARG_imem_req_mstatus_MXR,
		       ARG_imem_req_satp);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_req()
{
  tUInt8 PORT_RDY_imem_req;
  tUInt8 DEF_CAN_FIRE_imem_req;
  DEF_CAN_FIRE_imem_req = (tUInt8)1u;
  PORT_RDY_imem_req = DEF_CAN_FIRE_imem_req;
  return PORT_RDY_imem_req;
}

void MOD_mkNear_Mem::METH_imem_commit()
{
  INST_icache.METH_commit();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_commit()
{
  tUInt8 PORT_RDY_imem_commit;
  tUInt8 DEF_CAN_FIRE_imem_commit;
  DEF_CAN_FIRE_imem_commit = (tUInt8)1u;
  PORT_RDY_imem_commit = DEF_CAN_FIRE_imem_commit;
  return PORT_RDY_imem_commit;
}

tUInt8 MOD_mkNear_Mem::METH_imem_valid()
{
  tUInt8 PORT_imem_valid;
  PORT_imem_valid = INST_icache.METH_valid();
  return PORT_imem_valid;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_valid()
{
  tUInt8 PORT_RDY_imem_valid;
  tUInt8 DEF_CAN_FIRE_imem_valid;
  DEF_CAN_FIRE_imem_valid = (tUInt8)1u;
  PORT_RDY_imem_valid = DEF_CAN_FIRE_imem_valid;
  return PORT_RDY_imem_valid;
}

tUInt64 MOD_mkNear_Mem::METH_imem_pc()
{
  tUInt64 PORT_imem_pc;
  DEF_icache_addr____d25 = INST_icache.METH_addr();
  PORT_imem_pc = DEF_icache_addr____d25;
  return PORT_imem_pc;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_pc()
{
  tUInt8 PORT_RDY_imem_pc;
  tUInt8 DEF_CAN_FIRE_imem_pc;
  DEF_CAN_FIRE_imem_pc = (tUInt8)1u;
  PORT_RDY_imem_pc = DEF_CAN_FIRE_imem_pc;
  return PORT_RDY_imem_pc;
}

tUInt32 MOD_mkNear_Mem::METH_imem_instr()
{
  tUInt32 PORT_imem_instr;
  DEF_x__h1961 = INST_icache.METH_cword_snd();
  PORT_imem_instr = DEF_x__h1961.get_whole_word(0u);
  return PORT_imem_instr;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_instr()
{
  tUInt8 PORT_RDY_imem_instr;
  tUInt8 DEF_CAN_FIRE_imem_instr;
  DEF_CAN_FIRE_imem_instr = (tUInt8)1u;
  PORT_RDY_imem_instr = DEF_CAN_FIRE_imem_instr;
  return PORT_RDY_imem_instr;
}

tUInt8 MOD_mkNear_Mem::METH_imem_exc()
{
  tUInt8 PORT_imem_exc;
  PORT_imem_exc = INST_icache.METH_exc();
  return PORT_imem_exc;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_exc()
{
  tUInt8 PORT_RDY_imem_exc;
  tUInt8 DEF_CAN_FIRE_imem_exc;
  DEF_CAN_FIRE_imem_exc = (tUInt8)1u;
  PORT_RDY_imem_exc = DEF_CAN_FIRE_imem_exc;
  return PORT_RDY_imem_exc;
}

tUInt8 MOD_mkNear_Mem::METH_imem_exc_code()
{
  tUInt8 PORT_imem_exc_code;
  PORT_imem_exc_code = INST_icache.METH_exc_code();
  return PORT_imem_exc_code;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_exc_code()
{
  tUInt8 PORT_RDY_imem_exc_code;
  tUInt8 DEF_CAN_FIRE_imem_exc_code;
  DEF_CAN_FIRE_imem_exc_code = (tUInt8)1u;
  PORT_RDY_imem_exc_code = DEF_CAN_FIRE_imem_exc_code;
  return PORT_RDY_imem_exc_code;
}

tUInt64 MOD_mkNear_Mem::METH_imem_tval()
{
  tUInt64 PORT_imem_tval;
  DEF_icache_addr____d25 = INST_icache.METH_addr();
  PORT_imem_tval = DEF_icache_addr____d25;
  return PORT_imem_tval;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_tval()
{
  tUInt8 PORT_RDY_imem_tval;
  tUInt8 DEF_CAN_FIRE_imem_tval;
  DEF_CAN_FIRE_imem_tval = (tUInt8)1u;
  PORT_RDY_imem_tval = DEF_CAN_FIRE_imem_tval;
  return PORT_RDY_imem_tval;
}

tUWide MOD_mkNear_Mem::METH_imem_events()
{
  tUInt64 DEF_x__h2025;
  tUInt64 DEF_x__h1978;
  tUInt64 DEF_x__h2072;
  tUInt64 DEF_x__h2065;
  tUInt64 DEF_x__h2058;
  tUInt64 DEF_x__h2039;
  tUInt64 DEF_x__h2032;
  tUInt8 DEF_x__h2075;
  tUInt8 DEF_x__h2068;
  tUInt8 DEF_x__h2061;
  tUInt8 DEF_x__h2042;
  tUInt8 DEF_x__h2035;
  tUInt8 DEF_x__h2028;
  tUInt8 DEF_x__h1990;
  tUInt32 DEF_icache_events____d27;
  DEF_icache_events____d27 = INST_icache.METH_events();
  DEF_x__h1990 = (tUInt8)(DEF_icache_events____d27 >> 13u);
  DEF_x__h2028 = (tUInt8)((tUInt8)1u & (DEF_icache_events____d27 >> 12u));
  DEF_x__h2035 = (tUInt8)((tUInt8)1u & (DEF_icache_events____d27 >> 11u));
  DEF_x__h2042 = (tUInt8)((tUInt8)1u & (DEF_icache_events____d27 >> 4u));
  DEF_x__h2068 = (tUInt8)((tUInt8)1u & (DEF_icache_events____d27 >> 2u));
  DEF_x__h2061 = (tUInt8)((tUInt8)1u & (DEF_icache_events____d27 >> 3u));
  DEF_x__h2075 = (tUInt8)((tUInt8)1u & (DEF_icache_events____d27 >> 1u));
  DEF_x__h2032 = (tUInt64)(DEF_x__h2035);
  DEF_x__h2039 = (tUInt64)(DEF_x__h2042);
  DEF_x__h2058 = (tUInt64)(DEF_x__h2061);
  DEF_x__h2072 = (tUInt64)(DEF_x__h2075);
  DEF_x__h2065 = (tUInt64)(DEF_x__h2068);
  DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42.set_whole_word((tUInt32)(DEF_x__h2058 >> 32u),
									       5u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2058))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2065 >> 32u)),
												96u,
												64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2065))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2072 >> 32u)),
														  32u,
														  64u).set_whole_word((tUInt32)(DEF_x__h2072),
																      0u);
  DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.set_whole_word((tUInt32)(DEF_x__h2032 >> 32u),
									       9u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2032))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2039 >> 32u)),
												224u,
												64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2039))) << 32u) | (tUInt64)(DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42.get_whole_word(5u)),
														  160u,
														  64u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42.get_whole_word(4u),
																      4u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42.get_whole_word(3u),
																			 3u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42.get_whole_word(2u),
																					    2u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42.get_whole_word(1u),
																							       1u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42.get_whole_word(0u),
																										  0u);
  DEF_x__h1978 = (tUInt64)(DEF_x__h1990);
  DEF_x__h2025 = (tUInt64)(DEF_x__h2028);
  PORT_imem_events.set_whole_word((tUInt32)(DEF_x__h1978 >> 32u),
				  13u).build_concat((((tUInt64)((tUInt32)(DEF_x__h1978))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2025 >> 32u)),
						    352u,
						    64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2025))) << 32u) | (tUInt64)(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(9u)),
								      288u,
								      64u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(8u),
											  8u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(7u),
													     7u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(6u),
																6u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(5u),
																		   5u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(4u),
																				      4u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(3u),
																							 3u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(2u),
																									    2u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(1u),
																											       1u).set_whole_word(DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43.get_whole_word(0u),
																														  0u);
  return PORT_imem_events;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_events()
{
  tUInt8 DEF_CAN_FIRE_imem_events;
  tUInt8 PORT_RDY_imem_events;
  DEF_CAN_FIRE_imem_events = (tUInt8)1u;
  PORT_RDY_imem_events = DEF_CAN_FIRE_imem_events;
  return PORT_RDY_imem_events;
}

tUInt8 MOD_mkNear_Mem::METH_imem_master_aw_canPeek()
{
  tUInt8 PORT_imem_master_aw_canPeek;
  PORT_imem_master_aw_canPeek = INST_icache.METH_mem_master_aw_canPeek();
  return PORT_imem_master_aw_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_aw_canPeek()
{
  tUInt8 PORT_RDY_imem_master_aw_canPeek;
  tUInt8 DEF_CAN_FIRE_imem_master_aw_canPeek;
  DEF_CAN_FIRE_imem_master_aw_canPeek = (tUInt8)1u;
  PORT_RDY_imem_master_aw_canPeek = DEF_CAN_FIRE_imem_master_aw_canPeek;
  return PORT_RDY_imem_master_aw_canPeek;
}

tUWide MOD_mkNear_Mem::METH_imem_master_aw_peek()
{
  PORT_imem_master_aw_peek = INST_icache.METH_mem_master_aw_peek();
  return PORT_imem_master_aw_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_aw_peek()
{
  tUInt8 DEF_CAN_FIRE_imem_master_aw_peek;
  tUInt8 PORT_RDY_imem_master_aw_peek;
  DEF_CAN_FIRE_imem_master_aw_peek = INST_icache.METH_RDY_mem_master_aw_peek();
  PORT_RDY_imem_master_aw_peek = DEF_CAN_FIRE_imem_master_aw_peek;
  return PORT_RDY_imem_master_aw_peek;
}

void MOD_mkNear_Mem::METH_imem_master_aw_drop()
{
  INST_icache.METH_mem_master_aw_drop();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_aw_drop()
{
  tUInt8 DEF_CAN_FIRE_imem_master_aw_drop;
  tUInt8 PORT_RDY_imem_master_aw_drop;
  DEF_CAN_FIRE_imem_master_aw_drop = INST_icache.METH_RDY_mem_master_aw_drop();
  PORT_RDY_imem_master_aw_drop = DEF_CAN_FIRE_imem_master_aw_drop;
  return PORT_RDY_imem_master_aw_drop;
}

tUInt8 MOD_mkNear_Mem::METH_imem_master_w_canPeek()
{
  tUInt8 PORT_imem_master_w_canPeek;
  PORT_imem_master_w_canPeek = INST_icache.METH_mem_master_w_canPeek();
  return PORT_imem_master_w_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_w_canPeek()
{
  tUInt8 PORT_RDY_imem_master_w_canPeek;
  tUInt8 DEF_CAN_FIRE_imem_master_w_canPeek;
  DEF_CAN_FIRE_imem_master_w_canPeek = (tUInt8)1u;
  PORT_RDY_imem_master_w_canPeek = DEF_CAN_FIRE_imem_master_w_canPeek;
  return PORT_RDY_imem_master_w_canPeek;
}

tUWide MOD_mkNear_Mem::METH_imem_master_w_peek()
{
  PORT_imem_master_w_peek = INST_icache.METH_mem_master_w_peek();
  return PORT_imem_master_w_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_w_peek()
{
  tUInt8 DEF_CAN_FIRE_imem_master_w_peek;
  tUInt8 PORT_RDY_imem_master_w_peek;
  DEF_CAN_FIRE_imem_master_w_peek = INST_icache.METH_RDY_mem_master_w_peek();
  PORT_RDY_imem_master_w_peek = DEF_CAN_FIRE_imem_master_w_peek;
  return PORT_RDY_imem_master_w_peek;
}

void MOD_mkNear_Mem::METH_imem_master_w_drop()
{
  INST_icache.METH_mem_master_w_drop();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_w_drop()
{
  tUInt8 DEF_CAN_FIRE_imem_master_w_drop;
  tUInt8 PORT_RDY_imem_master_w_drop;
  DEF_CAN_FIRE_imem_master_w_drop = INST_icache.METH_RDY_mem_master_w_drop();
  PORT_RDY_imem_master_w_drop = DEF_CAN_FIRE_imem_master_w_drop;
  return PORT_RDY_imem_master_w_drop;
}

tUInt8 MOD_mkNear_Mem::METH_imem_master_b_canPut()
{
  tUInt8 PORT_imem_master_b_canPut;
  PORT_imem_master_b_canPut = INST_icache.METH_mem_master_b_canPut();
  return PORT_imem_master_b_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_b_canPut()
{
  tUInt8 PORT_RDY_imem_master_b_canPut;
  tUInt8 DEF_CAN_FIRE_imem_master_b_canPut;
  DEF_CAN_FIRE_imem_master_b_canPut = (tUInt8)1u;
  PORT_RDY_imem_master_b_canPut = DEF_CAN_FIRE_imem_master_b_canPut;
  return PORT_RDY_imem_master_b_canPut;
}

void MOD_mkNear_Mem::METH_imem_master_b_put(tUInt8 ARG_imem_master_b_put_val)
{
  INST_icache.METH_mem_master_b_put(ARG_imem_master_b_put_val);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_b_put()
{
  tUInt8 DEF_CAN_FIRE_imem_master_b_put;
  tUInt8 PORT_RDY_imem_master_b_put;
  DEF_CAN_FIRE_imem_master_b_put = INST_icache.METH_RDY_mem_master_b_put();
  PORT_RDY_imem_master_b_put = DEF_CAN_FIRE_imem_master_b_put;
  return PORT_RDY_imem_master_b_put;
}

tUInt8 MOD_mkNear_Mem::METH_imem_master_ar_canPeek()
{
  tUInt8 PORT_imem_master_ar_canPeek;
  PORT_imem_master_ar_canPeek = INST_icache.METH_mem_master_ar_canPeek();
  return PORT_imem_master_ar_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_ar_canPeek()
{
  tUInt8 PORT_RDY_imem_master_ar_canPeek;
  tUInt8 DEF_CAN_FIRE_imem_master_ar_canPeek;
  DEF_CAN_FIRE_imem_master_ar_canPeek = (tUInt8)1u;
  PORT_RDY_imem_master_ar_canPeek = DEF_CAN_FIRE_imem_master_ar_canPeek;
  return PORT_RDY_imem_master_ar_canPeek;
}

tUWide MOD_mkNear_Mem::METH_imem_master_ar_peek()
{
  PORT_imem_master_ar_peek = INST_icache.METH_mem_master_ar_peek();
  return PORT_imem_master_ar_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_ar_peek()
{
  tUInt8 DEF_CAN_FIRE_imem_master_ar_peek;
  tUInt8 PORT_RDY_imem_master_ar_peek;
  DEF_CAN_FIRE_imem_master_ar_peek = INST_icache.METH_RDY_mem_master_ar_peek();
  PORT_RDY_imem_master_ar_peek = DEF_CAN_FIRE_imem_master_ar_peek;
  return PORT_RDY_imem_master_ar_peek;
}

void MOD_mkNear_Mem::METH_imem_master_ar_drop()
{
  INST_icache.METH_mem_master_ar_drop();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_ar_drop()
{
  tUInt8 DEF_CAN_FIRE_imem_master_ar_drop;
  tUInt8 PORT_RDY_imem_master_ar_drop;
  DEF_CAN_FIRE_imem_master_ar_drop = INST_icache.METH_RDY_mem_master_ar_drop();
  PORT_RDY_imem_master_ar_drop = DEF_CAN_FIRE_imem_master_ar_drop;
  return PORT_RDY_imem_master_ar_drop;
}

tUInt8 MOD_mkNear_Mem::METH_imem_master_r_canPut()
{
  tUInt8 PORT_imem_master_r_canPut;
  PORT_imem_master_r_canPut = INST_icache.METH_mem_master_r_canPut();
  return PORT_imem_master_r_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_r_canPut()
{
  tUInt8 PORT_RDY_imem_master_r_canPut;
  tUInt8 DEF_CAN_FIRE_imem_master_r_canPut;
  DEF_CAN_FIRE_imem_master_r_canPut = (tUInt8)1u;
  PORT_RDY_imem_master_r_canPut = DEF_CAN_FIRE_imem_master_r_canPut;
  return PORT_RDY_imem_master_r_canPut;
}

void MOD_mkNear_Mem::METH_imem_master_r_put(tUWide ARG_imem_master_r_put_val)
{
  PORT_imem_master_r_put_val = ARG_imem_master_r_put_val;
  INST_icache.METH_mem_master_r_put(ARG_imem_master_r_put_val);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_imem_master_r_put()
{
  tUInt8 DEF_CAN_FIRE_imem_master_r_put;
  tUInt8 PORT_RDY_imem_master_r_put;
  DEF_CAN_FIRE_imem_master_r_put = INST_icache.METH_RDY_mem_master_r_put();
  PORT_RDY_imem_master_r_put = DEF_CAN_FIRE_imem_master_r_put;
  return PORT_RDY_imem_master_r_put;
}

void MOD_mkNear_Mem::METH_dmem_req(tUInt8 ARG_dmem_req_op,
				   tUInt8 ARG_dmem_req_f3,
				   tUInt8 ARG_dmem_req_is_unsigned,
				   tUInt8 ARG_dmem_req_amo_funct5,
				   tUInt64 ARG_dmem_req_addr,
				   tUWide ARG_dmem_req_store_value,
				   tUInt8 ARG_dmem_req_priv,
				   tUInt8 ARG_dmem_req_sstatus_SUM,
				   tUInt8 ARG_dmem_req_mstatus_MXR,
				   tUInt64 ARG_dmem_req_satp)
{
  PORT_dmem_req_store_value = ARG_dmem_req_store_value;
  INST_dcache.METH_req(ARG_dmem_req_op,
		       ARG_dmem_req_f3,
		       ARG_dmem_req_is_unsigned,
		       ARG_dmem_req_amo_funct5,
		       ARG_dmem_req_addr,
		       ARG_dmem_req_store_value,
		       ARG_dmem_req_priv,
		       ARG_dmem_req_sstatus_SUM,
		       ARG_dmem_req_mstatus_MXR,
		       ARG_dmem_req_satp);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_req()
{
  tUInt8 PORT_RDY_dmem_req;
  tUInt8 DEF_CAN_FIRE_dmem_req;
  DEF_CAN_FIRE_dmem_req = (tUInt8)1u;
  PORT_RDY_dmem_req = DEF_CAN_FIRE_dmem_req;
  return PORT_RDY_dmem_req;
}

void MOD_mkNear_Mem::METH_dmem_commit()
{
  INST_dcache.METH_commit();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_commit()
{
  tUInt8 PORT_RDY_dmem_commit;
  tUInt8 DEF_CAN_FIRE_dmem_commit;
  DEF_CAN_FIRE_dmem_commit = (tUInt8)1u;
  PORT_RDY_dmem_commit = DEF_CAN_FIRE_dmem_commit;
  return PORT_RDY_dmem_commit;
}

tUInt8 MOD_mkNear_Mem::METH_dmem_valid()
{
  tUInt8 PORT_dmem_valid;
  PORT_dmem_valid = INST_dcache.METH_valid();
  return PORT_dmem_valid;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_valid()
{
  tUInt8 PORT_RDY_dmem_valid;
  tUInt8 DEF_CAN_FIRE_dmem_valid;
  DEF_CAN_FIRE_dmem_valid = (tUInt8)1u;
  PORT_RDY_dmem_valid = DEF_CAN_FIRE_dmem_valid;
  return PORT_RDY_dmem_valid;
}

tUInt8 MOD_mkNear_Mem::METH_dmem_word128_fst()
{
  tUInt8 PORT_dmem_word128_fst;
  PORT_dmem_word128_fst = INST_dcache.METH_cword_fst();
  return PORT_dmem_word128_fst;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_word128_fst()
{
  tUInt8 PORT_RDY_dmem_word128_fst;
  tUInt8 DEF_CAN_FIRE_dmem_word128_fst;
  DEF_CAN_FIRE_dmem_word128_fst = (tUInt8)1u;
  PORT_RDY_dmem_word128_fst = DEF_CAN_FIRE_dmem_word128_fst;
  return PORT_RDY_dmem_word128_fst;
}

tUWide MOD_mkNear_Mem::METH_dmem_word128_snd()
{
  PORT_dmem_word128_snd = INST_dcache.METH_cword_snd();
  return PORT_dmem_word128_snd;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_word128_snd()
{
  tUInt8 PORT_RDY_dmem_word128_snd;
  tUInt8 DEF_CAN_FIRE_dmem_word128_snd;
  DEF_CAN_FIRE_dmem_word128_snd = (tUInt8)1u;
  PORT_RDY_dmem_word128_snd = DEF_CAN_FIRE_dmem_word128_snd;
  return PORT_RDY_dmem_word128_snd;
}

tUWide MOD_mkNear_Mem::METH_dmem_st_amo_val()
{
  PORT_dmem_st_amo_val = INST_dcache.METH_st_amo_val_snd();
  return PORT_dmem_st_amo_val;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_st_amo_val()
{
  tUInt8 PORT_RDY_dmem_st_amo_val;
  tUInt8 DEF_CAN_FIRE_dmem_st_amo_val;
  DEF_CAN_FIRE_dmem_st_amo_val = (tUInt8)1u;
  PORT_RDY_dmem_st_amo_val = DEF_CAN_FIRE_dmem_st_amo_val;
  return PORT_RDY_dmem_st_amo_val;
}

tUInt8 MOD_mkNear_Mem::METH_dmem_exc()
{
  tUInt8 PORT_dmem_exc;
  PORT_dmem_exc = INST_dcache.METH_exc();
  return PORT_dmem_exc;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_exc()
{
  tUInt8 PORT_RDY_dmem_exc;
  tUInt8 DEF_CAN_FIRE_dmem_exc;
  DEF_CAN_FIRE_dmem_exc = (tUInt8)1u;
  PORT_RDY_dmem_exc = DEF_CAN_FIRE_dmem_exc;
  return PORT_RDY_dmem_exc;
}

tUInt8 MOD_mkNear_Mem::METH_dmem_exc_code()
{
  tUInt8 PORT_dmem_exc_code;
  PORT_dmem_exc_code = INST_dcache.METH_exc_code();
  return PORT_dmem_exc_code;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_exc_code()
{
  tUInt8 PORT_RDY_dmem_exc_code;
  tUInt8 DEF_CAN_FIRE_dmem_exc_code;
  DEF_CAN_FIRE_dmem_exc_code = (tUInt8)1u;
  PORT_RDY_dmem_exc_code = DEF_CAN_FIRE_dmem_exc_code;
  return PORT_RDY_dmem_exc_code;
}

tUWide MOD_mkNear_Mem::METH_dmem_events()
{
  tUInt64 DEF_x__h2621;
  tUInt64 DEF_x__h2672;
  tUInt64 DEF_x__h2756;
  tUInt64 DEF_x__h2749;
  tUInt64 DEF_x__h2742;
  tUInt64 DEF_x__h2735;
  tUInt64 DEF_x__h2728;
  tUInt64 DEF_x__h2721;
  tUInt64 DEF_x__h2714;
  tUInt64 DEF_x__h2707;
  tUInt64 DEF_x__h2700;
  tUInt64 DEF_x__h2693;
  tUInt64 DEF_x__h2686;
  tUInt64 DEF_x__h2679;
  tUInt8 DEF_x__h2759;
  tUInt8 DEF_x__h2752;
  tUInt8 DEF_x__h2745;
  tUInt8 DEF_x__h2738;
  tUInt8 DEF_x__h2731;
  tUInt8 DEF_x__h2724;
  tUInt8 DEF_x__h2717;
  tUInt8 DEF_x__h2710;
  tUInt8 DEF_x__h2703;
  tUInt8 DEF_x__h2696;
  tUInt8 DEF_x__h2689;
  tUInt8 DEF_x__h2682;
  tUInt8 DEF_x__h2675;
  tUInt8 DEF_x__h2640;
  tUInt32 DEF_dcache_events____d44;
  DEF_dcache_events____d44 = INST_dcache.METH_events();
  DEF_x__h2640 = (tUInt8)(DEF_dcache_events____d44 >> 13u);
  DEF_x__h2675 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 12u));
  DEF_x__h2682 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 11u));
  DEF_x__h2689 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 10u));
  DEF_x__h2703 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 8u));
  DEF_x__h2696 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 9u));
  DEF_x__h2710 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 7u));
  DEF_x__h2717 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 6u));
  DEF_x__h2731 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 4u));
  DEF_x__h2724 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 5u));
  DEF_x__h2738 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 3u));
  DEF_x__h2745 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 2u));
  DEF_x__h2752 = (tUInt8)((tUInt8)1u & (DEF_dcache_events____d44 >> 1u));
  DEF_x__h2679 = (tUInt64)(DEF_x__h2682);
  DEF_x__h2759 = (tUInt8)((tUInt8)1u & DEF_dcache_events____d44);
  DEF_x__h2686 = (tUInt64)(DEF_x__h2689);
  DEF_x__h2700 = (tUInt64)(DEF_x__h2703);
  DEF_x__h2693 = (tUInt64)(DEF_x__h2696);
  DEF_x__h2707 = (tUInt64)(DEF_x__h2710);
  DEF_x__h2714 = (tUInt64)(DEF_x__h2717);
  DEF_x__h2721 = (tUInt64)(DEF_x__h2724);
  DEF_x__h2742 = (tUInt64)(DEF_x__h2745);
  DEF_x__h2728 = (tUInt64)(DEF_x__h2731);
  DEF_x__h2735 = (tUInt64)(DEF_x__h2738);
  DEF_x__h2749 = (tUInt64)(DEF_x__h2752);
  DEF_x__h2756 = (tUInt64)(DEF_x__h2759);
  DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73.set_whole_word((tUInt32)(DEF_x__h2749 >> 32u),
									       3u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2749))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2756 >> 32u)),
												32u,
												64u).set_whole_word((tUInt32)(DEF_x__h2756),
														    0u);
  DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.set_whole_word((tUInt32)(DEF_x__h2735 >> 32u),
									       7u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2735))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2742 >> 32u)),
												160u,
												64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2742))) << 32u) | (tUInt64)(DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73.get_whole_word(3u)),
														  96u,
														  64u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73.get_whole_word(2u),
																      2u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73.get_whole_word(1u),
																			 1u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73.get_whole_word(0u),
																					    0u);
  DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.set_whole_word((tUInt32)(DEF_x__h2721 >> 32u),
									       11u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2721))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2728 >> 32u)),
												 288u,
												 64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2728))) << 32u) | (tUInt64)(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(7u)),
														   224u,
														   64u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(6u),
																       6u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(5u),
																			  5u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(4u),
																					     4u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(3u),
																								3u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(2u),
																										   2u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(1u),
																												      1u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74.get_whole_word(0u),
																															 0u);
  DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.set_whole_word((tUInt32)(DEF_x__h2707 >> 32u),
									       15u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2707))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2714 >> 32u)),
												 416u,
												 64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2714))) << 32u) | (tUInt64)(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(11u)),
														   352u,
														   64u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(10u),
																       10u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(9u),
																			   9u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(8u),
																					      8u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(7u),
																								 7u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(6u),
																										    6u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(5u),
																												       5u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(4u),
																															  4u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(3u),
																																	     3u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(2u),
																																				2u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(1u),
																																						   1u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75.get_whole_word(0u),
																																								      0u);
  DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.set_whole_word((tUInt32)(DEF_x__h2693 >> 32u),
									       19u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2693))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2700 >> 32u)),
												 544u,
												 64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2700))) << 32u) | (tUInt64)(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(15u)),
														   480u,
														   64u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(14u),
																       14u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(13u),
																			   13u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(12u),
																					       12u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(11u),
																								   11u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(10u),
																										       10u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(9u),
																													   9u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(8u),
																															      8u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(7u),
																																		 7u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(6u),
																																				    6u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(5u),
																																						       5u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(4u),
																																									  4u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(3u),
																																											     3u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(2u),
																																														2u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(1u),
																																																   1u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76.get_whole_word(0u),
																																																		      0u);
  DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.set_whole_word((tUInt32)(DEF_x__h2679 >> 32u),
									       23u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2679))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2686 >> 32u)),
												 672u,
												 64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2686))) << 32u) | (tUInt64)(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(19u)),
														   608u,
														   64u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(18u),
																       18u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(17u),
																			   17u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(16u),
																					       16u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(15u),
																								   15u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(14u),
																										       14u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(13u),
																													   13u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(12u),
																															       12u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(11u),
																																		   11u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(10u),
																																				       10u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(9u),
																																							   9u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(8u),
																																									      8u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(7u),
																																												 7u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(6u),
																																														    6u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(5u),
																																																       5u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(4u),
																																																			  4u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(3u),
																																																					     3u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(2u),
																																																								2u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(1u),
																																																										   1u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77.get_whole_word(0u),
																																																												      0u);
  DEF_x__h2672 = (tUInt64)(DEF_x__h2675);
  DEF_x__h2621 = (tUInt64)(DEF_x__h2640);
  PORT_dmem_events.set_whole_word((tUInt32)(DEF_x__h2621 >> 32u),
				  27u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2621))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2672 >> 32u)),
						    800u,
						    64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h2672))) << 32u) | (tUInt64)(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(23u)),
								      736u,
								      64u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(22u),
											  22u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(21u),
													      21u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(20u),
																  20u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(19u),
																		      19u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(18u),
																					  18u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(17u),
																							      17u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(16u),
																										  16u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(15u),
																												      15u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(14u),
																															  14u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(13u),
																																	      13u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(12u),
																																				  12u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(11u),
																																						      11u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(10u),
																																									  10u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(9u),
																																											      9u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(8u),
																																														 8u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(7u),
																																																    7u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(6u),
																																																		       6u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(5u),
																																																					  5u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(4u),
																																																							     4u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(3u),
																																																										3u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(2u),
																																																												   2u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(1u),
																																																														      1u).set_whole_word(DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78.get_whole_word(0u),
																																																																	 0u);
  return PORT_dmem_events;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dmem_events()
{
  tUInt8 DEF_CAN_FIRE_dmem_events;
  tUInt8 PORT_RDY_dmem_events;
  DEF_CAN_FIRE_dmem_events = (tUInt8)1u;
  PORT_RDY_dmem_events = DEF_CAN_FIRE_dmem_events;
  return PORT_RDY_dmem_events;
}

tUInt8 MOD_mkNear_Mem::METH_mem_master_aw_canPeek()
{
  tUInt8 PORT_mem_master_aw_canPeek;
  PORT_mem_master_aw_canPeek = INST_dcache.METH_mem_master_aw_canPeek();
  return PORT_mem_master_aw_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_aw_canPeek()
{
  tUInt8 PORT_RDY_mem_master_aw_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_aw_canPeek;
  DEF_CAN_FIRE_mem_master_aw_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_aw_canPeek = DEF_CAN_FIRE_mem_master_aw_canPeek;
  return PORT_RDY_mem_master_aw_canPeek;
}

tUWide MOD_mkNear_Mem::METH_mem_master_aw_peek()
{
  PORT_mem_master_aw_peek = INST_dcache.METH_mem_master_aw_peek();
  return PORT_mem_master_aw_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_aw_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_aw_peek;
  tUInt8 PORT_RDY_mem_master_aw_peek;
  DEF_CAN_FIRE_mem_master_aw_peek = INST_dcache.METH_RDY_mem_master_aw_peek();
  PORT_RDY_mem_master_aw_peek = DEF_CAN_FIRE_mem_master_aw_peek;
  return PORT_RDY_mem_master_aw_peek;
}

void MOD_mkNear_Mem::METH_mem_master_aw_drop()
{
  INST_dcache.METH_mem_master_aw_drop();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_aw_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_aw_drop;
  tUInt8 PORT_RDY_mem_master_aw_drop;
  DEF_CAN_FIRE_mem_master_aw_drop = INST_dcache.METH_RDY_mem_master_aw_drop();
  PORT_RDY_mem_master_aw_drop = DEF_CAN_FIRE_mem_master_aw_drop;
  return PORT_RDY_mem_master_aw_drop;
}

tUInt8 MOD_mkNear_Mem::METH_mem_master_w_canPeek()
{
  tUInt8 PORT_mem_master_w_canPeek;
  PORT_mem_master_w_canPeek = INST_dcache.METH_mem_master_w_canPeek();
  return PORT_mem_master_w_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_w_canPeek()
{
  tUInt8 PORT_RDY_mem_master_w_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_w_canPeek;
  DEF_CAN_FIRE_mem_master_w_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_w_canPeek = DEF_CAN_FIRE_mem_master_w_canPeek;
  return PORT_RDY_mem_master_w_canPeek;
}

tUWide MOD_mkNear_Mem::METH_mem_master_w_peek()
{
  PORT_mem_master_w_peek = INST_dcache.METH_mem_master_w_peek();
  return PORT_mem_master_w_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_w_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_w_peek;
  tUInt8 PORT_RDY_mem_master_w_peek;
  DEF_CAN_FIRE_mem_master_w_peek = INST_dcache.METH_RDY_mem_master_w_peek();
  PORT_RDY_mem_master_w_peek = DEF_CAN_FIRE_mem_master_w_peek;
  return PORT_RDY_mem_master_w_peek;
}

void MOD_mkNear_Mem::METH_mem_master_w_drop()
{
  INST_dcache.METH_mem_master_w_drop();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_w_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_w_drop;
  tUInt8 PORT_RDY_mem_master_w_drop;
  DEF_CAN_FIRE_mem_master_w_drop = INST_dcache.METH_RDY_mem_master_w_drop();
  PORT_RDY_mem_master_w_drop = DEF_CAN_FIRE_mem_master_w_drop;
  return PORT_RDY_mem_master_w_drop;
}

tUInt8 MOD_mkNear_Mem::METH_mem_master_b_canPut()
{
  tUInt8 PORT_mem_master_b_canPut;
  PORT_mem_master_b_canPut = INST_dcache.METH_mem_master_b_canPut();
  return PORT_mem_master_b_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_b_canPut()
{
  tUInt8 PORT_RDY_mem_master_b_canPut;
  tUInt8 DEF_CAN_FIRE_mem_master_b_canPut;
  DEF_CAN_FIRE_mem_master_b_canPut = (tUInt8)1u;
  PORT_RDY_mem_master_b_canPut = DEF_CAN_FIRE_mem_master_b_canPut;
  return PORT_RDY_mem_master_b_canPut;
}

void MOD_mkNear_Mem::METH_mem_master_b_put(tUInt8 ARG_mem_master_b_put_val)
{
  INST_dcache.METH_mem_master_b_put(ARG_mem_master_b_put_val);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_b_put()
{
  tUInt8 DEF_CAN_FIRE_mem_master_b_put;
  tUInt8 PORT_RDY_mem_master_b_put;
  DEF_CAN_FIRE_mem_master_b_put = INST_dcache.METH_RDY_mem_master_b_put();
  PORT_RDY_mem_master_b_put = DEF_CAN_FIRE_mem_master_b_put;
  return PORT_RDY_mem_master_b_put;
}

tUInt8 MOD_mkNear_Mem::METH_mem_master_ar_canPeek()
{
  tUInt8 PORT_mem_master_ar_canPeek;
  PORT_mem_master_ar_canPeek = INST_dcache.METH_mem_master_ar_canPeek();
  return PORT_mem_master_ar_canPeek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_ar_canPeek()
{
  tUInt8 PORT_RDY_mem_master_ar_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_ar_canPeek;
  DEF_CAN_FIRE_mem_master_ar_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_ar_canPeek = DEF_CAN_FIRE_mem_master_ar_canPeek;
  return PORT_RDY_mem_master_ar_canPeek;
}

tUWide MOD_mkNear_Mem::METH_mem_master_ar_peek()
{
  PORT_mem_master_ar_peek = INST_dcache.METH_mem_master_ar_peek();
  return PORT_mem_master_ar_peek;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_ar_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_ar_peek;
  tUInt8 PORT_RDY_mem_master_ar_peek;
  DEF_CAN_FIRE_mem_master_ar_peek = INST_dcache.METH_RDY_mem_master_ar_peek();
  PORT_RDY_mem_master_ar_peek = DEF_CAN_FIRE_mem_master_ar_peek;
  return PORT_RDY_mem_master_ar_peek;
}

void MOD_mkNear_Mem::METH_mem_master_ar_drop()
{
  INST_dcache.METH_mem_master_ar_drop();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_ar_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_ar_drop;
  tUInt8 PORT_RDY_mem_master_ar_drop;
  DEF_CAN_FIRE_mem_master_ar_drop = INST_dcache.METH_RDY_mem_master_ar_drop();
  PORT_RDY_mem_master_ar_drop = DEF_CAN_FIRE_mem_master_ar_drop;
  return PORT_RDY_mem_master_ar_drop;
}

tUInt8 MOD_mkNear_Mem::METH_mem_master_r_canPut()
{
  tUInt8 PORT_mem_master_r_canPut;
  PORT_mem_master_r_canPut = INST_dcache.METH_mem_master_r_canPut();
  return PORT_mem_master_r_canPut;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_r_canPut()
{
  tUInt8 PORT_RDY_mem_master_r_canPut;
  tUInt8 DEF_CAN_FIRE_mem_master_r_canPut;
  DEF_CAN_FIRE_mem_master_r_canPut = (tUInt8)1u;
  PORT_RDY_mem_master_r_canPut = DEF_CAN_FIRE_mem_master_r_canPut;
  return PORT_RDY_mem_master_r_canPut;
}

void MOD_mkNear_Mem::METH_mem_master_r_put(tUWide ARG_mem_master_r_put_val)
{
  PORT_mem_master_r_put_val = ARG_mem_master_r_put_val;
  INST_dcache.METH_mem_master_r_put(ARG_mem_master_r_put_val);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mem_master_r_put()
{
  tUInt8 DEF_CAN_FIRE_mem_master_r_put;
  tUInt8 PORT_RDY_mem_master_r_put;
  DEF_CAN_FIRE_mem_master_r_put = INST_dcache.METH_RDY_mem_master_r_put();
  PORT_RDY_mem_master_r_put = DEF_CAN_FIRE_mem_master_r_put;
  return PORT_RDY_mem_master_r_put;
}

void MOD_mkNear_Mem::METH_server_fence_i_request_put(tUInt8 ARG_server_fence_i_request_put)
{
  PORT_EN_server_fence_i_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_server_fence_i_request_put = (tUInt8)1u;
  INST_icache.METH_server_flush_request_put((tUInt8)0u);
  INST_dcache.METH_server_flush_request_put((tUInt8)0u);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_server_fence_i_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_fence_i_request_put;
  tUInt8 PORT_RDY_server_fence_i_request_put;
  DEF_dcache_RDY_server_flush_request_put____d80 = INST_dcache.METH_RDY_server_flush_request_put();
  DEF_CAN_FIRE_server_fence_i_request_put = INST_icache.METH_RDY_server_flush_request_put() && DEF_dcache_RDY_server_flush_request_put____d80;
  PORT_RDY_server_fence_i_request_put = DEF_CAN_FIRE_server_fence_i_request_put;
  return PORT_RDY_server_fence_i_request_put;
}

void MOD_mkNear_Mem::METH_server_fence_i_response_get()
{
  INST_icache.METH_server_flush_response_get();
  INST_dcache.METH_server_flush_response_get();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_server_fence_i_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_fence_i_response_get;
  tUInt8 PORT_RDY_server_fence_i_response_get;
  DEF_dcache_RDY_server_flush_response_get____d82 = INST_dcache.METH_RDY_server_flush_response_get();
  DEF_CAN_FIRE_server_fence_i_response_get = INST_icache.METH_RDY_server_flush_response_get() && DEF_dcache_RDY_server_flush_response_get____d82;
  PORT_RDY_server_fence_i_response_get = DEF_CAN_FIRE_server_fence_i_response_get;
  return PORT_RDY_server_fence_i_response_get;
}

void MOD_mkNear_Mem::METH_server_fence_request_put(tUInt8 ARG_server_fence_request_put)
{
  PORT_EN_server_fence_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_server_fence_request_put = (tUInt8)1u;
  INST_dcache.METH_server_flush_request_put((tUInt8)0u);
}

tUInt8 MOD_mkNear_Mem::METH_RDY_server_fence_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_fence_request_put;
  tUInt8 PORT_RDY_server_fence_request_put;
  DEF_dcache_RDY_server_flush_request_put____d80 = INST_dcache.METH_RDY_server_flush_request_put();
  DEF_CAN_FIRE_server_fence_request_put = DEF_dcache_RDY_server_flush_request_put____d80;
  PORT_RDY_server_fence_request_put = DEF_CAN_FIRE_server_fence_request_put;
  return PORT_RDY_server_fence_request_put;
}

void MOD_mkNear_Mem::METH_server_fence_response_get()
{
  INST_dcache.METH_server_flush_response_get();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_server_fence_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_fence_response_get;
  tUInt8 PORT_RDY_server_fence_response_get;
  DEF_dcache_RDY_server_flush_response_get____d82 = INST_dcache.METH_RDY_server_flush_response_get();
  DEF_CAN_FIRE_server_fence_response_get = DEF_dcache_RDY_server_flush_response_get____d82;
  PORT_RDY_server_fence_response_get = DEF_CAN_FIRE_server_fence_response_get;
  return PORT_RDY_server_fence_response_get;
}

void MOD_mkNear_Mem::METH_sfence_vma_server_request_put(tUInt8 ARG_sfence_vma_server_request_put)
{
  INST_f_sfence_vma_reqs.METH_enq();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_sfence_vma_server_request_put()
{
  tUInt8 DEF_CAN_FIRE_sfence_vma_server_request_put;
  tUInt8 PORT_RDY_sfence_vma_server_request_put;
  DEF_CAN_FIRE_sfence_vma_server_request_put = INST_f_sfence_vma_reqs.METH_i_notFull();
  PORT_RDY_sfence_vma_server_request_put = DEF_CAN_FIRE_sfence_vma_server_request_put;
  return PORT_RDY_sfence_vma_server_request_put;
}

void MOD_mkNear_Mem::METH_sfence_vma_server_response_get()
{
  INST_f_sfence_vma_rsps.METH_deq();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_sfence_vma_server_response_get()
{
  tUInt8 DEF_CAN_FIRE_sfence_vma_server_response_get;
  tUInt8 PORT_RDY_sfence_vma_server_response_get;
  DEF_CAN_FIRE_sfence_vma_server_response_get = INST_f_sfence_vma_rsps.METH_i_notEmpty();
  PORT_RDY_sfence_vma_server_response_get = DEF_CAN_FIRE_sfence_vma_server_response_get;
  return PORT_RDY_sfence_vma_server_response_get;
}

void MOD_mkNear_Mem::METH_dma_server_aw_put(tUWide ARG_dma_server_aw_put_val)
{
  PORT_dma_server_aw_put_val = ARG_dma_server_aw_put_val;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_aw_put()
{
  tUInt8 DEF_CAN_FIRE_dma_server_aw_put;
  tUInt8 PORT_RDY_dma_server_aw_put;
  DEF_CAN_FIRE_dma_server_aw_put = (tUInt8)1u;
  PORT_RDY_dma_server_aw_put = DEF_CAN_FIRE_dma_server_aw_put;
  return PORT_RDY_dma_server_aw_put;
}

void MOD_mkNear_Mem::METH_dma_server_w_put(tUWide ARG_dma_server_w_put_val)
{
  PORT_dma_server_w_put_val = ARG_dma_server_w_put_val;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_w_put()
{
  tUInt8 DEF_CAN_FIRE_dma_server_w_put;
  tUInt8 PORT_RDY_dma_server_w_put;
  DEF_CAN_FIRE_dma_server_w_put = (tUInt8)1u;
  PORT_RDY_dma_server_w_put = DEF_CAN_FIRE_dma_server_w_put;
  return PORT_RDY_dma_server_w_put;
}

void MOD_mkNear_Mem::METH_dma_server_b_drop()
{
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_b_drop()
{
  tUInt8 DEF_CAN_FIRE_dma_server_b_drop;
  tUInt8 PORT_RDY_dma_server_b_drop;
  DEF_CAN_FIRE_dma_server_b_drop = (tUInt8)0u;
  PORT_RDY_dma_server_b_drop = DEF_CAN_FIRE_dma_server_b_drop;
  return PORT_RDY_dma_server_b_drop;
}

void MOD_mkNear_Mem::METH_dma_server_ar_put(tUWide ARG_dma_server_ar_put_val)
{
  PORT_dma_server_ar_put_val = ARG_dma_server_ar_put_val;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_ar_put()
{
  tUInt8 DEF_CAN_FIRE_dma_server_ar_put;
  tUInt8 PORT_RDY_dma_server_ar_put;
  DEF_CAN_FIRE_dma_server_ar_put = (tUInt8)1u;
  PORT_RDY_dma_server_ar_put = DEF_CAN_FIRE_dma_server_ar_put;
  return PORT_RDY_dma_server_ar_put;
}

void MOD_mkNear_Mem::METH_dma_server_r_drop()
{
}

tUInt8 MOD_mkNear_Mem::METH_RDY_dma_server_r_drop()
{
  tUInt8 DEF_CAN_FIRE_dma_server_r_drop;
  tUInt8 PORT_RDY_dma_server_r_drop;
  DEF_CAN_FIRE_dma_server_r_drop = (tUInt8)0u;
  PORT_RDY_dma_server_r_drop = DEF_CAN_FIRE_dma_server_r_drop;
  return PORT_RDY_dma_server_r_drop;
}

void MOD_mkNear_Mem::METH_ma_ddr4_ready()
{
  INST_icache.METH_ma_ddr4_ready();
  INST_dcache.METH_ma_ddr4_ready();
}

tUInt8 MOD_mkNear_Mem::METH_RDY_ma_ddr4_ready()
{
  tUInt8 DEF_CAN_FIRE_ma_ddr4_ready;
  tUInt8 PORT_RDY_ma_ddr4_ready;
  DEF_CAN_FIRE_ma_ddr4_ready = (tUInt8)1u;
  PORT_RDY_ma_ddr4_ready = DEF_CAN_FIRE_ma_ddr4_ready;
  return PORT_RDY_ma_ddr4_ready;
}

tUInt8 MOD_mkNear_Mem::METH_mv_status()
{
  tUInt8 PORT_mv_status;
  PORT_mv_status = INST_dcache.METH_mv_status();
  return PORT_mv_status;
}

tUInt8 MOD_mkNear_Mem::METH_RDY_mv_status()
{
  tUInt8 PORT_RDY_mv_status;
  tUInt8 DEF_CAN_FIRE_mv_status;
  DEF_CAN_FIRE_mv_status = (tUInt8)1u;
  PORT_RDY_mv_status = DEF_CAN_FIRE_mv_status;
  return PORT_RDY_mv_status;
}


/* Reset routines */

void MOD_mkNear_Mem::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_soc_map.reset_RST_N(ARG_rst_in);
  INST_rg_state.reset_RST(ARG_rst_in);
  INST_icache.reset_RST_N(ARG_rst_in);
  INST_f_sfence_vma_rsps.reset_RST(ARG_rst_in);
  INST_f_sfence_vma_reqs.reset_RST(ARG_rst_in);
  INST_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_dcache.reset_RST_N(ARG_rst_in);
  INST_cfg_verbosity.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkNear_Mem::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkNear_Mem::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cfg_verbosity.dump_state(indent + 2u);
  INST_dcache.dump_state(indent + 2u);
  INST_f_reset_rsps.dump_state(indent + 2u);
  INST_f_sfence_vma_reqs.dump_state(indent + 2u);
  INST_f_sfence_vma_rsps.dump_state(indent + 2u);
  INST_icache.dump_state(indent + 2u);
  INST_rg_state.dump_state(indent + 2u);
  INST_soc_map.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkNear_Mem::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 45u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cfg_verbosity_read_ULE_1___d9", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_server_fence_i_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_server_fence_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d24", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78", 768u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77", 640u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43", 320u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dcache_RDY_server_flush_request_put____d80", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dcache_RDY_server_flush_response_get____d82", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "icache_addr____d25", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_state__h1063", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1197", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1351", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1332", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1961", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_server_fence_i_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_server_fence_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dma_server_ar_put_val", 99u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dma_server_aw_put_val", 99u);
  vcd_write_def(sim_hdl, num++, "dma_server_r_peek", 521u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dma_server_w_put_val", 577u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmem_events", 896u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmem_req_store_value", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmem_st_amo_val", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmem_word128_snd", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imem_events", 448u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imem_master_ar_peek", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imem_master_aw_peek", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imem_master_r_put_val", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imem_master_w_peek", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_ar_peek", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_aw_peek", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_r_put_val", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_w_peek", 74u);
  num = INST_cfg_verbosity.dump_VCD_defs(num);
  num = INST_f_reset_rsps.dump_VCD_defs(num);
  num = INST_f_sfence_vma_reqs.dump_VCD_defs(num);
  num = INST_f_sfence_vma_rsps.dump_VCD_defs(num);
  num = INST_rg_state.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_dcache.dump_VCD_defs(l);
    num = INST_icache.dump_VCD_defs(l);
    num = INST_soc_map.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkNear_Mem::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkNear_Mem &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkNear_Mem::vcd_defs(tVCDDumpType dt, MOD_mkNear_Mem &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 768u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 640u);
    vcd_write_x(sim_hdl, num++, 320u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 99u);
    vcd_write_x(sim_hdl, num++, 99u);
    vcd_write_x(sim_hdl, num++, 521u);
    vcd_write_x(sim_hdl, num++, 577u);
    vcd_write_x(sim_hdl, num++, 896u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 448u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 74u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_cfg_verbosity_read_ULE_1___d9) != DEF_NOT_cfg_verbosity_read_ULE_1___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cfg_verbosity_read_ULE_1___d9, 1u);
	backing.DEF_NOT_cfg_verbosity_read_ULE_1___d9 = DEF_NOT_cfg_verbosity_read_ULE_1___d9;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_server_fence_i_request_put) != DEF_WILL_FIRE_server_fence_i_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_server_fence_i_request_put, 1u);
	backing.DEF_WILL_FIRE_server_fence_i_request_put = DEF_WILL_FIRE_server_fence_i_request_put;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_server_fence_request_put) != DEF_WILL_FIRE_server_fence_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_server_fence_request_put, 1u);
	backing.DEF_WILL_FIRE_server_fence_request_put = DEF_WILL_FIRE_server_fence_request_put;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d24) != DEF__0_CONCAT_DONTCARE___d24)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d24, 129u);
	backing.DEF__0_CONCAT_DONTCARE___d24 = DEF__0_CONCAT_DONTCARE___d24;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78) != DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78, 768u);
	backing.DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78 = DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73) != DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73, 128u);
	backing.DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73 = DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74) != DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74, 256u);
	backing.DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74 = DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75) != DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75, 384u);
	backing.DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75 = DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76) != DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76, 512u);
	backing.DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76 = DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77) != DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77, 640u);
	backing.DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77 = DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43) != DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43, 320u);
	backing.DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43 = DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42) != DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42, 192u);
	backing.DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42 = DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42;
      }
      ++num;
      if ((backing.DEF_dcache_RDY_server_flush_request_put____d80) != DEF_dcache_RDY_server_flush_request_put____d80)
      {
	vcd_write_val(sim_hdl, num, DEF_dcache_RDY_server_flush_request_put____d80, 1u);
	backing.DEF_dcache_RDY_server_flush_request_put____d80 = DEF_dcache_RDY_server_flush_request_put____d80;
      }
      ++num;
      if ((backing.DEF_dcache_RDY_server_flush_response_get____d82) != DEF_dcache_RDY_server_flush_response_get____d82)
      {
	vcd_write_val(sim_hdl, num, DEF_dcache_RDY_server_flush_response_get____d82, 1u);
	backing.DEF_dcache_RDY_server_flush_response_get____d82 = DEF_dcache_RDY_server_flush_response_get____d82;
      }
      ++num;
      if ((backing.DEF_icache_addr____d25) != DEF_icache_addr____d25)
      {
	vcd_write_val(sim_hdl, num, DEF_icache_addr____d25, 64u);
	backing.DEF_icache_addr____d25 = DEF_icache_addr____d25;
      }
      ++num;
      if ((backing.DEF_rg_state__h1063) != DEF_rg_state__h1063)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_state__h1063, 2u);
	backing.DEF_rg_state__h1063 = DEF_rg_state__h1063;
      }
      ++num;
      if ((backing.DEF_v__h1197) != DEF_v__h1197)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1197, 32u);
	backing.DEF_v__h1197 = DEF_v__h1197;
      }
      ++num;
      if ((backing.DEF_v__h1351) != DEF_v__h1351)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1351, 32u);
	backing.DEF_v__h1351 = DEF_v__h1351;
      }
      ++num;
      if ((backing.DEF_x__h1332) != DEF_x__h1332)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1332, 4u);
	backing.DEF_x__h1332 = DEF_x__h1332;
      }
      ++num;
      if ((backing.DEF_x__h1961) != DEF_x__h1961)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1961, 128u);
	backing.DEF_x__h1961 = DEF_x__h1961;
      }
      ++num;
      if ((backing.PORT_EN_server_fence_i_request_put) != PORT_EN_server_fence_i_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_server_fence_i_request_put, 1u);
	backing.PORT_EN_server_fence_i_request_put = PORT_EN_server_fence_i_request_put;
      }
      ++num;
      if ((backing.PORT_EN_server_fence_request_put) != PORT_EN_server_fence_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_server_fence_request_put, 1u);
	backing.PORT_EN_server_fence_request_put = PORT_EN_server_fence_request_put;
      }
      ++num;
      if ((backing.PORT_dma_server_ar_put_val) != PORT_dma_server_ar_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_dma_server_ar_put_val, 99u);
	backing.PORT_dma_server_ar_put_val = PORT_dma_server_ar_put_val;
      }
      ++num;
      if ((backing.PORT_dma_server_aw_put_val) != PORT_dma_server_aw_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_dma_server_aw_put_val, 99u);
	backing.PORT_dma_server_aw_put_val = PORT_dma_server_aw_put_val;
      }
      ++num;
      if ((backing.PORT_dma_server_r_peek) != PORT_dma_server_r_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_dma_server_r_peek, 521u);
	backing.PORT_dma_server_r_peek = PORT_dma_server_r_peek;
      }
      ++num;
      if ((backing.PORT_dma_server_w_put_val) != PORT_dma_server_w_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_dma_server_w_put_val, 577u);
	backing.PORT_dma_server_w_put_val = PORT_dma_server_w_put_val;
      }
      ++num;
      if ((backing.PORT_dmem_events) != PORT_dmem_events)
      {
	vcd_write_val(sim_hdl, num, PORT_dmem_events, 896u);
	backing.PORT_dmem_events = PORT_dmem_events;
      }
      ++num;
      if ((backing.PORT_dmem_req_store_value) != PORT_dmem_req_store_value)
      {
	vcd_write_val(sim_hdl, num, PORT_dmem_req_store_value, 129u);
	backing.PORT_dmem_req_store_value = PORT_dmem_req_store_value;
      }
      ++num;
      if ((backing.PORT_dmem_st_amo_val) != PORT_dmem_st_amo_val)
      {
	vcd_write_val(sim_hdl, num, PORT_dmem_st_amo_val, 128u);
	backing.PORT_dmem_st_amo_val = PORT_dmem_st_amo_val;
      }
      ++num;
      if ((backing.PORT_dmem_word128_snd) != PORT_dmem_word128_snd)
      {
	vcd_write_val(sim_hdl, num, PORT_dmem_word128_snd, 128u);
	backing.PORT_dmem_word128_snd = PORT_dmem_word128_snd;
      }
      ++num;
      if ((backing.PORT_imem_events) != PORT_imem_events)
      {
	vcd_write_val(sim_hdl, num, PORT_imem_events, 448u);
	backing.PORT_imem_events = PORT_imem_events;
      }
      ++num;
      if ((backing.PORT_imem_master_ar_peek) != PORT_imem_master_ar_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_imem_master_ar_peek, 98u);
	backing.PORT_imem_master_ar_peek = PORT_imem_master_ar_peek;
      }
      ++num;
      if ((backing.PORT_imem_master_aw_peek) != PORT_imem_master_aw_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_imem_master_aw_peek, 98u);
	backing.PORT_imem_master_aw_peek = PORT_imem_master_aw_peek;
      }
      ++num;
      if ((backing.PORT_imem_master_r_put_val) != PORT_imem_master_r_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_imem_master_r_put_val, 73u);
	backing.PORT_imem_master_r_put_val = PORT_imem_master_r_put_val;
      }
      ++num;
      if ((backing.PORT_imem_master_w_peek) != PORT_imem_master_w_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_imem_master_w_peek, 74u);
	backing.PORT_imem_master_w_peek = PORT_imem_master_w_peek;
      }
      ++num;
      if ((backing.PORT_mem_master_ar_peek) != PORT_mem_master_ar_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_ar_peek, 97u);
	backing.PORT_mem_master_ar_peek = PORT_mem_master_ar_peek;
      }
      ++num;
      if ((backing.PORT_mem_master_aw_peek) != PORT_mem_master_aw_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_aw_peek, 97u);
	backing.PORT_mem_master_aw_peek = PORT_mem_master_aw_peek;
      }
      ++num;
      if ((backing.PORT_mem_master_r_put_val) != PORT_mem_master_r_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_r_put_val, 72u);
	backing.PORT_mem_master_r_put_val = PORT_mem_master_r_put_val;
      }
      ++num;
      if ((backing.PORT_mem_master_w_peek) != PORT_mem_master_w_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_w_peek, 74u);
	backing.PORT_mem_master_w_peek = PORT_mem_master_w_peek;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_cfg_verbosity_read_ULE_1___d9, 1u);
      backing.DEF_NOT_cfg_verbosity_read_ULE_1___d9 = DEF_NOT_cfg_verbosity_read_ULE_1___d9;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_server_fence_i_request_put, 1u);
      backing.DEF_WILL_FIRE_server_fence_i_request_put = DEF_WILL_FIRE_server_fence_i_request_put;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_server_fence_request_put, 1u);
      backing.DEF_WILL_FIRE_server_fence_request_put = DEF_WILL_FIRE_server_fence_request_put;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d24, 129u);
      backing.DEF__0_CONCAT_DONTCARE___d24 = DEF__0_CONCAT_DONTCARE___d24;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78, 768u);
      backing.DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78 = DEF__0_CONCAT_dcache_events__4_BIT_11_9_0_CONCAT_0__ETC___d78;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73, 128u);
      backing.DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73 = DEF__0_CONCAT_dcache_events__4_BIT_1_9_0_CONCAT_0_C_ETC___d73;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74, 256u);
      backing.DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74 = DEF__0_CONCAT_dcache_events__4_BIT_3_5_6_CONCAT_0_C_ETC___d74;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75, 384u);
      backing.DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75 = DEF__0_CONCAT_dcache_events__4_BIT_5_1_2_CONCAT_0_C_ETC___d75;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76, 512u);
      backing.DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76 = DEF__0_CONCAT_dcache_events__4_BIT_7_7_8_CONCAT_0_C_ETC___d76;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77, 640u);
      backing.DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77 = DEF__0_CONCAT_dcache_events__4_BIT_9_3_4_CONCAT_0_C_ETC___d77;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43, 320u);
      backing.DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43 = DEF__0_CONCAT_icache_events__7_BIT_11_2_3_CONCAT_0__ETC___d43;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42, 192u);
      backing.DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42 = DEF__0_CONCAT_icache_events__7_BIT_3_6_7_CONCAT_0_C_ETC___d42;
      vcd_write_val(sim_hdl, num++, DEF_dcache_RDY_server_flush_request_put____d80, 1u);
      backing.DEF_dcache_RDY_server_flush_request_put____d80 = DEF_dcache_RDY_server_flush_request_put____d80;
      vcd_write_val(sim_hdl, num++, DEF_dcache_RDY_server_flush_response_get____d82, 1u);
      backing.DEF_dcache_RDY_server_flush_response_get____d82 = DEF_dcache_RDY_server_flush_response_get____d82;
      vcd_write_val(sim_hdl, num++, DEF_icache_addr____d25, 64u);
      backing.DEF_icache_addr____d25 = DEF_icache_addr____d25;
      vcd_write_val(sim_hdl, num++, DEF_rg_state__h1063, 2u);
      backing.DEF_rg_state__h1063 = DEF_rg_state__h1063;
      vcd_write_val(sim_hdl, num++, DEF_v__h1197, 32u);
      backing.DEF_v__h1197 = DEF_v__h1197;
      vcd_write_val(sim_hdl, num++, DEF_v__h1351, 32u);
      backing.DEF_v__h1351 = DEF_v__h1351;
      vcd_write_val(sim_hdl, num++, DEF_x__h1332, 4u);
      backing.DEF_x__h1332 = DEF_x__h1332;
      vcd_write_val(sim_hdl, num++, DEF_x__h1961, 128u);
      backing.DEF_x__h1961 = DEF_x__h1961;
      vcd_write_val(sim_hdl, num++, PORT_EN_server_fence_i_request_put, 1u);
      backing.PORT_EN_server_fence_i_request_put = PORT_EN_server_fence_i_request_put;
      vcd_write_val(sim_hdl, num++, PORT_EN_server_fence_request_put, 1u);
      backing.PORT_EN_server_fence_request_put = PORT_EN_server_fence_request_put;
      vcd_write_val(sim_hdl, num++, PORT_dma_server_ar_put_val, 99u);
      backing.PORT_dma_server_ar_put_val = PORT_dma_server_ar_put_val;
      vcd_write_val(sim_hdl, num++, PORT_dma_server_aw_put_val, 99u);
      backing.PORT_dma_server_aw_put_val = PORT_dma_server_aw_put_val;
      vcd_write_val(sim_hdl, num++, PORT_dma_server_r_peek, 521u);
      backing.PORT_dma_server_r_peek = PORT_dma_server_r_peek;
      vcd_write_val(sim_hdl, num++, PORT_dma_server_w_put_val, 577u);
      backing.PORT_dma_server_w_put_val = PORT_dma_server_w_put_val;
      vcd_write_val(sim_hdl, num++, PORT_dmem_events, 896u);
      backing.PORT_dmem_events = PORT_dmem_events;
      vcd_write_val(sim_hdl, num++, PORT_dmem_req_store_value, 129u);
      backing.PORT_dmem_req_store_value = PORT_dmem_req_store_value;
      vcd_write_val(sim_hdl, num++, PORT_dmem_st_amo_val, 128u);
      backing.PORT_dmem_st_amo_val = PORT_dmem_st_amo_val;
      vcd_write_val(sim_hdl, num++, PORT_dmem_word128_snd, 128u);
      backing.PORT_dmem_word128_snd = PORT_dmem_word128_snd;
      vcd_write_val(sim_hdl, num++, PORT_imem_events, 448u);
      backing.PORT_imem_events = PORT_imem_events;
      vcd_write_val(sim_hdl, num++, PORT_imem_master_ar_peek, 98u);
      backing.PORT_imem_master_ar_peek = PORT_imem_master_ar_peek;
      vcd_write_val(sim_hdl, num++, PORT_imem_master_aw_peek, 98u);
      backing.PORT_imem_master_aw_peek = PORT_imem_master_aw_peek;
      vcd_write_val(sim_hdl, num++, PORT_imem_master_r_put_val, 73u);
      backing.PORT_imem_master_r_put_val = PORT_imem_master_r_put_val;
      vcd_write_val(sim_hdl, num++, PORT_imem_master_w_peek, 74u);
      backing.PORT_imem_master_w_peek = PORT_imem_master_w_peek;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_ar_peek, 97u);
      backing.PORT_mem_master_ar_peek = PORT_mem_master_ar_peek;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_aw_peek, 97u);
      backing.PORT_mem_master_aw_peek = PORT_mem_master_aw_peek;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_r_put_val, 72u);
      backing.PORT_mem_master_r_put_val = PORT_mem_master_r_put_val;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_w_peek, 74u);
      backing.PORT_mem_master_w_peek = PORT_mem_master_w_peek;
    }
}

void MOD_mkNear_Mem::vcd_prims(tVCDDumpType dt, MOD_mkNear_Mem &backing)
{
  INST_cfg_verbosity.dump_VCD(dt, backing.INST_cfg_verbosity);
  INST_f_reset_rsps.dump_VCD(dt, backing.INST_f_reset_rsps);
  INST_f_sfence_vma_reqs.dump_VCD(dt, backing.INST_f_sfence_vma_reqs);
  INST_f_sfence_vma_rsps.dump_VCD(dt, backing.INST_f_sfence_vma_rsps);
  INST_rg_state.dump_VCD(dt, backing.INST_rg_state);
}

void MOD_mkNear_Mem::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkNear_Mem &backing)
{
  INST_dcache.dump_VCD(dt, levels, backing.INST_dcache);
  INST_icache.dump_VCD(dt, levels, backing.INST_icache);
  INST_soc_map.dump_VCD(dt, levels, backing.INST_soc_map);
}
