// Seed: 4146008215
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  wor   id_7,
    output tri0  id_8,
    inout  tri0  id_9,
    output uwire id_10,
    input  tri0  id_11,
    input  tri   id_12,
    input  wire  id_13,
    output tri   id_14,
    input  tri0  id_15,
    input  wand  id_16,
    input  tri0  id_17,
    output tri1  id_18,
    input  tri0  id_19,
    input  wor   id_20,
    inout  uwire id_21,
    output tri1  id_22
);
endmodule
module module_1 (
    output tri0 id_0
    , id_9,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    inout tri id_4,
    output wire id_5,
    output tri id_6,
    output tri0 id_7
);
  wire id_10;
  or (id_1, id_2, id_10, id_9, id_4, id_3);
  module_0(
      id_3,
      id_2,
      id_4,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_3,
      id_3,
      id_2,
      id_7,
      id_2,
      id_3,
      id_4,
      id_1
  );
endmodule
