// Seed: 2860109798
module module_0;
  wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19, id_20;
  wire id_21 = id_8;
  initial @(negedge $display) id_9[(1-1)] <= id_11;
  assign id_1 = id_19;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always
    id_6#(
        .id_6 (1),
        .id_18(-1'b0)
    ) = id_13;
  id_22(
      "", -1, -1, -1
  );
endmodule
