# Day 3 task
## 1.implementation of wires in verilog:
![Screenshot 2024-08-15 203506](https://github.com/user-attachments/assets/5b6fa3a3-756e-4f3d-80f2-ef5d1742c28a)
## 2.Creating chip 7458 using vivado:
![Screenshot 2024-08-15 201704](https://github.com/user-attachments/assets/e1c2d3be-1bfe-4e76-b233-8402f4437df8)

