strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3cbd2a38d0>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3cbd2a38d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3cbd256950>",
		fillcolor=cadetblue,
		label="8:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3cbd256950>]",
		style=filled,
		typ=BlockingSubstitution];
	"8:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3cbd2a3250>",
		fillcolor=springgreen,
		label="9:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"9:IF" -> "10:BS"	[cond="['in']",
		label="in[2]",
		lineno=9];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3cbd24ec10>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3cbd24ec10>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:IF" -> "12:BS"	[cond="['in']",
		label="!(in[2])",
		lineno=9];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3cbd2aa090>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3cbd2b73d0>",
		fillcolor=springgreen,
		label="7:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"6:AL" -> "7:IF"	[cond="[]",
		lineno=None];
	"7:IF" -> "8:BS"	[cond="['in']",
		label="in[1]",
		lineno=7];
	"7:IF" -> "9:IF"	[cond="['in']",
		label="!(in[1])",
		lineno=7];
}
